# //  Questa Intel FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# arch
# benchmark
# fabric_hierarchy.txt
# netlist_renaming.xml
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_router_bench_yosys_out.blif
# router_bench.blif
# router_bench.net
# router_bench.net.post_routing
# router_bench_output_verilog.v
# router_bench.place
# router_bench.route
# router_bench_run.openfpga
# router_bench_template.openfpga
# router_bench_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# transcript
# vpr_stat.result
# vpr_stdout.log
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
vlog ./SRC/router_bench_include_netlists.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:08:04 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/router_bench_include_netlists.v 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(14): (vlog-2892) Net type of 'const0' was not explicitly declared.
# -- Compiling module const1
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(36): (vlog-2892) Net type of 'const1' was not explicitly declared.
# -- Compiling module INVTX1
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(59): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(61): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module buf4
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(85): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(87): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module tap_buf4
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(111): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(113): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module TGATE
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(139): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(141): (vlog-2892) Net type of 'sel' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(143): (vlog-2892) Net type of 'selb' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(17)
# ** at ./SRC/sub_module/inv_buf_passgate.v(145): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(17): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(19): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(21): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(23): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input6_mem6
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(99): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(101): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(103): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(105): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(175): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(177): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(179): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(181): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(227): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(229): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(231): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(233): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(285): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(287): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(289): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(291): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(337): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(339): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(341): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(343): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_basis_input8_mem8
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(401): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(403): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(405): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(407): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_basis_input2_mem2
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(489): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(491): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(493): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(495): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(541): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(543): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(545): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(547): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module lut6_mux_basis_input2_mem1
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(599): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(601): (vlog-2892) Net type of 'mem' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(603): (vlog-2892) Net type of 'mem_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(20)
# ** at ./SRC/sub_module/mux_primitives.v(605): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size36
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(17): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(19): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(21): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(23): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size30
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(287): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(289): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(291): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(293): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size3
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(527): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(529): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(531): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(533): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size5
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(611): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(613): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(615): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(617): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size2
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(705): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(707): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(709): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(711): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size4
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(777): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(779): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(781): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(783): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size7
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(859): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(861): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(863): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(865): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size13
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(970): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(972): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(974): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(976): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size8
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1118): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1120): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1122): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1124): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size14
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1234): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1236): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1238): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1240): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size12
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1387): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1389): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1391): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1393): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size6
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1523): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1525): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1527): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1529): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size9
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1622): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1624): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1626): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1628): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size10
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1736): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1738): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1740): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1742): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_2level_size50
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1862): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1864): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1866): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(1868): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module mux_1level_tapbuf_size2
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2216): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2218): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2220): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2222): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module lut6_mux
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2281): (vlog-2892) Net type of 'in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2283): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2285): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(21)
# ** at ./SRC/sub_module/muxes.v(2287): (vlog-2892) Net type of 'out' was not explicitly declared.
# -- Compiling module lut6
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(22)
# ** at ./SRC/sub_module/luts.v(19): (vlog-2892) Net type of 'sram' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(22)
# ** at ./SRC/sub_module/luts.v(21): (vlog-2892) Net type of 'sram_inv' was not explicitly declared.
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(19): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(21): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(23): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(25): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(27): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(29): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size30_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(164): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(166): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(168): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(170): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(172): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(174): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size3_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(295): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(297): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(299): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(301): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(303): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(305): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size5_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(356): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(358): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(360): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(362): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(364): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(366): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size2_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(445): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(447): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(449): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(451): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(453): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(455): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size4_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(506): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(508): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(510): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(512): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(514): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(516): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size7_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(595): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(597): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(599): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(601): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(603): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(605): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size13_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(684): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(686): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(688): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(690): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(692): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(694): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size8_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(787): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(789): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(791): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(793): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(795): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(797): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size14_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(876): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(878): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(880): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(882): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(884): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(886): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size12_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(979): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(981): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(983): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(985): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(987): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(989): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size6_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1082): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1084): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1086): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1088): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1090): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1092): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size9_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1171): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1173): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1175): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1177): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1179): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1181): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_tapbuf_size10_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1274): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1276): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1278): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1280): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1282): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1284): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_2level_size50_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1377): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1379): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1381): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1383): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1385): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1387): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module mux_1level_tapbuf_size2_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1536): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1538): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1540): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1542): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1544): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1546): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module lut6_DFFR_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1604): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1606): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1608): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1610): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1612): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(1614): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module GPIO_DFFR_mem
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2099): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2101): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2103): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2105): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2107): (vlog-2892) Net type of 'mem_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(24)
# ** at ./SRC/sub_module/memories.v(2109): (vlog-2892) Net type of 'mem_outb' was not explicitly declared.
# -- Compiling module logical_tile_io_mode_physical__iopad
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(28)
# ** at ./SRC/lb/logical_tile_io_mode_physical__iopad.v(20): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(28)
# ** at ./SRC/lb/logical_tile_io_mode_physical__iopad.v(22): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(28)
# ** at ./SRC/lb/logical_tile_io_mode_physical__iopad.v(24): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(28)
# ** at ./SRC/lb/logical_tile_io_mode_physical__iopad.v(28): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(28)
# ** at ./SRC/lb/logical_tile_io_mode_physical__iopad.v(32): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_io_mode_io_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(29)
# ** at ./SRC/lb/logical_tile_io_mode_io_.v(21): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(29)
# ** at ./SRC/lb/logical_tile_io_mode_io_.v(23): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(29)
# ** at ./SRC/lb/logical_tile_io_mode_io_.v(25): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(29)
# ** at ./SRC/lb/logical_tile_io_mode_io_.v(29): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(29)
# ** at ./SRC/lb/logical_tile_io_mode_io_.v(33): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(30)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6.v(19): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(30)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6.v(21): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(30)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6.v(25): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(30)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6.v(29): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(31)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff.v(19): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(31)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff.v(21): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(31)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff.v(23): (vlog-2892) Net type of 'clk' was not explicitly declared.
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(24): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(26): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(28): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(30): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(32): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(38): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(32)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__ble6.v(42): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_clb_mode_default__fle
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(24): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(26): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(28): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(30): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(32): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(38): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(33)
# ** at ./SRC/lb/logical_tile_clb_mode_default__fle.v(42): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_clb_mode_clb_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(24): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(26): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(28): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(30): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(32): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(38): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(34)
# ** at ./SRC/lb/logical_tile_clb_mode_clb_.v(42): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(35)
# ** at ./SRC/lb/logical_tile_router_mode_router_wrap__router_wrap.v(73): (vlog-2892) Net type of 'clk' was not explicitly declared.
# -- Compiling module logical_tile_router_mode_router_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(36)
# ** at ./SRC/lb/logical_tile_router_mode_router_.v(74): (vlog-2892) Net type of 'clk' was not explicitly declared.
# -- Compiling module grid_io_top
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(35): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(37): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(39): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(41): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(43): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(45): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(47): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(49): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(51): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(53): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(55): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(57): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(59): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(61): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(63): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(65): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(67): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(69): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(71): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(73): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(37)
# ** at ./SRC/lb/grid_io_top.v(75): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module grid_io_right
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(35): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(37): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(39): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(41): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(43): (vlog-2892) Net type of 'left_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(45): (vlog-2892) Net type of 'left_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(47): (vlog-2892) Net type of 'left_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(49): (vlog-2892) Net type of 'left_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(51): (vlog-2892) Net type of 'left_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(53): (vlog-2892) Net type of 'left_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(55): (vlog-2892) Net type of 'left_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(57): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(59): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(61): (vlog-2892) Net type of 'left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(63): (vlog-2892) Net type of 'left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(65): (vlog-2892) Net type of 'left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(67): (vlog-2892) Net type of 'left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(69): (vlog-2892) Net type of 'left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(71): (vlog-2892) Net type of 'left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(73): (vlog-2892) Net type of 'left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(38)
# ** at ./SRC/lb/grid_io_right.v(75): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module grid_io_bottom
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(35): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(37): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(39): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(41): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(43): (vlog-2892) Net type of 'top_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(45): (vlog-2892) Net type of 'top_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(47): (vlog-2892) Net type of 'top_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(49): (vlog-2892) Net type of 'top_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(51): (vlog-2892) Net type of 'top_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(53): (vlog-2892) Net type of 'top_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(55): (vlog-2892) Net type of 'top_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(57): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(59): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(61): (vlog-2892) Net type of 'top_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(63): (vlog-2892) Net type of 'top_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(65): (vlog-2892) Net type of 'top_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(67): (vlog-2892) Net type of 'top_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(69): (vlog-2892) Net type of 'top_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(71): (vlog-2892) Net type of 'top_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(73): (vlog-2892) Net type of 'top_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(39)
# ** at ./SRC/lb/grid_io_bottom.v(75): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module grid_io_left
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(35): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(37): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(39): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(41): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(43): (vlog-2892) Net type of 'right_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(45): (vlog-2892) Net type of 'right_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(47): (vlog-2892) Net type of 'right_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(49): (vlog-2892) Net type of 'right_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(51): (vlog-2892) Net type of 'right_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(53): (vlog-2892) Net type of 'right_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(55): (vlog-2892) Net type of 'right_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(57): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(59): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(61): (vlog-2892) Net type of 'right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(63): (vlog-2892) Net type of 'right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(65): (vlog-2892) Net type of 'right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(67): (vlog-2892) Net type of 'right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(69): (vlog-2892) Net type of 'right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(71): (vlog-2892) Net type of 'right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(73): (vlog-2892) Net type of 'right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(40)
# ** at ./SRC/lb/grid_io_left.v(75): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module grid_clb
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(82): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(84): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(86): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(88): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(90): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(92): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(94): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(96): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(98): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(100): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(102): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(104): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(106): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(108): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(110): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_I_36_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(112): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_clk_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(114): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(116): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(118): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(120): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(122): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(124): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(126): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(128): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(130): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(132): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_I_37_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(134): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(136): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(138): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(140): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(142): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(144): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(146): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(148): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(150): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(152): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_I_38_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(154): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(156): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(158): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(160): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(162): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(164): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(166): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(168): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(170): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_35_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(172): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_I_39_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(174): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(176): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_O_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(178): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_O_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(180): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_O_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(182): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_O_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(184): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_O_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(186): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_O_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(188): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_O_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(190): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_O_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(192): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_O_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(194): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_O_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(196): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_O_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(198): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_O_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(200): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_O_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(202): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_O_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(204): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_O_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(206): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_O_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(208): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_O_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(210): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_O_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(212): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_O_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(214): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_O_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(41)
# ** at ./SRC/lb/grid_clb.v(216): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module grid_router
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(441): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(443): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_rst__0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(445): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_my_ypos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(447): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(449): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(451): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(453): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(455): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(457): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(459): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(461): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(463): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(465): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(467): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(469): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(471): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(473): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(475): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(477): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(479): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(481): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(483): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(485): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(487): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(489): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(491): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(493): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(495): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(497): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(499): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(501): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(503): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(505): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(507): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(509): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(511): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(513): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(515): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(517): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(519): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(521): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(523): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(525): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(527): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(529): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(531): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_idata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(533): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ivalid_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(535): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ivalid_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(537): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ivch_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(539): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_iack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(541): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_iack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(543): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ilck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(545): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ilck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(547): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ilck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(549): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_my_xpos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(551): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(553): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(555): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(557): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(559): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(561): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(563): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(565): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(567): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(569): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(571): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(573): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(575): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(577): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(579): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(581): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(583): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(585): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(587): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(589): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(591): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(593): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(595): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(597): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(599): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(601): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(603): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(605): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(607): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(609): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(611): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(613): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(615): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(617): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(619): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(621): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(623): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(625): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(627): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(629): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(631): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(633): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(635): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(637): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_idata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(639): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ivalid_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(641): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ivch_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(643): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ivch_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(645): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_iack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(647): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_iack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(649): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ilck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(651): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ilck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(653): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ilck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(655): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_clk_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(657): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_my_xpos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(659): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(661): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(663): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(665): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(667): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(669): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(671): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(673): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(675): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(677): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(679): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(681): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(683): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(685): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(687): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(689): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(691): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(693): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(695): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(697): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(699): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(701): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(703): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(705): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(707): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(709): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(711): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(713): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(715): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(717): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(719): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(721): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(723): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(725): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(727): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(729): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(731): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(733): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(735): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(737): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(739): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(741): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(743): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(745): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_idata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(747): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(749): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ivch_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(751): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_iack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(753): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_iack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(755): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_iack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(757): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ilck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(759): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ilck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(761): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_my_ypos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(763): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(765): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(767): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(769): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(771): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(773): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(775): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(777): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(779): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(781): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(783): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(785): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(787): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(789): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(791): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(793): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(795): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(797): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(799): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(801): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(803): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(805): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(807): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(809): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(811): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(813): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(815): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(817): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(819): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(821): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(823): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(825): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(827): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(829): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(831): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(833): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(835): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(837): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(839): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(841): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(843): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(845): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(847): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(849): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_idata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(851): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ivalid_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(853): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ivch_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(855): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_iack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(857): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_iack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(859): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_iack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(861): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ilck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(863): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ilck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(865): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(867): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(869): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(871): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(873): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(875): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(877): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(879): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(881): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(883): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(885): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(887): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(889): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(891): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(893): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(895): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(897): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(899): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(901): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(903): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(905): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(907): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(909): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(911): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(913): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(915): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(917): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(919): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(921): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(923): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(925): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(927): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(929): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(931): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(933): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(935): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(937): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(939): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(941): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(943): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(945): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(947): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(949): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(951): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_odata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(953): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ovalid_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(955): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ovch_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(957): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_oack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(959): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_oack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(961): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_oack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(963): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ordy_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(965): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_ordy_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(967): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_olck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(969): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_olck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(971): (vlog-2892) Net type of 'top_width_0_height_0_subtile_0__pin_olck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(973): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(975): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(977): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(979): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(981): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(983): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(985): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(987): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(989): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(991): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(993): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(995): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(997): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(999): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1001): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1003): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1005): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1007): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1009): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1011): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1013): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1015): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1017): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1019): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1021): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1023): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1025): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1027): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1029): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1031): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1033): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1035): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1037): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1039): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1041): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1043): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1045): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1047): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1049): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1051): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1053): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1055): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1057): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_odata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1059): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ovalid_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1061): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ovalid_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1063): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ovch_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1065): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_oack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1067): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_oack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1069): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ordy_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1071): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ordy_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1073): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_ordy_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1075): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_olck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1077): (vlog-2892) Net type of 'right_width_0_height_0_subtile_0__pin_olck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1079): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1081): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1083): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1085): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1087): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1089): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1091): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1093): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1095): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1097): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1099): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1101): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1103): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1105): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1107): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1109): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1111): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1113): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1115): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1117): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1119): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1121): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1123): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1125): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1127): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1129): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1131): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1133): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1135): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1137): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1139): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1141): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1143): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1145): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1147): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1149): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1151): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1153): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1155): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1157): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1159): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1161): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1163): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1165): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_odata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1167): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ovalid_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1169): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ovch_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1171): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ovch_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1173): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_oack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1175): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_oack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1177): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ordy_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1179): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ordy_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1181): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_ordy_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1183): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_olck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1185): (vlog-2892) Net type of 'bottom_width_0_height_0_subtile_0__pin_olck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1187): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1189): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1191): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1193): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1195): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1197): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1199): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1201): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1203): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1205): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1207): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1209): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1211): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1213): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1215): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1217): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1219): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1221): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1223): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1225): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1227): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1229): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1231): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1233): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1235): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1237): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1239): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1241): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1243): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1245): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1247): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1249): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1251): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1253): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1255): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1257): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1259): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1261): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1263): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1265): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1267): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1269): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1271): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1273): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_odata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1275): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ovalid_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1277): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ovch_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1279): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_oack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1281): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_oack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1283): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_oack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1285): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ordy_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1287): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_ordy_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1289): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_olck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1291): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_olck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(42)
# ** at ./SRC/lb/grid_router.v(1293): (vlog-2892) Net type of 'left_width_0_height_0_subtile_0__pin_olck_4_0_' was not explicitly declared.
# -- Compiling module sb_0__0_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(37): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(39): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(41): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(43): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(45): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(47): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(49): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(51): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(53): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(59): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(61): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(63): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(65): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(67): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(69): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(71): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(73): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(75): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(77): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(79): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(81): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(45)
# ** at ./SRC/routing/sb_0__0_.v(83): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_0__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(43): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(45): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(47): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(49): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(51): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(53): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(59): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(61): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(63): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(65): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(67): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(69): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(71): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(73): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(75): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(77): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(79): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(83): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(85): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(87): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(46)
# ** at ./SRC/routing/sb_0__1_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_0__3_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(49): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(51): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(53): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(59): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(61): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(63): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(65): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(67): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(69): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(71): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(73): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(75): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(77): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(79): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(81): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(83): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(85): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(87): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(89): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(91): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(93): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(95): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(97): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(99): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(101): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(103): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(105): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(107): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(109): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(111): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(113): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(115): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(117): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(47)
# ** at ./SRC/routing/sb_0__3_.v(119): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_0__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(49): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(51): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(53): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(59): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(61): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(63): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(65): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(67): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(69): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(71): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(73): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(75): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(77): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(79): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(81): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(83): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(85): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(87): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(89): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(91): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(93): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(95): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(97): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(99): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(101): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(103): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(105): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(107): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(109): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(111): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(113): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(115): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(117): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(48)
# ** at ./SRC/routing/sb_0__4_.v(119): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_0__14_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(37): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(39): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(41): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(43): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(45): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(47): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(49): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(51): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(53): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(55): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(57): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(59): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(61): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(63): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(65): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(67): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(69): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(71): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(73): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(75): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(77): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(79): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(81): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(49)
# ** at ./SRC/routing/sb_0__14_.v(83): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__0_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(43): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(45): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(47): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(49): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(51): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(53): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(55): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(57): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(59): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(61): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(63): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(65): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(67): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(69): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(71): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(73): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(75): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(77): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(79): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(83): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(85): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(87): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(50)
# ** at ./SRC/routing/sb_1__0_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(133): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(135): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(137): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(139): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(141): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(143): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(145): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(147): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(149): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(151): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(153): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(155): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(157): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(159): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(161): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(163): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(165): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(167): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(169): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(171): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(173): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(175): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(177): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(179): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(181): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(183): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(185): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(187): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(189): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(191): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(193): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(195): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(197): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(199): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(201): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(203): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(205): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(207): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(209): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(211): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(213): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(215): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(217): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(219): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(221): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(223): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(225): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(227): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(229): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(231): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(233): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(235): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(237): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(239): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(241): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(243): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(245): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(247): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(249): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(251): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(253): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(255): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(257): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(259): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(261): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(263): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(265): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(267): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(269): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(271): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(273): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(275): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(277): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(279): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(281): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(283): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(285): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(287): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(289): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(291): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(293): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(295): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(297): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(299): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(301): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(303): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(305): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(307): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(309): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(311): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(313): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(315): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(317): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(319): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(321): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(323): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(325): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(327): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(329): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(331): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(333): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(335): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(337): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovalid_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(339): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(341): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(343): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(345): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(347): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(349): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(351): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(353): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(355): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(357): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(359): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(361): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(363): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(365): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(367): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(369): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(51)
# ** at ./SRC/routing/sb_1__1_.v(371): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__2_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(133): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(135): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(137): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(139): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(141): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(143): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(145): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(147): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(149): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(151): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(153): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(155): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(157): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(159): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(161): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(163): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(165): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(167): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(169): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(171): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(173): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(175): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(177): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(179): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(181): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(183): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(185): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(187): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(189): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(191): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(193): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(195): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(197): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(199): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(201): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(203): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(205): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(207): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(209): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(211): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(213): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(215): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(217): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(219): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(221): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(223): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(225): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(227): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(229): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(231): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(233): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(235): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(237): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(239): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(241): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(243): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(245): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(247): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(249): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(251): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(253): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(255): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(257): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(259): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(261): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(263): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(265): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(267): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(269): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(271): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(273): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(275): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(277): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(279): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(281): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(283): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(285): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(287): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(289): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(291): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(293): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(295): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(297): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(299): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(301): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(303): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(305): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(307): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(309): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(311): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(313): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(315): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(317): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(319): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(321): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(323): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(325): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(327): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(329): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(331): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(333): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(335): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(337): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(339): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(341): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(343): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(345): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(347): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(349): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(351): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(353): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(355): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(357): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(359): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(361): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(363): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(365): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(367): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(369): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(52)
# ** at ./SRC/routing/sb_1__2_.v(371): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__3_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(45): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(47): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(49): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(51): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(53): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(59): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(61): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(63): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(65): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(67): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(69): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(71): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(73): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(75): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(77): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(79): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(81): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(83): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(85): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(87): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(89): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(91): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(93): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(95): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(97): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(99): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(101): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(103): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(105): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(53)
# ** at ./SRC/routing/sb_1__3_.v(107): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(45): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(47): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(49): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(51): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(53): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(55): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(57): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(59): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(61): (vlog-2892) Net type of 'right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(63): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(65): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(67): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(69): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(71): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(73): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(75): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(77): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(79): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(81): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(83): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(85): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(87): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(89): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(91): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(93): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(95): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(97): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(99): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(101): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(103): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(105): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(54)
# ** at ./SRC/routing/sb_1__4_.v(107): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__5_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(25): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(27): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(29): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(31): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(33): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(35): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(37): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(39): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(41): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(43): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(45): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(55)
# ** at ./SRC/routing/sb_1__5_.v(47): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_1__14_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(43): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(45): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(47): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(49): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(51): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(53): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(55): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(57): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(59): (vlog-2892) Net type of 'right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(61): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(63): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(65): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(67): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(69): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(71): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(73): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(75): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(77): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(79): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(83): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(85): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(87): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(56)
# ** at ./SRC/routing/sb_1__14_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_2__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(132): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(134): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(136): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(138): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(140): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(142): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(144): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(146): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(148): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(150): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(152): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(154): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(156): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(158): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(160): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(162): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(164): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(166): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(168): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(170): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(172): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(174): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(176): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(178): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(180): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(182): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(184): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(186): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(188): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(190): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(192): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(194): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(196): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(198): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(200): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(202): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(204): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(206): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(208): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(210): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(212): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(214): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(216): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(218): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(220): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(222): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(224): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(226): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(228): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(230): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(232): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(234): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(236): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(238): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(240): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(242): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(244): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(246): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(248): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(250): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(252): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(254): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(256): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(258): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(260): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(262): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(264): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(266): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(268): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(270): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(272): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(274): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(276): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(278): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(280): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(282): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(284): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(286): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(288): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(290): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(292): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(294): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(296): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(298): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(300): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(302): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(304): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(306): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(308): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(310): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(312): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(314): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(316): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(318): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(320): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(322): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(324): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(326): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(328): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(330): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(332): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(334): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(336): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(338): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovalid_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(340): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(342): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(344): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(346): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(348): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(350): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(352): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(354): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(356): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(358): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(360): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(362): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(364): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(366): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(57)
# ** at ./SRC/routing/sb_2__1_.v(368): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_2__2_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(132): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(134): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(136): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(138): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(140): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(142): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(144): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(146): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(148): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(150): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(152): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(154): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(156): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(158): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(160): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(162): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(164): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(166): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(168): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(170): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(172): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(174): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(176): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(178): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(180): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(182): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(184): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(186): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(188): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(190): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(192): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(194): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(196): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(198): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(200): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(202): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(204): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(206): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(208): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(210): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(212): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(214): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(216): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(218): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(220): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(222): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(224): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(226): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(228): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(230): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(232): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(234): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(236): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(238): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(240): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(242): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(244): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(246): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(248): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(250): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(252): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(254): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(256): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(258): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(260): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(262): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(264): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(266): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(268): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(270): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(272): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(274): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(276): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(278): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(280): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(282): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(284): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(286): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(288): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(290): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(292): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(294): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(296): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(298): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(300): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(302): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(304): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(306): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(308): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(310): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(312): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(314): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(316): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(318): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(320): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(322): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(324): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(326): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(328): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(330): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(332): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(334): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(336): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(338): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(340): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(342): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(344): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(346): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(348): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(350): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(352): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(354): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(356): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(358): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(360): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(362): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(364): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(366): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(58)
# ** at ./SRC/routing/sb_2__2_.v(368): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_14__0_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(37): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(39): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(41): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(43): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(45): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(47): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(49): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(51): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(53): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(55): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(57): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(59): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(61): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(63): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(65): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(67): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(69): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(71): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(73): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(75): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(77): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(79): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(81): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(59)
# ** at ./SRC/routing/sb_14__0_.v(83): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_14__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(43): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(45): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(47): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(49): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(51): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(53): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(55): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(57): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(59): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(61): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(63): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(65): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(67): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(69): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(71): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(73): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(75): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(77): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(79): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(83): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(85): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(87): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(60)
# ** at ./SRC/routing/sb_14__1_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_14__3_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(49): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(51): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(53): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(55): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(57): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(59): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(61): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(63): (vlog-2892) Net type of 'top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(65): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(67): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(69): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(71): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(73): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(75): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(77): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(79): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(81): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(83): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(85): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(87): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(89): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(91): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(93): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(95): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(97): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(99): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(101): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(103): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(105): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(107): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(109): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(111): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(113): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(115): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(117): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(61)
# ** at ./SRC/routing/sb_14__3_.v(119): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_14__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(49): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(51): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(53): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(55): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(57): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(59): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(61): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(63): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(65): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(67): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(69): (vlog-2892) Net type of 'top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(71): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(73): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(75): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(77): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(79): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(81): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(83): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(85): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(87): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(89): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(91): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(93): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(95): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(97): (vlog-2892) Net type of 'bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(99): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(101): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(103): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(105): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(107): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(109): (vlog-2892) Net type of 'left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(111): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(113): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(115): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(117): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(62)
# ** at ./SRC/routing/sb_14__4_.v(119): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module sb_14__14_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(37): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(39): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(41): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(43): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(45): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(47): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(49): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(51): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(53): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(55): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(57): (vlog-2892) Net type of 'bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(59): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(61): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(63): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(65): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(67): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(69): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(71): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(73): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(75): (vlog-2892) Net type of 'left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(77): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(79): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(81): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(63)
# ** at ./SRC/routing/sb_14__14_.v(83): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_1__0_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(29): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(31): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(33): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(35): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(37): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(39): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(41): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(43): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(45): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(47): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(49): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(51): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(53): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(55): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(57): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(64)
# ** at ./SRC/routing/cbx_1__0_.v(59): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_1__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(65)
# ** at ./SRC/routing/cbx_1__1_.v(17): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(65)
# ** at ./SRC/routing/cbx_1__1_.v(19): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(65)
# ** at ./SRC/routing/cbx_1__1_.v(21): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(65)
# ** at ./SRC/routing/cbx_1__1_.v(23): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# -- Compiling module cbx_1__3_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(31): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(33): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(35): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(37): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(39): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(41): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(43): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(45): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(47): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(49): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(51): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(53): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(55): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(57): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(59): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(61): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(63): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(66)
# ** at ./SRC/routing/cbx_1__3_.v(65): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_1__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(31): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(33): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(35): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(37): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(39): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(41): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(43): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(45): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(47): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(49): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(51): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(53): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(55): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(57): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(59): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(61): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(63): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(67)
# ** at ./SRC/routing/cbx_1__4_.v(65): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_1__14_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(29): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(31): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(33): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(35): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(37): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(39): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(41): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(43): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(45): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(47): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(49): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(51): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(53): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(55): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(57): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(68)
# ** at ./SRC/routing/cbx_1__14_.v(59): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_2__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(73): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(75): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(77): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(79): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(83): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(85): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(87): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(89): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(91): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(93): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(95): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(97): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(99): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(101): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(103): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(105): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(107): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(109): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(111): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(113): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(115): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(117): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(119): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(121): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(123): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(125): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(127): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(129): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(131): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(133): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(135): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(137): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(139): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(141): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(143): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(145): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(147): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(149): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(151): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(153): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(155): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(157): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(159): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(161): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(163): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(165): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(167): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(169): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(171): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(173): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(175): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_idata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(177): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(179): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(181): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_iack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(183): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(185): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_iack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(187): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(189): (vlog-2892) Net type of 'top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(69)
# ** at ./SRC/routing/cbx_2__1_.v(191): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cbx_2__2_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(74): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(76): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(78): (vlog-2892) Net type of 'chanx_left_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(80): (vlog-2892) Net type of 'chanx_right_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(82): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(84): (vlog-2892) Net type of 'chanx_left_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(86): (vlog-2892) Net type of 'chanx_right_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(88): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_rst__0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(90): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_my_ypos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(92): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(94): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(96): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(98): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(100): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(102): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(104): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(106): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(108): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(110): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(112): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(114): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(116): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(118): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(120): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(122): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(124): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(126): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(128): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(130): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(132): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(134): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(136): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(138): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(140): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(142): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(144): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(146): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(148): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(150): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(152): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(154): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(156): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(158): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(160): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(162): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(164): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(166): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(168): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(170): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(172): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(174): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(176): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_idata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(178): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ivalid_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(180): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ivalid_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(182): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ivch_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(184): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_iack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(186): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_iack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(188): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ilck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(190): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ilck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(192): (vlog-2892) Net type of 'bottom_grid_top_width_0_height_0_subtile_0__pin_ilck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(70)
# ** at ./SRC/routing/cbx_2__2_.v(194): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_0__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(29): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(31): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(33): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(35): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(37): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(39): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(41): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(43): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(45): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(47): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(49): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(51): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(53): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(55): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(57): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(71)
# ** at ./SRC/routing/cby_0__1_.v(59): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_0__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(43): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(45): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(47): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(49): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(51): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(53): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(55): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(57): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(59): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(61): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(63): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(65): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(67): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(69): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_35_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(71): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_39_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(73): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(75): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(77): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(79): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(81): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(83): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(85): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(87): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(72)
# ** at ./SRC/routing/cby_0__4_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_1__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(73)
# ** at ./SRC/routing/cby_1__1_.v(17): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(73)
# ** at ./SRC/routing/cby_1__1_.v(19): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(73)
# ** at ./SRC/routing/cby_1__1_.v(21): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(73)
# ** at ./SRC/routing/cby_1__1_.v(23): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# -- Compiling module cby_1__2_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(73): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(75): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(77): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(79): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(81): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(83): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(85): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(87): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_my_ypos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(89): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(91): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(93): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(95): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(97): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(99): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(101): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(103): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(105): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(107): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(109): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(111): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(113): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(115): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(117): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(119): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(121): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(123): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(125): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(127): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(129): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(131): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(133): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(135): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(137): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(139): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(141): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(143): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(145): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(147): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(149): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(151): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(153): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(155): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(157): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(159): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(161): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(163): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(165): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(167): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(169): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(171): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(173): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(175): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_idata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(177): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_ivalid_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(179): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_ivch_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(181): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_iack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(183): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_iack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(185): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_iack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(187): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_ilck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(189): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_ilck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(74)
# ** at ./SRC/routing/cby_1__2_.v(191): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_1__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(41): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(43): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(45): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(47): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(49): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(51): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(53): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(55): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(57): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(59): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(61): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(63): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(65): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(67): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(69): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(71): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_35_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(73): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_I_39_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(75): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(77): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(79): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(81): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(83): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(85): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(87): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(89): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(91): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(93): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_37_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(75)
# ** at ./SRC/routing/cby_1__4_.v(95): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_2__2_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(74): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(76): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(78): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(80): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(82): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(84): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(86): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(88): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_my_xpos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(90): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(92): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(94): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(96): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(98): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(100): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(102): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(104): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(106): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(108): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(110): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(112): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(114): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(116): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(118): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(120): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(122): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(124): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(126): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(128): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(130): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(132): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(134): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(136): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(138): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(140): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(142): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(144): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(146): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(148): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(150): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(152): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(154): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(156): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(158): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(160): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(162): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(164): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(166): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(168): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(170): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(172): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(174): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(176): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_idata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(178): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ivalid_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(180): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ivch_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(182): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ivch_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(184): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_iack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(186): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_iack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(188): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ilck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(190): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ilck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(192): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_ilck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(76)
# ** at ./SRC/routing/cby_2__2_.v(194): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_14__1_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(29): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(31): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(33): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(35): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(37): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(39): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(41): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(43): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(45): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(47): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(49): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(51): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(53): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(55): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(57): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(77)
# ** at ./SRC/routing/cby_14__1_.v(59): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module cby_14__4_
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(39): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(41): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(43): (vlog-2892) Net type of 'chany_bottom_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(45): (vlog-2892) Net type of 'chany_top_in' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(47): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(49): (vlog-2892) Net type of 'chany_bottom_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(51): (vlog-2892) Net type of 'chany_top_out' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(53): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(55): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(57): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(59): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(61): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(63): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(65): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(67): (vlog-2892) Net type of 'right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(69): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(71): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(73): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(75): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(77): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(79): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(81): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(83): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(85): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(87): (vlog-2892) Net type of 'left_grid_right_width_0_height_0_subtile_0__pin_I_37_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(78)
# ** at ./SRC/routing/cby_14__4_.v(89): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module fpga_top
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(21): (vlog-2892) Net type of 'pReset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(23): (vlog-2892) Net type of 'prog_clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(25): (vlog-2892) Net type of 'set' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(27): (vlog-2892) Net type of 'reset' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(29): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(31): (vlog-2892) Net type of 'gfpga_pad_GPIO_PAD' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(33): (vlog-2892) Net type of 'ccff_head' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(12)
# ** while parsing file included at ./SRC/fabric_netlists.v(83)
# ** at ./SRC/fpga_top.v(35): (vlog-2892) Net type of 'ccff_tail' was not explicitly declared.
# -- Compiling module router_bench
# -- Compiling module router_bench_top_formal_verification
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(12): (vlog-2892) Net type of 'idata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(13): (vlog-2892) Net type of 'idata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(14): (vlog-2892) Net type of 'idata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(15): (vlog-2892) Net type of 'idata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(16): (vlog-2892) Net type of 'idata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(17): (vlog-2892) Net type of 'idata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(18): (vlog-2892) Net type of 'idata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(19): (vlog-2892) Net type of 'idata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(20): (vlog-2892) Net type of 'idata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(21): (vlog-2892) Net type of 'idata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(22): (vlog-2892) Net type of 'idata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(23): (vlog-2892) Net type of 'idata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(24): (vlog-2892) Net type of 'idata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(25): (vlog-2892) Net type of 'idata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(26): (vlog-2892) Net type of 'idata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(27): (vlog-2892) Net type of 'idata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(28): (vlog-2892) Net type of 'idata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(29): (vlog-2892) Net type of 'idata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(30): (vlog-2892) Net type of 'idata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(31): (vlog-2892) Net type of 'idata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(32): (vlog-2892) Net type of 'idata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(33): (vlog-2892) Net type of 'idata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(34): (vlog-2892) Net type of 'idata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(35): (vlog-2892) Net type of 'idata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(36): (vlog-2892) Net type of 'idata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(37): (vlog-2892) Net type of 'idata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(38): (vlog-2892) Net type of 'idata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(39): (vlog-2892) Net type of 'idata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(40): (vlog-2892) Net type of 'idata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(41): (vlog-2892) Net type of 'idata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(42): (vlog-2892) Net type of 'idata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(43): (vlog-2892) Net type of 'idata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(44): (vlog-2892) Net type of 'idata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(45): (vlog-2892) Net type of 'idata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(46): (vlog-2892) Net type of 'idata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(47): (vlog-2892) Net type of 'ivalid_0' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(48): (vlog-2892) Net type of 'ivch_0' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(49): (vlog-2892) Net type of 'idata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(50): (vlog-2892) Net type of 'idata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(51): (vlog-2892) Net type of 'idata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(52): (vlog-2892) Net type of 'idata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(53): (vlog-2892) Net type of 'idata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(54): (vlog-2892) Net type of 'idata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(55): (vlog-2892) Net type of 'idata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(56): (vlog-2892) Net type of 'idata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(57): (vlog-2892) Net type of 'idata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(58): (vlog-2892) Net type of 'idata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(59): (vlog-2892) Net type of 'idata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(60): (vlog-2892) Net type of 'idata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(61): (vlog-2892) Net type of 'idata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(62): (vlog-2892) Net type of 'idata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(63): (vlog-2892) Net type of 'idata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(64): (vlog-2892) Net type of 'idata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(65): (vlog-2892) Net type of 'idata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(66): (vlog-2892) Net type of 'idata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(67): (vlog-2892) Net type of 'idata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(68): (vlog-2892) Net type of 'idata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(69): (vlog-2892) Net type of 'idata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(70): (vlog-2892) Net type of 'idata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(71): (vlog-2892) Net type of 'idata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(72): (vlog-2892) Net type of 'idata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(73): (vlog-2892) Net type of 'idata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(74): (vlog-2892) Net type of 'idata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(75): (vlog-2892) Net type of 'idata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(76): (vlog-2892) Net type of 'idata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(77): (vlog-2892) Net type of 'idata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(78): (vlog-2892) Net type of 'idata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(79): (vlog-2892) Net type of 'idata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(80): (vlog-2892) Net type of 'idata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(81): (vlog-2892) Net type of 'idata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(82): (vlog-2892) Net type of 'idata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(83): (vlog-2892) Net type of 'idata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(84): (vlog-2892) Net type of 'ivalid_1' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(85): (vlog-2892) Net type of 'ivch_1' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(86): (vlog-2892) Net type of 'idata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(87): (vlog-2892) Net type of 'idata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(88): (vlog-2892) Net type of 'idata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(89): (vlog-2892) Net type of 'idata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(90): (vlog-2892) Net type of 'idata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(91): (vlog-2892) Net type of 'idata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(92): (vlog-2892) Net type of 'idata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(93): (vlog-2892) Net type of 'idata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(94): (vlog-2892) Net type of 'idata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(95): (vlog-2892) Net type of 'idata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(96): (vlog-2892) Net type of 'idata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(97): (vlog-2892) Net type of 'idata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(98): (vlog-2892) Net type of 'idata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(99): (vlog-2892) Net type of 'idata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(100): (vlog-2892) Net type of 'idata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(101): (vlog-2892) Net type of 'idata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(102): (vlog-2892) Net type of 'idata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(103): (vlog-2892) Net type of 'idata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(104): (vlog-2892) Net type of 'idata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(105): (vlog-2892) Net type of 'idata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(106): (vlog-2892) Net type of 'idata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(107): (vlog-2892) Net type of 'idata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(108): (vlog-2892) Net type of 'idata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(109): (vlog-2892) Net type of 'idata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(110): (vlog-2892) Net type of 'idata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(111): (vlog-2892) Net type of 'idata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(112): (vlog-2892) Net type of 'idata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(113): (vlog-2892) Net type of 'idata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(114): (vlog-2892) Net type of 'idata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(115): (vlog-2892) Net type of 'idata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(116): (vlog-2892) Net type of 'idata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(117): (vlog-2892) Net type of 'idata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(118): (vlog-2892) Net type of 'idata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(119): (vlog-2892) Net type of 'idata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(120): (vlog-2892) Net type of 'idata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(121): (vlog-2892) Net type of 'ivalid_2' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(122): (vlog-2892) Net type of 'ivch_2' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(123): (vlog-2892) Net type of 'idata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(124): (vlog-2892) Net type of 'idata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(125): (vlog-2892) Net type of 'idata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(126): (vlog-2892) Net type of 'idata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(127): (vlog-2892) Net type of 'idata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(128): (vlog-2892) Net type of 'idata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(129): (vlog-2892) Net type of 'idata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(130): (vlog-2892) Net type of 'idata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(131): (vlog-2892) Net type of 'idata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(132): (vlog-2892) Net type of 'idata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(133): (vlog-2892) Net type of 'idata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(134): (vlog-2892) Net type of 'idata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(135): (vlog-2892) Net type of 'idata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(136): (vlog-2892) Net type of 'idata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(137): (vlog-2892) Net type of 'idata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(138): (vlog-2892) Net type of 'idata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(139): (vlog-2892) Net type of 'idata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(140): (vlog-2892) Net type of 'idata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(141): (vlog-2892) Net type of 'idata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(142): (vlog-2892) Net type of 'idata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(143): (vlog-2892) Net type of 'idata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(144): (vlog-2892) Net type of 'idata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(145): (vlog-2892) Net type of 'idata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(146): (vlog-2892) Net type of 'idata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(147): (vlog-2892) Net type of 'idata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(148): (vlog-2892) Net type of 'idata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(149): (vlog-2892) Net type of 'idata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(150): (vlog-2892) Net type of 'idata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(151): (vlog-2892) Net type of 'idata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(152): (vlog-2892) Net type of 'idata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(153): (vlog-2892) Net type of 'idata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(154): (vlog-2892) Net type of 'idata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(155): (vlog-2892) Net type of 'idata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(156): (vlog-2892) Net type of 'idata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(157): (vlog-2892) Net type of 'idata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(158): (vlog-2892) Net type of 'ivalid_3' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(159): (vlog-2892) Net type of 'ivch_3' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(160): (vlog-2892) Net type of 'idata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(161): (vlog-2892) Net type of 'idata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(162): (vlog-2892) Net type of 'idata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(163): (vlog-2892) Net type of 'idata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(164): (vlog-2892) Net type of 'idata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(165): (vlog-2892) Net type of 'idata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(166): (vlog-2892) Net type of 'idata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(167): (vlog-2892) Net type of 'idata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(168): (vlog-2892) Net type of 'idata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(169): (vlog-2892) Net type of 'idata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(170): (vlog-2892) Net type of 'idata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(171): (vlog-2892) Net type of 'idata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(172): (vlog-2892) Net type of 'idata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(173): (vlog-2892) Net type of 'idata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(174): (vlog-2892) Net type of 'idata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(175): (vlog-2892) Net type of 'idata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(176): (vlog-2892) Net type of 'idata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(177): (vlog-2892) Net type of 'idata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(178): (vlog-2892) Net type of 'idata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(179): (vlog-2892) Net type of 'idata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(180): (vlog-2892) Net type of 'idata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(181): (vlog-2892) Net type of 'idata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(182): (vlog-2892) Net type of 'idata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(183): (vlog-2892) Net type of 'idata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(184): (vlog-2892) Net type of 'idata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(185): (vlog-2892) Net type of 'idata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(186): (vlog-2892) Net type of 'idata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(187): (vlog-2892) Net type of 'idata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(188): (vlog-2892) Net type of 'idata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(189): (vlog-2892) Net type of 'idata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(190): (vlog-2892) Net type of 'idata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(191): (vlog-2892) Net type of 'idata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(192): (vlog-2892) Net type of 'idata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(193): (vlog-2892) Net type of 'idata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(194): (vlog-2892) Net type of 'idata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(195): (vlog-2892) Net type of 'ivalid_4' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(196): (vlog-2892) Net type of 'ivch_4' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(197): (vlog-2892) Net type of 'iack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(198): (vlog-2892) Net type of 'iack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(199): (vlog-2892) Net type of 'ilck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(200): (vlog-2892) Net type of 'ilck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(201): (vlog-2892) Net type of 'iack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(202): (vlog-2892) Net type of 'iack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(203): (vlog-2892) Net type of 'ilck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(204): (vlog-2892) Net type of 'ilck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(205): (vlog-2892) Net type of 'iack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(206): (vlog-2892) Net type of 'iack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(207): (vlog-2892) Net type of 'ilck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(208): (vlog-2892) Net type of 'ilck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(209): (vlog-2892) Net type of 'iack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(210): (vlog-2892) Net type of 'iack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(211): (vlog-2892) Net type of 'ilck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(212): (vlog-2892) Net type of 'ilck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(213): (vlog-2892) Net type of 'iack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(214): (vlog-2892) Net type of 'iack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(215): (vlog-2892) Net type of 'ilck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(216): (vlog-2892) Net type of 'ilck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(217): (vlog-2892) Net type of 'my_xpos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(218): (vlog-2892) Net type of 'my_xpos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(219): (vlog-2892) Net type of 'my_ypos_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(220): (vlog-2892) Net type of 'my_ypos_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(221): (vlog-2892) Net type of 'clk' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(222): (vlog-2892) Net type of 'rst_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(223): (vlog-2892) Net type of 'oack_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(224): (vlog-2892) Net type of 'oack_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(225): (vlog-2892) Net type of 'ordy_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(226): (vlog-2892) Net type of 'ordy_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(227): (vlog-2892) Net type of 'olck_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(228): (vlog-2892) Net type of 'olck_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(229): (vlog-2892) Net type of 'oack_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(230): (vlog-2892) Net type of 'oack_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(231): (vlog-2892) Net type of 'ordy_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(232): (vlog-2892) Net type of 'ordy_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(233): (vlog-2892) Net type of 'olck_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(234): (vlog-2892) Net type of 'olck_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(235): (vlog-2892) Net type of 'oack_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(236): (vlog-2892) Net type of 'oack_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(237): (vlog-2892) Net type of 'ordy_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(238): (vlog-2892) Net type of 'ordy_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(239): (vlog-2892) Net type of 'olck_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(240): (vlog-2892) Net type of 'olck_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(241): (vlog-2892) Net type of 'oack_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(242): (vlog-2892) Net type of 'oack_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(243): (vlog-2892) Net type of 'ordy_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(244): (vlog-2892) Net type of 'ordy_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(245): (vlog-2892) Net type of 'olck_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(246): (vlog-2892) Net type of 'olck_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(247): (vlog-2892) Net type of 'oack_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(248): (vlog-2892) Net type of 'oack_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(249): (vlog-2892) Net type of 'ordy_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(250): (vlog-2892) Net type of 'ordy_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(251): (vlog-2892) Net type of 'olck_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(252): (vlog-2892) Net type of 'olck_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(253): (vlog-2892) Net type of 'odata_0_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(254): (vlog-2892) Net type of 'odata_0_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(255): (vlog-2892) Net type of 'odata_0_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(256): (vlog-2892) Net type of 'odata_0_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(257): (vlog-2892) Net type of 'odata_0_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(258): (vlog-2892) Net type of 'odata_0_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(259): (vlog-2892) Net type of 'odata_0_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(260): (vlog-2892) Net type of 'odata_0_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(261): (vlog-2892) Net type of 'odata_0_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(262): (vlog-2892) Net type of 'odata_0_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(263): (vlog-2892) Net type of 'odata_0_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(264): (vlog-2892) Net type of 'odata_0_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(265): (vlog-2892) Net type of 'odata_0_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(266): (vlog-2892) Net type of 'odata_0_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(267): (vlog-2892) Net type of 'odata_0_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(268): (vlog-2892) Net type of 'odata_0_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(269): (vlog-2892) Net type of 'odata_0_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(270): (vlog-2892) Net type of 'odata_0_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(271): (vlog-2892) Net type of 'odata_0_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(272): (vlog-2892) Net type of 'odata_0_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(273): (vlog-2892) Net type of 'odata_0_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(274): (vlog-2892) Net type of 'odata_0_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(275): (vlog-2892) Net type of 'odata_0_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(276): (vlog-2892) Net type of 'odata_0_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(277): (vlog-2892) Net type of 'odata_0_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(278): (vlog-2892) Net type of 'odata_0_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(279): (vlog-2892) Net type of 'odata_0_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(280): (vlog-2892) Net type of 'odata_0_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(281): (vlog-2892) Net type of 'odata_0_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(282): (vlog-2892) Net type of 'odata_0_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(283): (vlog-2892) Net type of 'odata_0_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(284): (vlog-2892) Net type of 'odata_0_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(285): (vlog-2892) Net type of 'odata_0_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(286): (vlog-2892) Net type of 'odata_0_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(287): (vlog-2892) Net type of 'odata_0_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(288): (vlog-2892) Net type of 'ovalid_0' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(289): (vlog-2892) Net type of 'ovch_0' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(290): (vlog-2892) Net type of 'odata_1_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(291): (vlog-2892) Net type of 'odata_1_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(292): (vlog-2892) Net type of 'odata_1_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(293): (vlog-2892) Net type of 'odata_1_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(294): (vlog-2892) Net type of 'odata_1_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(295): (vlog-2892) Net type of 'odata_1_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(296): (vlog-2892) Net type of 'odata_1_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(297): (vlog-2892) Net type of 'odata_1_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(298): (vlog-2892) Net type of 'odata_1_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(299): (vlog-2892) Net type of 'odata_1_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(300): (vlog-2892) Net type of 'odata_1_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(301): (vlog-2892) Net type of 'odata_1_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(302): (vlog-2892) Net type of 'odata_1_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(303): (vlog-2892) Net type of 'odata_1_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(304): (vlog-2892) Net type of 'odata_1_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(305): (vlog-2892) Net type of 'odata_1_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(306): (vlog-2892) Net type of 'odata_1_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(307): (vlog-2892) Net type of 'odata_1_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(308): (vlog-2892) Net type of 'odata_1_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(309): (vlog-2892) Net type of 'odata_1_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(310): (vlog-2892) Net type of 'odata_1_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(311): (vlog-2892) Net type of 'odata_1_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(312): (vlog-2892) Net type of 'odata_1_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(313): (vlog-2892) Net type of 'odata_1_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(314): (vlog-2892) Net type of 'odata_1_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(315): (vlog-2892) Net type of 'odata_1_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(316): (vlog-2892) Net type of 'odata_1_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(317): (vlog-2892) Net type of 'odata_1_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(318): (vlog-2892) Net type of 'odata_1_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(319): (vlog-2892) Net type of 'odata_1_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(320): (vlog-2892) Net type of 'odata_1_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(321): (vlog-2892) Net type of 'odata_1_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(322): (vlog-2892) Net type of 'odata_1_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(323): (vlog-2892) Net type of 'odata_1_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(324): (vlog-2892) Net type of 'odata_1_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(325): (vlog-2892) Net type of 'ovalid_1' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(326): (vlog-2892) Net type of 'ovch_1' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(327): (vlog-2892) Net type of 'odata_2_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(328): (vlog-2892) Net type of 'odata_2_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(329): (vlog-2892) Net type of 'odata_2_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(330): (vlog-2892) Net type of 'odata_2_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(331): (vlog-2892) Net type of 'odata_2_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(332): (vlog-2892) Net type of 'odata_2_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(333): (vlog-2892) Net type of 'odata_2_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(334): (vlog-2892) Net type of 'odata_2_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(335): (vlog-2892) Net type of 'odata_2_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(336): (vlog-2892) Net type of 'odata_2_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(337): (vlog-2892) Net type of 'odata_2_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(338): (vlog-2892) Net type of 'odata_2_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(339): (vlog-2892) Net type of 'odata_2_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(340): (vlog-2892) Net type of 'odata_2_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(341): (vlog-2892) Net type of 'odata_2_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(342): (vlog-2892) Net type of 'odata_2_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(343): (vlog-2892) Net type of 'odata_2_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(344): (vlog-2892) Net type of 'odata_2_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(345): (vlog-2892) Net type of 'odata_2_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(346): (vlog-2892) Net type of 'odata_2_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(347): (vlog-2892) Net type of 'odata_2_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(348): (vlog-2892) Net type of 'odata_2_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(349): (vlog-2892) Net type of 'odata_2_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(350): (vlog-2892) Net type of 'odata_2_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(351): (vlog-2892) Net type of 'odata_2_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(352): (vlog-2892) Net type of 'odata_2_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(353): (vlog-2892) Net type of 'odata_2_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(354): (vlog-2892) Net type of 'odata_2_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(355): (vlog-2892) Net type of 'odata_2_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(356): (vlog-2892) Net type of 'odata_2_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(357): (vlog-2892) Net type of 'odata_2_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(358): (vlog-2892) Net type of 'odata_2_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(359): (vlog-2892) Net type of 'odata_2_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(360): (vlog-2892) Net type of 'odata_2_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(361): (vlog-2892) Net type of 'odata_2_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(362): (vlog-2892) Net type of 'ovalid_2' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(363): (vlog-2892) Net type of 'ovch_2' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(364): (vlog-2892) Net type of 'odata_3_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(365): (vlog-2892) Net type of 'odata_3_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(366): (vlog-2892) Net type of 'odata_3_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(367): (vlog-2892) Net type of 'odata_3_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(368): (vlog-2892) Net type of 'odata_3_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(369): (vlog-2892) Net type of 'odata_3_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(370): (vlog-2892) Net type of 'odata_3_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(371): (vlog-2892) Net type of 'odata_3_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(372): (vlog-2892) Net type of 'odata_3_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(373): (vlog-2892) Net type of 'odata_3_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(374): (vlog-2892) Net type of 'odata_3_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(375): (vlog-2892) Net type of 'odata_3_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(376): (vlog-2892) Net type of 'odata_3_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(377): (vlog-2892) Net type of 'odata_3_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(378): (vlog-2892) Net type of 'odata_3_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(379): (vlog-2892) Net type of 'odata_3_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(380): (vlog-2892) Net type of 'odata_3_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(381): (vlog-2892) Net type of 'odata_3_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(382): (vlog-2892) Net type of 'odata_3_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(383): (vlog-2892) Net type of 'odata_3_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(384): (vlog-2892) Net type of 'odata_3_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(385): (vlog-2892) Net type of 'odata_3_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(386): (vlog-2892) Net type of 'odata_3_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(387): (vlog-2892) Net type of 'odata_3_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(388): (vlog-2892) Net type of 'odata_3_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(389): (vlog-2892) Net type of 'odata_3_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(390): (vlog-2892) Net type of 'odata_3_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(391): (vlog-2892) Net type of 'odata_3_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(392): (vlog-2892) Net type of 'odata_3_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(393): (vlog-2892) Net type of 'odata_3_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(394): (vlog-2892) Net type of 'odata_3_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(395): (vlog-2892) Net type of 'odata_3_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(396): (vlog-2892) Net type of 'odata_3_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(397): (vlog-2892) Net type of 'odata_3_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(398): (vlog-2892) Net type of 'odata_3_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(399): (vlog-2892) Net type of 'ovalid_3' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(400): (vlog-2892) Net type of 'ovch_3' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(401): (vlog-2892) Net type of 'odata_4_0_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(402): (vlog-2892) Net type of 'odata_4_1_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(403): (vlog-2892) Net type of 'odata_4_2_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(404): (vlog-2892) Net type of 'odata_4_3_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(405): (vlog-2892) Net type of 'odata_4_4_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(406): (vlog-2892) Net type of 'odata_4_5_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(407): (vlog-2892) Net type of 'odata_4_6_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(408): (vlog-2892) Net type of 'odata_4_7_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(409): (vlog-2892) Net type of 'odata_4_8_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(410): (vlog-2892) Net type of 'odata_4_9_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(411): (vlog-2892) Net type of 'odata_4_10_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(412): (vlog-2892) Net type of 'odata_4_11_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(413): (vlog-2892) Net type of 'odata_4_12_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(414): (vlog-2892) Net type of 'odata_4_13_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(415): (vlog-2892) Net type of 'odata_4_14_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(416): (vlog-2892) Net type of 'odata_4_15_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(417): (vlog-2892) Net type of 'odata_4_16_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(418): (vlog-2892) Net type of 'odata_4_17_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(419): (vlog-2892) Net type of 'odata_4_18_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(420): (vlog-2892) Net type of 'odata_4_19_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(421): (vlog-2892) Net type of 'odata_4_20_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(422): (vlog-2892) Net type of 'odata_4_21_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(423): (vlog-2892) Net type of 'odata_4_22_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(424): (vlog-2892) Net type of 'odata_4_23_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(425): (vlog-2892) Net type of 'odata_4_24_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(426): (vlog-2892) Net type of 'odata_4_25_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(427): (vlog-2892) Net type of 'odata_4_26_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(428): (vlog-2892) Net type of 'odata_4_27_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(429): (vlog-2892) Net type of 'odata_4_28_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(430): (vlog-2892) Net type of 'odata_4_29_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(431): (vlog-2892) Net type of 'odata_4_30_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(432): (vlog-2892) Net type of 'odata_4_31_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(433): (vlog-2892) Net type of 'odata_4_32_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(434): (vlog-2892) Net type of 'odata_4_33_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(435): (vlog-2892) Net type of 'odata_4_34_' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(436): (vlog-2892) Net type of 'ovalid_4' was not explicitly declared.
# ** Error (suppressible): ** while parsing file included at ./SRC/router_bench_include_netlists.v(16)
# ** at ./SRC/router_bench_top_formal_verification.v(437): (vlog-2892) Net type of 'ovch_4' was not explicitly declared.
# -- Compiling module router_bench_top_formal_verification_random_tb
# End time: 14:08:09 on Aug 10,2024, Elapsed time: 0:00:05
# Errors: 2611, Warnings: 0
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/router_bench_include_netlists.v -suppress 2892
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:08:47 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/router_bench_include_netlists.v -suppress 2892 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input6_mem6
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size30
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size30_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__4_
# -- Compiling module sb_0__14_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__4_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__14_
# -- Compiling module sb_2__1_
# -- Compiling module sb_2__2_
# -- Compiling module sb_14__0_
# -- Compiling module sb_14__1_
# -- Compiling module sb_14__3_
# -- Compiling module sb_14__4_
# -- Compiling module sb_14__14_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__4_
# -- Compiling module cbx_1__14_
# -- Compiling module cbx_2__1_
# -- Compiling module cbx_2__2_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__4_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__4_
# -- Compiling module cby_2__2_
# -- Compiling module cby_14__1_
# -- Compiling module cby_14__4_
# -- Compiling module fpga_top
# -- Compiling module router_bench
# -- Compiling module router_bench_top_formal_verification
# -- Compiling module router_bench_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	router_bench_top_formal_verification_random_tb
# End time: 14:08:48 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 2611
vsim router_bench_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+ac
# vsim router_bench_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+ac" 
# Start time: 14:09:22 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v(113): Module 'router2' is not defined.
#  For instance 'rtr01' at path 'router_bench_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_wrap__router_wrap_0.router_wrap_0_'
# ** Error: router_bench_output_verilog.v(1314): Module 'cb' is not defined.
#  For instance '_03_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(1733): Module 'outputc' is not defined.
#  For instance '_04_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(1819): Module 'outputc' is not defined.
#  For instance '_05_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(1905): Module 'inputc' is not defined.
#  For instance '_06_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2022): Module 'inputc' is not defined.
#  For instance '_07_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2139): Module 'inputc' is not defined.
#  For instance '_08_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2256): Module 'inputc' is not defined.
#  For instance '_09_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2373): Module 'inputc' is not defined.
#  For instance '_10_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2490): Module 'outputc' is not defined.
#  For instance '_11_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2576): Module 'outputc' is not defined.
#  For instance '_12_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# ** Error: router_bench_output_verilog.v(2662): Module 'outputc' is not defined.
#  For instance '_13_' at path 'router_bench_top_formal_verification_random_tb.REF_DUT'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=12, Warnings=0.
# Error loading design
# End time: 14:09:23 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0, Suppressed Errors: 2610
vsim router_bench_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+ac  -y ./../../../nocgen-files/src  
# ** UI-Msg (Error): (vish-3296) Unknown option '-y'.
# Use the -help option for complete vsim usage.
# Error loading design
vlog ./SRC/router_bench_include_netlists.v -suppress 2892    -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:12:48 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/router_bench_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input6_mem6
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size30
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size30_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__4_
# -- Compiling module sb_0__14_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__4_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__14_
# -- Compiling module sb_2__1_
# -- Compiling module sb_2__2_
# -- Compiling module sb_14__0_
# -- Compiling module sb_14__1_
# -- Compiling module sb_14__3_
# -- Compiling module sb_14__4_
# -- Compiling module sb_14__14_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__4_
# -- Compiling module cbx_1__14_
# -- Compiling module cbx_2__1_
# -- Compiling module cbx_2__2_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__4_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__4_
# -- Compiling module cby_2__2_
# -- Compiling module cby_14__1_
# -- Compiling module cby_14__4_
# -- Compiling module fpga_top
# -- Compiling module router_bench
# -- Compiling module router_bench_top_formal_verification
# -- Compiling module router_bench_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# 
# Referenced (but uncompiled) modules or primitives:
# 	router2
# 	cb
# 	outputc
# 	inputc
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	router_bench_top_formal_verification_random_tb
# End time: 14:12:49 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 2611
vlog ./SRC/router_bench_include_netlists.v -suppress 2892    -y ./../../../nocgen-files/src  +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:34:10 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/router_bench_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input6_mem6
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size30
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size30_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__4_
# -- Compiling module sb_0__14_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__4_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__14_
# -- Compiling module sb_2__1_
# -- Compiling module sb_2__2_
# -- Compiling module sb_14__0_
# -- Compiling module sb_14__1_
# -- Compiling module sb_14__3_
# -- Compiling module sb_14__4_
# -- Compiling module sb_14__14_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__4_
# -- Compiling module cbx_1__14_
# -- Compiling module cbx_2__1_
# -- Compiling module cbx_2__2_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__4_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__4_
# -- Compiling module cby_2__2_
# -- Compiling module cby_14__1_
# -- Compiling module cby_14__4_
# -- Compiling module fpga_top
# -- Compiling module router_bench
# -- Compiling module router_bench_top_formal_verification
# -- Compiling module router_bench_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module inputc
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	router_bench_top_formal_verification_random_tb
# End time: 14:34:11 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 2849
vsim router_bench_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim router_bench_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 14:34:38 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\iack[0] ' not found in module 'outputc' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\iack[1] ' not found in module 'outputc' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[0] ' not found in module 'outputc' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[10] ' not found in module 'outputc' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[11] ' not found in module 'outputc' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[12] ' not found in module 'outputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[13] ' not found in module 'outputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[14] ' not found in module 'outputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[15] ' not found in module 'outputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[16] ' not found in module 'outputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[17] ' not found in module 'outputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[18] ' not found in module 'outputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[19] ' not found in module 'outputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[1] ' not found in module 'outputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[20] ' not found in module 'outputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[21] ' not found in module 'outputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[22] ' not found in module 'outputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[23] ' not found in module 'outputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[24] ' not found in module 'outputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[25] ' not found in module 'outputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[26] ' not found in module 'outputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[27] ' not found in module 'outputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[28] ' not found in module 'outputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[29] ' not found in module 'outputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[2] ' not found in module 'outputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[30] ' not found in module 'outputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[31] ' not found in module 'outputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[32] ' not found in module 'outputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[33] ' not found in module 'outputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[34] ' not found in module 'outputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[3] ' not found in module 'outputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[4] ' not found in module 'outputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[5] ' not found in module 'outputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[6] ' not found in module 'outputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[7] ' not found in module 'outputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[8] ' not found in module 'outputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\idata[9] ' not found in module 'outputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\ilck[0] ' not found in module 'outputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\ilck[1] ' not found in module 'outputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[0] ' not found in module 'outputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[10] ' not found in module 'outputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[11] ' not found in module 'outputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[12] ' not found in module 'outputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[13] ' not found in module 'outputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[14] ' not found in module 'outputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[15] ' not found in module 'outputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[16] ' not found in module 'outputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[17] ' not found in module 'outputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[18] ' not found in module 'outputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[19] ' not found in module 'outputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[1] ' not found in module 'outputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[20] ' not found in module 'outputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[21] ' not found in module 'outputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[22] ' not found in module 'outputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[23] ' not found in module 'outputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[24] ' not found in module 'outputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[25] ' not found in module 'outputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[26] ' not found in module 'outputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[27] ' not found in module 'outputc' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[28] ' not found in module 'outputc' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[29] ' not found in module 'outputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[2] ' not found in module 'outputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[30] ' not found in module 'outputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[31] ' not found in module 'outputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[32] ' not found in module 'outputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[33] ' not found in module 'outputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[34] ' not found in module 'outputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[3] ' not found in module 'outputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[4] ' not found in module 'outputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[5] ' not found in module 'outputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[6] ' not found in module 'outputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[7] ' not found in module 'outputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[8] ' not found in module 'outputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\odata[9] ' not found in module 'outputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\olck[0] ' not found in module 'outputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\olck[1] ' not found in module 'outputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\ordy[0] ' not found in module 'outputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2662): (vopt-2912) Port '\ordy[1] ' not found in module 'outputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\iack[0] ' not found in module 'outputc' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\iack[1] ' not found in module 'outputc' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[0] ' not found in module 'outputc' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[10] ' not found in module 'outputc' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[11] ' not found in module 'outputc' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[12] ' not found in module 'outputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[13] ' not found in module 'outputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[14] ' not found in module 'outputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[15] ' not found in module 'outputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[16] ' not found in module 'outputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[17] ' not found in module 'outputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[18] ' not found in module 'outputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[19] ' not found in module 'outputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[1] ' not found in module 'outputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[20] ' not found in module 'outputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[21] ' not found in module 'outputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[22] ' not found in module 'outputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[23] ' not found in module 'outputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[24] ' not found in module 'outputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[25] ' not found in module 'outputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[26] ' not found in module 'outputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[27] ' not found in module 'outputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[28] ' not found in module 'outputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[29] ' not found in module 'outputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[2] ' not found in module 'outputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[30] ' not found in module 'outputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[31] ' not found in module 'outputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[32] ' not found in module 'outputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[33] ' not found in module 'outputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[34] ' not found in module 'outputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[3] ' not found in module 'outputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[4] ' not found in module 'outputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[5] ' not found in module 'outputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[6] ' not found in module 'outputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[7] ' not found in module 'outputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[8] ' not found in module 'outputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\idata[9] ' not found in module 'outputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\ilck[0] ' not found in module 'outputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\ilck[1] ' not found in module 'outputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[0] ' not found in module 'outputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[10] ' not found in module 'outputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[11] ' not found in module 'outputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[12] ' not found in module 'outputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[13] ' not found in module 'outputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[14] ' not found in module 'outputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[15] ' not found in module 'outputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[16] ' not found in module 'outputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[17] ' not found in module 'outputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[18] ' not found in module 'outputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[19] ' not found in module 'outputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[1] ' not found in module 'outputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[20] ' not found in module 'outputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[21] ' not found in module 'outputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[22] ' not found in module 'outputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[23] ' not found in module 'outputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[24] ' not found in module 'outputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[25] ' not found in module 'outputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[26] ' not found in module 'outputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[27] ' not found in module 'outputc' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[28] ' not found in module 'outputc' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[29] ' not found in module 'outputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[2] ' not found in module 'outputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[30] ' not found in module 'outputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[31] ' not found in module 'outputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[32] ' not found in module 'outputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[33] ' not found in module 'outputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[34] ' not found in module 'outputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[3] ' not found in module 'outputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[4] ' not found in module 'outputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[5] ' not found in module 'outputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[6] ' not found in module 'outputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[7] ' not found in module 'outputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[8] ' not found in module 'outputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\odata[9] ' not found in module 'outputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\olck[0] ' not found in module 'outputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\olck[1] ' not found in module 'outputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\ordy[0] ' not found in module 'outputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2576): (vopt-2912) Port '\ordy[1] ' not found in module 'outputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\iack[0] ' not found in module 'outputc' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\iack[1] ' not found in module 'outputc' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[0] ' not found in module 'outputc' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[10] ' not found in module 'outputc' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[11] ' not found in module 'outputc' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[12] ' not found in module 'outputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[13] ' not found in module 'outputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[14] ' not found in module 'outputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[15] ' not found in module 'outputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[16] ' not found in module 'outputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[17] ' not found in module 'outputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[18] ' not found in module 'outputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[19] ' not found in module 'outputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[1] ' not found in module 'outputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[20] ' not found in module 'outputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[21] ' not found in module 'outputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[22] ' not found in module 'outputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[23] ' not found in module 'outputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[24] ' not found in module 'outputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[25] ' not found in module 'outputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[26] ' not found in module 'outputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[27] ' not found in module 'outputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[28] ' not found in module 'outputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[29] ' not found in module 'outputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[2] ' not found in module 'outputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[30] ' not found in module 'outputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[31] ' not found in module 'outputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[32] ' not found in module 'outputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[33] ' not found in module 'outputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[34] ' not found in module 'outputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[3] ' not found in module 'outputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[4] ' not found in module 'outputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[5] ' not found in module 'outputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[6] ' not found in module 'outputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[7] ' not found in module 'outputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[8] ' not found in module 'outputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\idata[9] ' not found in module 'outputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\ilck[0] ' not found in module 'outputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\ilck[1] ' not found in module 'outputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[0] ' not found in module 'outputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[10] ' not found in module 'outputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[11] ' not found in module 'outputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[12] ' not found in module 'outputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[13] ' not found in module 'outputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[14] ' not found in module 'outputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[15] ' not found in module 'outputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[16] ' not found in module 'outputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[17] ' not found in module 'outputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[18] ' not found in module 'outputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[19] ' not found in module 'outputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[1] ' not found in module 'outputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[20] ' not found in module 'outputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[21] ' not found in module 'outputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[22] ' not found in module 'outputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[23] ' not found in module 'outputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[24] ' not found in module 'outputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[25] ' not found in module 'outputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[26] ' not found in module 'outputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[27] ' not found in module 'outputc' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[28] ' not found in module 'outputc' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[29] ' not found in module 'outputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[2] ' not found in module 'outputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[30] ' not found in module 'outputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[31] ' not found in module 'outputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[32] ' not found in module 'outputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[33] ' not found in module 'outputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[34] ' not found in module 'outputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[3] ' not found in module 'outputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[4] ' not found in module 'outputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[5] ' not found in module 'outputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[6] ' not found in module 'outputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[7] ' not found in module 'outputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[8] ' not found in module 'outputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\odata[9] ' not found in module 'outputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\olck[0] ' not found in module 'outputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\olck[1] ' not found in module 'outputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\ordy[0] ' not found in module 'outputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2490): (vopt-2912) Port '\ordy[1] ' not found in module 'outputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[0] ' not found in module 'inputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[10] ' not found in module 'inputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[11] ' not found in module 'inputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[12] ' not found in module 'inputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[13] ' not found in module 'inputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[14] ' not found in module 'inputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[15] ' not found in module 'inputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[16] ' not found in module 'inputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[17] ' not found in module 'inputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[18] ' not found in module 'inputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[19] ' not found in module 'inputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[1] ' not found in module 'inputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[20] ' not found in module 'inputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[21] ' not found in module 'inputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[22] ' not found in module 'inputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[23] ' not found in module 'inputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[24] ' not found in module 'inputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[25] ' not found in module 'inputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[26] ' not found in module 'inputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[27] ' not found in module 'inputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[28] ' not found in module 'inputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[29] ' not found in module 'inputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[2] ' not found in module 'inputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[30] ' not found in module 'inputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[31] ' not found in module 'inputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[32] ' not found in module 'inputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[33] ' not found in module 'inputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[34] ' not found in module 'inputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[3] ' not found in module 'inputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[4] ' not found in module 'inputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[5] ' not found in module 'inputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[6] ' not found in module 'inputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[7] ' not found in module 'inputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[8] ' not found in module 'inputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\idata[9] ' not found in module 'inputc' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_0[0] ' not found in module 'inputc' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_0[1] ' not found in module 'inputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_1[0] ' not found in module 'inputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_1[1] ' not found in module 'inputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_2[0] ' not found in module 'inputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_2[1] ' not found in module 'inputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_3[0] ' not found in module 'inputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_3[1] ' not found in module 'inputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_4[0] ' not found in module 'inputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ilck_4[1] ' not found in module 'inputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_0[0] ' not found in module 'inputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_0[1] ' not found in module 'inputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_1[0] ' not found in module 'inputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_1[1] ' not found in module 'inputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_2[0] ' not found in module 'inputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_2[1] ' not found in module 'inputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_3[0] ' not found in module 'inputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_3[1] ' not found in module 'inputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_4[0] ' not found in module 'inputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\irdy_4[1] ' not found in module 'inputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\my_xpos[0] ' not found in module 'inputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\my_xpos[1] ' not found in module 'inputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\my_ypos[0] ' not found in module 'inputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\my_ypos[1] ' not found in module 'inputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\oack[0] ' not found in module 'inputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\oack[1] ' not found in module 'inputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[0] ' not found in module 'inputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[10] ' not found in module 'inputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[11] ' not found in module 'inputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[12] ' not found in module 'inputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[13] ' not found in module 'inputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[14] ' not found in module 'inputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[15] ' not found in module 'inputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[16] ' not found in module 'inputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[17] ' not found in module 'inputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[18] ' not found in module 'inputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[19] ' not found in module 'inputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[1] ' not found in module 'inputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[20] ' not found in module 'inputc' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[21] ' not found in module 'inputc' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[22] ' not found in module 'inputc' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[23] ' not found in module 'inputc' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[24] ' not found in module 'inputc' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[25] ' not found in module 'inputc' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[26] ' not found in module 'inputc' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[27] ' not found in module 'inputc' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[28] ' not found in module 'inputc' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[29] ' not found in module 'inputc' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[2] ' not found in module 'inputc' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[30] ' not found in module 'inputc' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[31] ' not found in module 'inputc' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[32] ' not found in module 'inputc' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[33] ' not found in module 'inputc' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[34] ' not found in module 'inputc' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[3] ' not found in module 'inputc' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[4] ' not found in module 'inputc' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[5] ' not found in module 'inputc' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[6] ' not found in module 'inputc' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[7] ' not found in module 'inputc' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[8] ' not found in module 'inputc' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\odata[9] ' not found in module 'inputc' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\olck[0] ' not found in module 'inputc' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\olck[1] ' not found in module 'inputc' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ordy[0] ' not found in module 'inputc' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\ordy[1] ' not found in module 'inputc' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\port[0] ' not found in module 'inputc' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\port[1] ' not found in module 'inputc' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2373): (vopt-2912) Port '\port[2] ' not found in module 'inputc' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[0] ' not found in module 'inputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[10] ' not found in module 'inputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[11] ' not found in module 'inputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[12] ' not found in module 'inputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[13] ' not found in module 'inputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[14] ' not found in module 'inputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[15] ' not found in module 'inputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[16] ' not found in module 'inputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[17] ' not found in module 'inputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[18] ' not found in module 'inputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[19] ' not found in module 'inputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[1] ' not found in module 'inputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[20] ' not found in module 'inputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[21] ' not found in module 'inputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[22] ' not found in module 'inputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[23] ' not found in module 'inputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[24] ' not found in module 'inputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[25] ' not found in module 'inputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[26] ' not found in module 'inputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[27] ' not found in module 'inputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[28] ' not found in module 'inputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[29] ' not found in module 'inputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[2] ' not found in module 'inputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[30] ' not found in module 'inputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[31] ' not found in module 'inputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[32] ' not found in module 'inputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[33] ' not found in module 'inputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[34] ' not found in module 'inputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[3] ' not found in module 'inputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[4] ' not found in module 'inputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[5] ' not found in module 'inputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[6] ' not found in module 'inputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[7] ' not found in module 'inputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[8] ' not found in module 'inputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\idata[9] ' not found in module 'inputc' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_0[0] ' not found in module 'inputc' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_0[1] ' not found in module 'inputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_1[0] ' not found in module 'inputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_1[1] ' not found in module 'inputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_2[0] ' not found in module 'inputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_2[1] ' not found in module 'inputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_3[0] ' not found in module 'inputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_3[1] ' not found in module 'inputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_4[0] ' not found in module 'inputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ilck_4[1] ' not found in module 'inputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_0[0] ' not found in module 'inputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_0[1] ' not found in module 'inputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_1[0] ' not found in module 'inputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_1[1] ' not found in module 'inputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_2[0] ' not found in module 'inputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_2[1] ' not found in module 'inputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_3[0] ' not found in module 'inputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_3[1] ' not found in module 'inputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_4[0] ' not found in module 'inputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\irdy_4[1] ' not found in module 'inputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\my_xpos[0] ' not found in module 'inputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\my_xpos[1] ' not found in module 'inputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\my_ypos[0] ' not found in module 'inputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\my_ypos[1] ' not found in module 'inputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\oack[0] ' not found in module 'inputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\oack[1] ' not found in module 'inputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[0] ' not found in module 'inputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[10] ' not found in module 'inputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[11] ' not found in module 'inputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[12] ' not found in module 'inputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[13] ' not found in module 'inputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[14] ' not found in module 'inputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[15] ' not found in module 'inputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[16] ' not found in module 'inputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[17] ' not found in module 'inputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[18] ' not found in module 'inputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[19] ' not found in module 'inputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[1] ' not found in module 'inputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[20] ' not found in module 'inputc' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[21] ' not found in module 'inputc' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[22] ' not found in module 'inputc' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[23] ' not found in module 'inputc' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[24] ' not found in module 'inputc' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[25] ' not found in module 'inputc' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[26] ' not found in module 'inputc' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[27] ' not found in module 'inputc' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[28] ' not found in module 'inputc' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[29] ' not found in module 'inputc' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[2] ' not found in module 'inputc' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[30] ' not found in module 'inputc' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[31] ' not found in module 'inputc' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[32] ' not found in module 'inputc' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[33] ' not found in module 'inputc' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[34] ' not found in module 'inputc' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[3] ' not found in module 'inputc' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[4] ' not found in module 'inputc' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[5] ' not found in module 'inputc' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[6] ' not found in module 'inputc' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[7] ' not found in module 'inputc' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[8] ' not found in module 'inputc' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\odata[9] ' not found in module 'inputc' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\olck[0] ' not found in module 'inputc' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\olck[1] ' not found in module 'inputc' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ordy[0] ' not found in module 'inputc' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\ordy[1] ' not found in module 'inputc' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\port[0] ' not found in module 'inputc' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\port[1] ' not found in module 'inputc' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2256): (vopt-2912) Port '\port[2] ' not found in module 'inputc' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[0] ' not found in module 'inputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[10] ' not found in module 'inputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[11] ' not found in module 'inputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[12] ' not found in module 'inputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[13] ' not found in module 'inputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[14] ' not found in module 'inputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[15] ' not found in module 'inputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[16] ' not found in module 'inputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[17] ' not found in module 'inputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[18] ' not found in module 'inputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[19] ' not found in module 'inputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[1] ' not found in module 'inputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[20] ' not found in module 'inputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[21] ' not found in module 'inputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[22] ' not found in module 'inputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[23] ' not found in module 'inputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[24] ' not found in module 'inputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[25] ' not found in module 'inputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[26] ' not found in module 'inputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[27] ' not found in module 'inputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[28] ' not found in module 'inputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[29] ' not found in module 'inputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[2] ' not found in module 'inputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[30] ' not found in module 'inputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[31] ' not found in module 'inputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[32] ' not found in module 'inputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[33] ' not found in module 'inputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[34] ' not found in module 'inputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[3] ' not found in module 'inputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[4] ' not found in module 'inputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[5] ' not found in module 'inputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[6] ' not found in module 'inputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[7] ' not found in module 'inputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[8] ' not found in module 'inputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\idata[9] ' not found in module 'inputc' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_0[0] ' not found in module 'inputc' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_0[1] ' not found in module 'inputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_1[0] ' not found in module 'inputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_1[1] ' not found in module 'inputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_2[0] ' not found in module 'inputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_2[1] ' not found in module 'inputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_3[0] ' not found in module 'inputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_3[1] ' not found in module 'inputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_4[0] ' not found in module 'inputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ilck_4[1] ' not found in module 'inputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_0[0] ' not found in module 'inputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_0[1] ' not found in module 'inputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_1[0] ' not found in module 'inputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_1[1] ' not found in module 'inputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_2[0] ' not found in module 'inputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_2[1] ' not found in module 'inputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_3[0] ' not found in module 'inputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_3[1] ' not found in module 'inputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_4[0] ' not found in module 'inputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\irdy_4[1] ' not found in module 'inputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\my_xpos[0] ' not found in module 'inputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\my_xpos[1] ' not found in module 'inputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\my_ypos[0] ' not found in module 'inputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\my_ypos[1] ' not found in module 'inputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\oack[0] ' not found in module 'inputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\oack[1] ' not found in module 'inputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[0] ' not found in module 'inputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[10] ' not found in module 'inputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[11] ' not found in module 'inputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[12] ' not found in module 'inputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[13] ' not found in module 'inputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[14] ' not found in module 'inputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[15] ' not found in module 'inputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[16] ' not found in module 'inputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[17] ' not found in module 'inputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[18] ' not found in module 'inputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[19] ' not found in module 'inputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[1] ' not found in module 'inputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[20] ' not found in module 'inputc' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[21] ' not found in module 'inputc' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[22] ' not found in module 'inputc' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[23] ' not found in module 'inputc' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[24] ' not found in module 'inputc' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[25] ' not found in module 'inputc' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[26] ' not found in module 'inputc' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[27] ' not found in module 'inputc' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[28] ' not found in module 'inputc' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[29] ' not found in module 'inputc' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[2] ' not found in module 'inputc' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[30] ' not found in module 'inputc' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[31] ' not found in module 'inputc' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[32] ' not found in module 'inputc' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[33] ' not found in module 'inputc' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[34] ' not found in module 'inputc' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[3] ' not found in module 'inputc' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[4] ' not found in module 'inputc' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[5] ' not found in module 'inputc' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[6] ' not found in module 'inputc' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[7] ' not found in module 'inputc' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[8] ' not found in module 'inputc' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\odata[9] ' not found in module 'inputc' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\olck[0] ' not found in module 'inputc' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\olck[1] ' not found in module 'inputc' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ordy[0] ' not found in module 'inputc' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\ordy[1] ' not found in module 'inputc' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\port[0] ' not found in module 'inputc' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\port[1] ' not found in module 'inputc' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2139): (vopt-2912) Port '\port[2] ' not found in module 'inputc' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[0] ' not found in module 'inputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[10] ' not found in module 'inputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[11] ' not found in module 'inputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[12] ' not found in module 'inputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[13] ' not found in module 'inputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[14] ' not found in module 'inputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[15] ' not found in module 'inputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[16] ' not found in module 'inputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[17] ' not found in module 'inputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[18] ' not found in module 'inputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[19] ' not found in module 'inputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[1] ' not found in module 'inputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[20] ' not found in module 'inputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[21] ' not found in module 'inputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[22] ' not found in module 'inputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[23] ' not found in module 'inputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[24] ' not found in module 'inputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[25] ' not found in module 'inputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[26] ' not found in module 'inputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[27] ' not found in module 'inputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[28] ' not found in module 'inputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[29] ' not found in module 'inputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[2] ' not found in module 'inputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[30] ' not found in module 'inputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[31] ' not found in module 'inputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[32] ' not found in module 'inputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[33] ' not found in module 'inputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[34] ' not found in module 'inputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[3] ' not found in module 'inputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[4] ' not found in module 'inputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[5] ' not found in module 'inputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[6] ' not found in module 'inputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[7] ' not found in module 'inputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[8] ' not found in module 'inputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\idata[9] ' not found in module 'inputc' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_0[0] ' not found in module 'inputc' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_0[1] ' not found in module 'inputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_1[0] ' not found in module 'inputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_1[1] ' not found in module 'inputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_2[0] ' not found in module 'inputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_2[1] ' not found in module 'inputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_3[0] ' not found in module 'inputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_3[1] ' not found in module 'inputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_4[0] ' not found in module 'inputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ilck_4[1] ' not found in module 'inputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_0[0] ' not found in module 'inputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_0[1] ' not found in module 'inputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_1[0] ' not found in module 'inputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_1[1] ' not found in module 'inputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_2[0] ' not found in module 'inputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_2[1] ' not found in module 'inputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_3[0] ' not found in module 'inputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_3[1] ' not found in module 'inputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_4[0] ' not found in module 'inputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\irdy_4[1] ' not found in module 'inputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\my_xpos[0] ' not found in module 'inputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\my_xpos[1] ' not found in module 'inputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\my_ypos[0] ' not found in module 'inputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\my_ypos[1] ' not found in module 'inputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\oack[0] ' not found in module 'inputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\oack[1] ' not found in module 'inputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[0] ' not found in module 'inputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[10] ' not found in module 'inputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[11] ' not found in module 'inputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[12] ' not found in module 'inputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[13] ' not found in module 'inputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[14] ' not found in module 'inputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[15] ' not found in module 'inputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[16] ' not found in module 'inputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[17] ' not found in module 'inputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[18] ' not found in module 'inputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[19] ' not found in module 'inputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[1] ' not found in module 'inputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[20] ' not found in module 'inputc' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[21] ' not found in module 'inputc' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[22] ' not found in module 'inputc' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[23] ' not found in module 'inputc' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[24] ' not found in module 'inputc' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[25] ' not found in module 'inputc' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[26] ' not found in module 'inputc' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[27] ' not found in module 'inputc' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[28] ' not found in module 'inputc' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[29] ' not found in module 'inputc' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[2] ' not found in module 'inputc' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[30] ' not found in module 'inputc' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[31] ' not found in module 'inputc' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[32] ' not found in module 'inputc' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[33] ' not found in module 'inputc' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[34] ' not found in module 'inputc' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[3] ' not found in module 'inputc' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[4] ' not found in module 'inputc' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[5] ' not found in module 'inputc' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[6] ' not found in module 'inputc' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[7] ' not found in module 'inputc' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[8] ' not found in module 'inputc' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\odata[9] ' not found in module 'inputc' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\olck[0] ' not found in module 'inputc' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\olck[1] ' not found in module 'inputc' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ordy[0] ' not found in module 'inputc' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\ordy[1] ' not found in module 'inputc' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\port[0] ' not found in module 'inputc' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\port[1] ' not found in module 'inputc' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(2022): (vopt-2912) Port '\port[2] ' not found in module 'inputc' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[0] ' not found in module 'inputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[10] ' not found in module 'inputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[11] ' not found in module 'inputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[12] ' not found in module 'inputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[13] ' not found in module 'inputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[14] ' not found in module 'inputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[15] ' not found in module 'inputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[16] ' not found in module 'inputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[17] ' not found in module 'inputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[18] ' not found in module 'inputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[19] ' not found in module 'inputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[1] ' not found in module 'inputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[20] ' not found in module 'inputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[21] ' not found in module 'inputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[22] ' not found in module 'inputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[23] ' not found in module 'inputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[24] ' not found in module 'inputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[25] ' not found in module 'inputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[26] ' not found in module 'inputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[27] ' not found in module 'inputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[28] ' not found in module 'inputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[29] ' not found in module 'inputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[2] ' not found in module 'inputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[30] ' not found in module 'inputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[31] ' not found in module 'inputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[32] ' not found in module 'inputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[33] ' not found in module 'inputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[34] ' not found in module 'inputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[3] ' not found in module 'inputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[4] ' not found in module 'inputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[5] ' not found in module 'inputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[6] ' not found in module 'inputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[7] ' not found in module 'inputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[8] ' not found in module 'inputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\idata[9] ' not found in module 'inputc' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_0[0] ' not found in module 'inputc' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_0[1] ' not found in module 'inputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_1[0] ' not found in module 'inputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_1[1] ' not found in module 'inputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_2[0] ' not found in module 'inputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_2[1] ' not found in module 'inputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_3[0] ' not found in module 'inputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_3[1] ' not found in module 'inputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_4[0] ' not found in module 'inputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ilck_4[1] ' not found in module 'inputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_0[0] ' not found in module 'inputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_0[1] ' not found in module 'inputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_1[0] ' not found in module 'inputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_1[1] ' not found in module 'inputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_2[0] ' not found in module 'inputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_2[1] ' not found in module 'inputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_3[0] ' not found in module 'inputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_3[1] ' not found in module 'inputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_4[0] ' not found in module 'inputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\irdy_4[1] ' not found in module 'inputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\my_xpos[0] ' not found in module 'inputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\my_xpos[1] ' not found in module 'inputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\my_ypos[0] ' not found in module 'inputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\my_ypos[1] ' not found in module 'inputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\oack[0] ' not found in module 'inputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\oack[1] ' not found in module 'inputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[0] ' not found in module 'inputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[10] ' not found in module 'inputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[11] ' not found in module 'inputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[12] ' not found in module 'inputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[13] ' not found in module 'inputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[14] ' not found in module 'inputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[15] ' not found in module 'inputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[16] ' not found in module 'inputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[17] ' not found in module 'inputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[18] ' not found in module 'inputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[19] ' not found in module 'inputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[1] ' not found in module 'inputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[20] ' not found in module 'inputc' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[21] ' not found in module 'inputc' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[22] ' not found in module 'inputc' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[23] ' not found in module 'inputc' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[24] ' not found in module 'inputc' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[25] ' not found in module 'inputc' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[26] ' not found in module 'inputc' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[27] ' not found in module 'inputc' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[28] ' not found in module 'inputc' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[29] ' not found in module 'inputc' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[2] ' not found in module 'inputc' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[30] ' not found in module 'inputc' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[31] ' not found in module 'inputc' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[32] ' not found in module 'inputc' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[33] ' not found in module 'inputc' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[34] ' not found in module 'inputc' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[3] ' not found in module 'inputc' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[4] ' not found in module 'inputc' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[5] ' not found in module 'inputc' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[6] ' not found in module 'inputc' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[7] ' not found in module 'inputc' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[8] ' not found in module 'inputc' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\odata[9] ' not found in module 'inputc' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\olck[0] ' not found in module 'inputc' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\olck[1] ' not found in module 'inputc' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ordy[0] ' not found in module 'inputc' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\ordy[1] ' not found in module 'inputc' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\port[0] ' not found in module 'inputc' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\port[1] ' not found in module 'inputc' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1905): (vopt-2912) Port '\port[2] ' not found in module 'inputc' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\iack[0] ' not found in module 'outputc' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\iack[1] ' not found in module 'outputc' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[0] ' not found in module 'outputc' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[10] ' not found in module 'outputc' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[11] ' not found in module 'outputc' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[12] ' not found in module 'outputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[13] ' not found in module 'outputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[14] ' not found in module 'outputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[15] ' not found in module 'outputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[16] ' not found in module 'outputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[17] ' not found in module 'outputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[18] ' not found in module 'outputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[19] ' not found in module 'outputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[1] ' not found in module 'outputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[20] ' not found in module 'outputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[21] ' not found in module 'outputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[22] ' not found in module 'outputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[23] ' not found in module 'outputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[24] ' not found in module 'outputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[25] ' not found in module 'outputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[26] ' not found in module 'outputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[27] ' not found in module 'outputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[28] ' not found in module 'outputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[29] ' not found in module 'outputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[2] ' not found in module 'outputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[30] ' not found in module 'outputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[31] ' not found in module 'outputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[32] ' not found in module 'outputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[33] ' not found in module 'outputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[34] ' not found in module 'outputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[3] ' not found in module 'outputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[4] ' not found in module 'outputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[5] ' not found in module 'outputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[6] ' not found in module 'outputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[7] ' not found in module 'outputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[8] ' not found in module 'outputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\idata[9] ' not found in module 'outputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\ilck[0] ' not found in module 'outputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\ilck[1] ' not found in module 'outputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[0] ' not found in module 'outputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[10] ' not found in module 'outputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[11] ' not found in module 'outputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[12] ' not found in module 'outputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[13] ' not found in module 'outputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[14] ' not found in module 'outputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[15] ' not found in module 'outputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[16] ' not found in module 'outputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[17] ' not found in module 'outputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[18] ' not found in module 'outputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[19] ' not found in module 'outputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[1] ' not found in module 'outputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[20] ' not found in module 'outputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[21] ' not found in module 'outputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[22] ' not found in module 'outputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[23] ' not found in module 'outputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[24] ' not found in module 'outputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[25] ' not found in module 'outputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[26] ' not found in module 'outputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[27] ' not found in module 'outputc' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[28] ' not found in module 'outputc' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[29] ' not found in module 'outputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[2] ' not found in module 'outputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[30] ' not found in module 'outputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[31] ' not found in module 'outputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[32] ' not found in module 'outputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[33] ' not found in module 'outputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[34] ' not found in module 'outputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[3] ' not found in module 'outputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[4] ' not found in module 'outputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[5] ' not found in module 'outputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[6] ' not found in module 'outputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[7] ' not found in module 'outputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[8] ' not found in module 'outputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\odata[9] ' not found in module 'outputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\olck[0] ' not found in module 'outputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\olck[1] ' not found in module 'outputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\ordy[0] ' not found in module 'outputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1819): (vopt-2912) Port '\ordy[1] ' not found in module 'outputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\iack[0] ' not found in module 'outputc' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\iack[1] ' not found in module 'outputc' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[0] ' not found in module 'outputc' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[10] ' not found in module 'outputc' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[11] ' not found in module 'outputc' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[12] ' not found in module 'outputc' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[13] ' not found in module 'outputc' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[14] ' not found in module 'outputc' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[15] ' not found in module 'outputc' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[16] ' not found in module 'outputc' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[17] ' not found in module 'outputc' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[18] ' not found in module 'outputc' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[19] ' not found in module 'outputc' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[1] ' not found in module 'outputc' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[20] ' not found in module 'outputc' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[21] ' not found in module 'outputc' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[22] ' not found in module 'outputc' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[23] ' not found in module 'outputc' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[24] ' not found in module 'outputc' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[25] ' not found in module 'outputc' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[26] ' not found in module 'outputc' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[27] ' not found in module 'outputc' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[28] ' not found in module 'outputc' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[29] ' not found in module 'outputc' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[2] ' not found in module 'outputc' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[30] ' not found in module 'outputc' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[31] ' not found in module 'outputc' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[32] ' not found in module 'outputc' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[33] ' not found in module 'outputc' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[34] ' not found in module 'outputc' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[3] ' not found in module 'outputc' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[4] ' not found in module 'outputc' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[5] ' not found in module 'outputc' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[6] ' not found in module 'outputc' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[7] ' not found in module 'outputc' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[8] ' not found in module 'outputc' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\idata[9] ' not found in module 'outputc' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\ilck[0] ' not found in module 'outputc' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\ilck[1] ' not found in module 'outputc' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[0] ' not found in module 'outputc' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[10] ' not found in module 'outputc' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[11] ' not found in module 'outputc' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[12] ' not found in module 'outputc' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[13] ' not found in module 'outputc' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[14] ' not found in module 'outputc' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[15] ' not found in module 'outputc' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[16] ' not found in module 'outputc' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[17] ' not found in module 'outputc' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[18] ' not found in module 'outputc' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[19] ' not found in module 'outputc' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[1] ' not found in module 'outputc' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[20] ' not found in module 'outputc' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[21] ' not found in module 'outputc' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[22] ' not found in module 'outputc' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[23] ' not found in module 'outputc' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[24] ' not found in module 'outputc' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[25] ' not found in module 'outputc' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[26] ' not found in module 'outputc' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[27] ' not found in module 'outputc' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[28] ' not found in module 'outputc' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[29] ' not found in module 'outputc' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[2] ' not found in module 'outputc' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[30] ' not found in module 'outputc' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[31] ' not found in module 'outputc' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[32] ' not found in module 'outputc' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[33] ' not found in module 'outputc' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[34] ' not found in module 'outputc' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[3] ' not found in module 'outputc' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[4] ' not found in module 'outputc' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[5] ' not found in module 'outputc' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[6] ' not found in module 'outputc' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[7] ' not found in module 'outputc' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[8] ' not found in module 'outputc' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\odata[9] ' not found in module 'outputc' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\olck[0] ' not found in module 'outputc' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\olck[1] ' not found in module 'outputc' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\ordy[0] ' not found in module 'outputc' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1733): (vopt-2912) Port '\ordy[1] ' not found in module 'outputc' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_0[0] ' not found in module 'cb' (2nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_0[1] ' not found in module 'cb' (3rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_0[2] ' not found in module 'cb' (4th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_0[3] ' not found in module 'cb' (5th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_0[4] ' not found in module 'cb' (6th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_1[0] ' not found in module 'cb' (7th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_1[1] ' not found in module 'cb' (8th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_1[2] ' not found in module 'cb' (9th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_1[3] ' not found in module 'cb' (10th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_1[4] ' not found in module 'cb' (11th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_2[0] ' not found in module 'cb' (12th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_2[1] ' not found in module 'cb' (13th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_2[2] ' not found in module 'cb' (14th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_2[3] ' not found in module 'cb' (15th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_2[4] ' not found in module 'cb' (16th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_3[0] ' not found in module 'cb' (17th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_3[1] ' not found in module 'cb' (18th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_3[2] ' not found in module 'cb' (19th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_3[3] ' not found in module 'cb' (20th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_3[4] ' not found in module 'cb' (21st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_4[0] ' not found in module 'cb' (22nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_4[1] ' not found in module 'cb' (23rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_4[2] ' not found in module 'cb' (24th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_4[3] ' not found in module 'cb' (25th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\grt_4[4] ' not found in module 'cb' (26th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[0] ' not found in module 'cb' (27th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[10] ' not found in module 'cb' (28th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[11] ' not found in module 'cb' (29th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[12] ' not found in module 'cb' (30th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[13] ' not found in module 'cb' (31st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[14] ' not found in module 'cb' (32nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[15] ' not found in module 'cb' (33rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[16] ' not found in module 'cb' (34th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[17] ' not found in module 'cb' (35th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[18] ' not found in module 'cb' (36th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[19] ' not found in module 'cb' (37th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[1] ' not found in module 'cb' (38th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[20] ' not found in module 'cb' (39th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[21] ' not found in module 'cb' (40th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[22] ' not found in module 'cb' (41st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[23] ' not found in module 'cb' (42nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[24] ' not found in module 'cb' (43rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[25] ' not found in module 'cb' (44th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[26] ' not found in module 'cb' (45th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[27] ' not found in module 'cb' (46th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[28] ' not found in module 'cb' (47th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[29] ' not found in module 'cb' (48th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[2] ' not found in module 'cb' (49th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[30] ' not found in module 'cb' (50th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[31] ' not found in module 'cb' (51st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[32] ' not found in module 'cb' (52nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[33] ' not found in module 'cb' (53rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[34] ' not found in module 'cb' (54th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[3] ' not found in module 'cb' (55th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[4] ' not found in module 'cb' (56th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[5] ' not found in module 'cb' (57th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[6] ' not found in module 'cb' (58th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[7] ' not found in module 'cb' (59th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[8] ' not found in module 'cb' (60th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_0[9] ' not found in module 'cb' (61st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[0] ' not found in module 'cb' (62nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[10] ' not found in module 'cb' (63rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[11] ' not found in module 'cb' (64th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[12] ' not found in module 'cb' (65th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[13] ' not found in module 'cb' (66th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[14] ' not found in module 'cb' (67th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[15] ' not found in module 'cb' (68th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[16] ' not found in module 'cb' (69th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[17] ' not found in module 'cb' (70th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[18] ' not found in module 'cb' (71st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[19] ' not found in module 'cb' (72nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[1] ' not found in module 'cb' (73rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[20] ' not found in module 'cb' (74th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[21] ' not found in module 'cb' (75th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[22] ' not found in module 'cb' (76th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[23] ' not found in module 'cb' (77th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[24] ' not found in module 'cb' (78th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[25] ' not found in module 'cb' (79th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[26] ' not found in module 'cb' (80th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[27] ' not found in module 'cb' (81st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[28] ' not found in module 'cb' (82nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[29] ' not found in module 'cb' (83rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[2] ' not found in module 'cb' (84th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[30] ' not found in module 'cb' (85th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[31] ' not found in module 'cb' (86th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[32] ' not found in module 'cb' (87th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[33] ' not found in module 'cb' (88th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[34] ' not found in module 'cb' (89th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[3] ' not found in module 'cb' (90th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[4] ' not found in module 'cb' (91st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[5] ' not found in module 'cb' (92nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[6] ' not found in module 'cb' (93rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[7] ' not found in module 'cb' (94th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[8] ' not found in module 'cb' (95th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_1[9] ' not found in module 'cb' (96th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[0] ' not found in module 'cb' (97th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[10] ' not found in module 'cb' (98th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[11] ' not found in module 'cb' (99th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[12] ' not found in module 'cb' (100th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[13] ' not found in module 'cb' (101st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[14] ' not found in module 'cb' (102nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[15] ' not found in module 'cb' (103rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[16] ' not found in module 'cb' (104th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[17] ' not found in module 'cb' (105th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[18] ' not found in module 'cb' (106th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[19] ' not found in module 'cb' (107th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[1] ' not found in module 'cb' (108th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[20] ' not found in module 'cb' (109th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[21] ' not found in module 'cb' (110th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[22] ' not found in module 'cb' (111th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[23] ' not found in module 'cb' (112th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[24] ' not found in module 'cb' (113th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[25] ' not found in module 'cb' (114th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[26] ' not found in module 'cb' (115th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[27] ' not found in module 'cb' (116th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[28] ' not found in module 'cb' (117th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[29] ' not found in module 'cb' (118th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[2] ' not found in module 'cb' (119th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[30] ' not found in module 'cb' (120th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[31] ' not found in module 'cb' (121st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[32] ' not found in module 'cb' (122nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[33] ' not found in module 'cb' (123rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[34] ' not found in module 'cb' (124th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[3] ' not found in module 'cb' (125th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[4] ' not found in module 'cb' (126th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[5] ' not found in module 'cb' (127th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[6] ' not found in module 'cb' (128th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[7] ' not found in module 'cb' (129th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[8] ' not found in module 'cb' (130th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_2[9] ' not found in module 'cb' (131st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[0] ' not found in module 'cb' (132nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[10] ' not found in module 'cb' (133rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[11] ' not found in module 'cb' (134th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[12] ' not found in module 'cb' (135th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[13] ' not found in module 'cb' (136th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[14] ' not found in module 'cb' (137th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[15] ' not found in module 'cb' (138th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[16] ' not found in module 'cb' (139th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[17] ' not found in module 'cb' (140th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[18] ' not found in module 'cb' (141st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[19] ' not found in module 'cb' (142nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[1] ' not found in module 'cb' (143rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[20] ' not found in module 'cb' (144th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[21] ' not found in module 'cb' (145th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[22] ' not found in module 'cb' (146th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[23] ' not found in module 'cb' (147th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[24] ' not found in module 'cb' (148th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[25] ' not found in module 'cb' (149th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[26] ' not found in module 'cb' (150th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[27] ' not found in module 'cb' (151st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[28] ' not found in module 'cb' (152nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[29] ' not found in module 'cb' (153rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[2] ' not found in module 'cb' (154th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[30] ' not found in module 'cb' (155th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[31] ' not found in module 'cb' (156th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[32] ' not found in module 'cb' (157th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[33] ' not found in module 'cb' (158th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[34] ' not found in module 'cb' (159th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[3] ' not found in module 'cb' (160th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[4] ' not found in module 'cb' (161st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[5] ' not found in module 'cb' (162nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[6] ' not found in module 'cb' (163rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[7] ' not found in module 'cb' (164th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[8] ' not found in module 'cb' (165th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_3[9] ' not found in module 'cb' (166th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[0] ' not found in module 'cb' (167th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[10] ' not found in module 'cb' (168th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[11] ' not found in module 'cb' (169th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[12] ' not found in module 'cb' (170th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[13] ' not found in module 'cb' (171st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[14] ' not found in module 'cb' (172nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[15] ' not found in module 'cb' (173rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[16] ' not found in module 'cb' (174th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[17] ' not found in module 'cb' (175th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[18] ' not found in module 'cb' (176th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[19] ' not found in module 'cb' (177th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[1] ' not found in module 'cb' (178th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[20] ' not found in module 'cb' (179th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[21] ' not found in module 'cb' (180th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[22] ' not found in module 'cb' (181st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[23] ' not found in module 'cb' (182nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[24] ' not found in module 'cb' (183rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[25] ' not found in module 'cb' (184th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[26] ' not found in module 'cb' (185th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[27] ' not found in module 'cb' (186th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[28] ' not found in module 'cb' (187th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[29] ' not found in module 'cb' (188th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[2] ' not found in module 'cb' (189th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[30] ' not found in module 'cb' (190th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[31] ' not found in module 'cb' (191st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[32] ' not found in module 'cb' (192nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[33] ' not found in module 'cb' (193rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[34] ' not found in module 'cb' (194th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[3] ' not found in module 'cb' (195th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[4] ' not found in module 'cb' (196th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[5] ' not found in module 'cb' (197th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[6] ' not found in module 'cb' (198th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[7] ' not found in module 'cb' (199th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[8] ' not found in module 'cb' (200th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\idata_4[9] ' not found in module 'cb' (201st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[0] ' not found in module 'cb' (212th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[10] ' not found in module 'cb' (213th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[11] ' not found in module 'cb' (214th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[12] ' not found in module 'cb' (215th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[13] ' not found in module 'cb' (216th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[14] ' not found in module 'cb' (217th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[15] ' not found in module 'cb' (218th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[16] ' not found in module 'cb' (219th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[17] ' not found in module 'cb' (220th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[18] ' not found in module 'cb' (221st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[19] ' not found in module 'cb' (222nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[1] ' not found in module 'cb' (223rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[20] ' not found in module 'cb' (224th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[21] ' not found in module 'cb' (225th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[22] ' not found in module 'cb' (226th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[23] ' not found in module 'cb' (227th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[24] ' not found in module 'cb' (228th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[25] ' not found in module 'cb' (229th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[26] ' not found in module 'cb' (230th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[27] ' not found in module 'cb' (231st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[28] ' not found in module 'cb' (232nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[29] ' not found in module 'cb' (233rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[2] ' not found in module 'cb' (234th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[30] ' not found in module 'cb' (235th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[31] ' not found in module 'cb' (236th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[32] ' not found in module 'cb' (237th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[33] ' not found in module 'cb' (238th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[34] ' not found in module 'cb' (239th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[3] ' not found in module 'cb' (240th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[4] ' not found in module 'cb' (241st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[5] ' not found in module 'cb' (242nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[6] ' not found in module 'cb' (243rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[7] ' not found in module 'cb' (244th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[8] ' not found in module 'cb' (245th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_0[9] ' not found in module 'cb' (246th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[0] ' not found in module 'cb' (247th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[10] ' not found in module 'cb' (248th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[11] ' not found in module 'cb' (249th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[12] ' not found in module 'cb' (250th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[13] ' not found in module 'cb' (251st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[14] ' not found in module 'cb' (252nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[15] ' not found in module 'cb' (253rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[16] ' not found in module 'cb' (254th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[17] ' not found in module 'cb' (255th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[18] ' not found in module 'cb' (256th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[19] ' not found in module 'cb' (257th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[1] ' not found in module 'cb' (258th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[20] ' not found in module 'cb' (259th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[21] ' not found in module 'cb' (260th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[22] ' not found in module 'cb' (261st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[23] ' not found in module 'cb' (262nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[24] ' not found in module 'cb' (263rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[25] ' not found in module 'cb' (264th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[26] ' not found in module 'cb' (265th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[27] ' not found in module 'cb' (266th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[28] ' not found in module 'cb' (267th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[29] ' not found in module 'cb' (268th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[2] ' not found in module 'cb' (269th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[30] ' not found in module 'cb' (270th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[31] ' not found in module 'cb' (271st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[32] ' not found in module 'cb' (272nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[33] ' not found in module 'cb' (273rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[34] ' not found in module 'cb' (274th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[3] ' not found in module 'cb' (275th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[4] ' not found in module 'cb' (276th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[5] ' not found in module 'cb' (277th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[6] ' not found in module 'cb' (278th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[7] ' not found in module 'cb' (279th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[8] ' not found in module 'cb' (280th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_1[9] ' not found in module 'cb' (281st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[0] ' not found in module 'cb' (282nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[10] ' not found in module 'cb' (283rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[11] ' not found in module 'cb' (284th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[12] ' not found in module 'cb' (285th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[13] ' not found in module 'cb' (286th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[14] ' not found in module 'cb' (287th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[15] ' not found in module 'cb' (288th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[16] ' not found in module 'cb' (289th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[17] ' not found in module 'cb' (290th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[18] ' not found in module 'cb' (291st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[19] ' not found in module 'cb' (292nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[1] ' not found in module 'cb' (293rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[20] ' not found in module 'cb' (294th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[21] ' not found in module 'cb' (295th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[22] ' not found in module 'cb' (296th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[23] ' not found in module 'cb' (297th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[24] ' not found in module 'cb' (298th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[25] ' not found in module 'cb' (299th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[26] ' not found in module 'cb' (300th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[27] ' not found in module 'cb' (301st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[28] ' not found in module 'cb' (302nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[29] ' not found in module 'cb' (303rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[2] ' not found in module 'cb' (304th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[30] ' not found in module 'cb' (305th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[31] ' not found in module 'cb' (306th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[32] ' not found in module 'cb' (307th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[33] ' not found in module 'cb' (308th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[34] ' not found in module 'cb' (309th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[3] ' not found in module 'cb' (310th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[4] ' not found in module 'cb' (311th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[5] ' not found in module 'cb' (312th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[6] ' not found in module 'cb' (313th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[7] ' not found in module 'cb' (314th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[8] ' not found in module 'cb' (315th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_2[9] ' not found in module 'cb' (316th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[0] ' not found in module 'cb' (317th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[10] ' not found in module 'cb' (318th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[11] ' not found in module 'cb' (319th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[12] ' not found in module 'cb' (320th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[13] ' not found in module 'cb' (321st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[14] ' not found in module 'cb' (322nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[15] ' not found in module 'cb' (323rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[16] ' not found in module 'cb' (324th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[17] ' not found in module 'cb' (325th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[18] ' not found in module 'cb' (326th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[19] ' not found in module 'cb' (327th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[1] ' not found in module 'cb' (328th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[20] ' not found in module 'cb' (329th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[21] ' not found in module 'cb' (330th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[22] ' not found in module 'cb' (331st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[23] ' not found in module 'cb' (332nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[24] ' not found in module 'cb' (333rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[25] ' not found in module 'cb' (334th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[26] ' not found in module 'cb' (335th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[27] ' not found in module 'cb' (336th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[28] ' not found in module 'cb' (337th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[29] ' not found in module 'cb' (338th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[2] ' not found in module 'cb' (339th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[30] ' not found in module 'cb' (340th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[31] ' not found in module 'cb' (341st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[32] ' not found in module 'cb' (342nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[33] ' not found in module 'cb' (343rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[34] ' not found in module 'cb' (344th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[3] ' not found in module 'cb' (345th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[4] ' not found in module 'cb' (346th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[5] ' not found in module 'cb' (347th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[6] ' not found in module 'cb' (348th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[7] ' not found in module 'cb' (349th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[8] ' not found in module 'cb' (350th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_3[9] ' not found in module 'cb' (351st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[0] ' not found in module 'cb' (352nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[10] ' not found in module 'cb' (353rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[11] ' not found in module 'cb' (354th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[12] ' not found in module 'cb' (355th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[13] ' not found in module 'cb' (356th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[14] ' not found in module 'cb' (357th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[15] ' not found in module 'cb' (358th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[16] ' not found in module 'cb' (359th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[17] ' not found in module 'cb' (360th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[18] ' not found in module 'cb' (361st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[19] ' not found in module 'cb' (362nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[1] ' not found in module 'cb' (363rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[20] ' not found in module 'cb' (364th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[21] ' not found in module 'cb' (365th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[22] ' not found in module 'cb' (366th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[23] ' not found in module 'cb' (367th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[24] ' not found in module 'cb' (368th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[25] ' not found in module 'cb' (369th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[26] ' not found in module 'cb' (370th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[27] ' not found in module 'cb' (371st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[28] ' not found in module 'cb' (372nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[29] ' not found in module 'cb' (373rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[2] ' not found in module 'cb' (374th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[30] ' not found in module 'cb' (375th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[31] ' not found in module 'cb' (376th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[32] ' not found in module 'cb' (377th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[33] ' not found in module 'cb' (378th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[34] ' not found in module 'cb' (379th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[3] ' not found in module 'cb' (380th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[4] ' not found in module 'cb' (381st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[5] ' not found in module 'cb' (382nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[6] ' not found in module 'cb' (383rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[7] ' not found in module 'cb' (384th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[8] ' not found in module 'cb' (385th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\odata_4[9] ' not found in module 'cb' (386th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_0[0] ' not found in module 'cb' (397th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_0[1] ' not found in module 'cb' (398th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_0[2] ' not found in module 'cb' (399th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_1[0] ' not found in module 'cb' (400th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_1[1] ' not found in module 'cb' (401st connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_1[2] ' not found in module 'cb' (402nd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_2[0] ' not found in module 'cb' (403rd connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_2[1] ' not found in module 'cb' (404th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_2[2] ' not found in module 'cb' (405th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_3[0] ' not found in module 'cb' (406th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_3[1] ' not found in module 'cb' (407th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_3[2] ' not found in module 'cb' (408th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_4[0] ' not found in module 'cb' (409th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_4[1] ' not found in module 'cb' (410th connection).
# ** Error (suppressible): router_bench_output_verilog.v(1314): (vopt-2912) Port '\port_4[2] ' not found in module 'cb' (411th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1295, Warnings=1.
# Error loading design
# End time: 14:34:41 on Aug 10,2024, Elapsed time: 0:00:03
# Errors: 1295, Warnings: 1, Suppressed Errors: 2848
cd ./../../realR_3x3_dummyTb
cd MIN_ROUTE_CHAN_WIDTH

vlog ./SRC/noc_include_netlists.v  -suppress 2892   -y ./../../../nocgen-files/src +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:56:08 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(1): Cannot find `include file "/home/ruthwik/OpenFPGA/openfpga-test-runs/nocgen-files/src/define.h" in directories:
#     /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src
# -- Compiling module noc
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(81): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(81): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(83): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(83): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(84): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(84): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(85): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(85): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(89): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(89): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(91): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(91): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(92): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(92): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(93): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(93): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(97): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(97): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(99): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(99): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(100): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(100): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(101): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(101): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(105): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(105): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(107): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(107): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(108): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(108): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(109): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(109): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(113): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(113): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(115): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(115): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(116): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(116): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(117): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(117): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(121): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(121): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(123): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(123): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(124): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(124): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(125): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(125): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(129): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(129): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(131): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(131): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(132): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(132): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(133): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(133): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(137): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(137): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(139): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(139): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(140): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(140): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(141): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(141): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(145): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(145): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(147): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(147): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(148): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(148): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(149): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(149): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(155): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(155): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(157): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(157): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(158): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(158): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(159): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(159): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(161): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(161): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(163): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(163): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(164): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(164): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(165): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(165): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(167): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(167): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(169): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(169): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(170): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(170): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(171): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(171): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(173): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(173): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(175): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(175): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(176): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(176): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(177): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(177): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(179): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(179): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(181): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(181): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(182): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(182): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(183): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(183): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(185): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(185): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(187): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(187): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(188): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(188): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(189): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(189): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(191): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(191): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(193): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(193): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(194): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(194): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(195): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(195): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(197): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(197): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(199): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(199): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(200): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(200): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(201): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(201): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(203): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(203): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(205): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(205): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(206): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(206): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(207): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(207): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(209): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(209): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(211): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(211): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(212): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(212): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(213): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(213): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(215): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(215): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(217): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(217): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(218): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(218): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(219): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(219): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(221): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(221): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(223): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(223): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(224): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(224): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(225): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(225): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(227): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(227): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(229): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(229): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(230): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(230): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(231): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(231): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(233): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(233): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(235): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(235): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(236): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(236): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(237): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(237): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(239): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(239): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(241): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(241): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(242): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(242): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(243): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(243): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(245): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(245): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(247): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(247): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(248): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(248): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(249): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(249): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(251): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(251): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(253): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(253): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(254): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(254): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(255): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(255): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(257): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(257): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(259): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(259): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(260): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(260): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(261): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(261): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(263): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(263): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(265): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(265): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(266): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(266): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(267): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(267): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(269): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(269): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(271): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(271): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(272): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(272): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(273): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(273): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(275): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(275): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(277): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(277): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(278): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(278): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(279): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(279): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(281): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(281): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(283): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(283): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(284): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(284): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(285): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(285): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(287): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(287): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(289): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(289): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(290): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(290): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(291): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(291): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(293): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(293): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(295): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(295): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(296): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(296): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(297): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(297): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(307): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(308): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(310): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(312): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(313): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(314): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(338): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(340): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(341): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(342): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(359): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(360): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(362): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(364): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(365): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(366): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(416): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(417): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(419): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(421): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(422): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(423): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(425): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(427): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(428): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(429): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(468): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(469): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(504): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(506): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(507): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(508): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(525): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(526): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(587): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(588): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(601): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(603): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(604): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(605): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(644): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(645): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(669): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(671): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(672): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(673): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(675): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(677): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(678): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(679): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(696): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(697): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(721): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(723): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(724): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(725): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(753): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(754): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(767): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(769): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(770): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(771): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(773): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(775): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(776): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(777): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ./benchmark/noc_bench.v(5): (vlog-13294) Identifier must be declared with a port mode: n0_idata_p0.
# ** Error: ./benchmark/noc_bench.v(7): (vlog-13294) Identifier must be declared with a port mode: n0_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(8): (vlog-13294) Identifier must be declared with a port mode: n0_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(9): (vlog-13294) Identifier must be declared with a port mode: n0_odata_p0.
# ** Error: ./benchmark/noc_bench.v(13): (vlog-13294) Identifier must be declared with a port mode: n1_idata_p0.
# ** Error: ./benchmark/noc_bench.v(15): (vlog-13294) Identifier must be declared with a port mode: n1_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(16): (vlog-13294) Identifier must be declared with a port mode: n1_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(17): (vlog-13294) Identifier must be declared with a port mode: n1_odata_p0.
# ** Error: ./benchmark/noc_bench.v(21): (vlog-13294) Identifier must be declared with a port mode: n2_idata_p0.
# ** Error: ./benchmark/noc_bench.v(23): (vlog-13294) Identifier must be declared with a port mode: n2_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(24): (vlog-13294) Identifier must be declared with a port mode: n2_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(25): (vlog-13294) Identifier must be declared with a port mode: n2_odata_p0.
# ** Error: ./benchmark/noc_bench.v(29): (vlog-13294) Identifier must be declared with a port mode: n3_idata_p0.
# ** Error: ./benchmark/noc_bench.v(31): (vlog-13294) Identifier must be declared with a port mode: n3_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(32): (vlog-13294) Identifier must be declared with a port mode: n3_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(33): (vlog-13294) Identifier must be declared with a port mode: n3_odata_p0.
# ** Error: ./benchmark/noc_bench.v(37): (vlog-13294) Identifier must be declared with a port mode: n4_idata_p0.
# ** Error: ./benchmark/noc_bench.v(39): (vlog-13294) Identifier must be declared with a port mode: n4_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(40): (vlog-13294) Identifier must be declared with a port mode: n4_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(41): (vlog-13294) Identifier must be declared with a port mode: n4_odata_p0.
# ** Error: ./benchmark/noc_bench.v(45): (vlog-13294) Identifier must be declared with a port mode: n5_idata_p0.
# ** Error: ./benchmark/noc_bench.v(47): (vlog-13294) Identifier must be declared with a port mode: n5_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(48): (vlog-13294) Identifier must be declared with a port mode: n5_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(49): (vlog-13294) Identifier must be declared with a port mode: n5_odata_p0.
# ** Error: ./benchmark/noc_bench.v(53): (vlog-13294) Identifier must be declared with a port mode: n6_idata_p0.
# ** Error: ./benchmark/noc_bench.v(55): (vlog-13294) Identifier must be declared with a port mode: n6_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(56): (vlog-13294) Identifier must be declared with a port mode: n6_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(57): (vlog-13294) Identifier must be declared with a port mode: n6_odata_p0.
# ** Error: ./benchmark/noc_bench.v(61): (vlog-13294) Identifier must be declared with a port mode: n7_idata_p0.
# ** Error: ./benchmark/noc_bench.v(63): (vlog-13294) Identifier must be declared with a port mode: n7_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(64): (vlog-13294) Identifier must be declared with a port mode: n7_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(65): (vlog-13294) Identifier must be declared with a port mode: n7_odata_p0.
# ** Error: ./benchmark/noc_bench.v(69): (vlog-13294) Identifier must be declared with a port mode: n8_idata_p0.
# ** Error: ./benchmark/noc_bench.v(71): (vlog-13294) Identifier must be declared with a port mode: n8_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(72): (vlog-13294) Identifier must be declared with a port mode: n8_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(73): (vlog-13294) Identifier must be declared with a port mode: n8_odata_p0.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# End time: 14:56:11 on Aug 10,2024, Elapsed time: 0:00:03
# Errors: 367, Warnings: 0, Suppressed Errors: 2842
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892   -y ./../../../nocgen-files/src +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:56:52 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# -- Compiling module noc
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(15)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Referenced (but uncompiled) modules or primitives:
# 	router
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 14:56:55 on Aug 10,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 18, Suppressed Errors: 3080
vsim noc_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 14:57:56 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: ./benchmark/noc_bench.v(300): Module 'router' is not defined.
#  For instance 'n0' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(352): Module 'router' is not defined.
#  For instance 'n1' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(409): Module 'router' is not defined.
#  For instance 'n2' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(461): Module 'router' is not defined.
#  For instance 'n3' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(518): Module 'router' is not defined.
#  For instance 'n4' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(580): Module 'router' is not defined.
#  For instance 'n5' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(637): Module 'router' is not defined.
#  For instance 'n6' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(689): Module 'router' is not defined.
#  For instance 'n7' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# ** Error: ./benchmark/noc_bench.v(746): Module 'router' is not defined.
#  For instance 'n8' at path 'noc_top_formal_verification_random_tb.REF_DUT'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=9, Warnings=1.
# Error loading design
# End time: 14:57:59 on Aug 10,2024, Elapsed time: 0:00:03
# Errors: 9, Warnings: 1, Suppressed Errors: 3079
vlog ./SRC/noc_include_netlists.v  -suppress 2892   -y ./../../../nocgen-files/src +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:59:24 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# -- Compiling module router
# -- Compiling module noc
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 14:59:26 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18, Suppressed Errors: 3080
vsim noc_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 15:00:15 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__9)".
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2685) [TFMPC] - Too few port connections for 'REF_DUT'.  Expected 56, found 55.
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2718) [TFMPC] - Missing connection for port 'n0_odata_p0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=135.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (37) for port 'n0_ordy_p0'. The port definition is at: ./benchmark/noc_bench.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT File: ./SRC/noc_formal_random_top_tb.v Line: 2749
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v Line: 115
# Error loading design
# End time: 15:00:51 on Aug 10,2024, Elapsed time: 0:00:36
# Errors: 540, Warnings: 154, Suppressed Errors: 6556
vlog ./SRC/noc_include_netlists.v  -suppress 2892   -y ./../../../nocgen-files/src +libext+.v -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:04:09 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Compiling module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Skipping module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 15:04:10 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 15:04:27 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_3__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_15__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__3_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__15_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OACK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ORDY_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OLCK_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_0'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_1'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_2'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_3'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ODATA_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVALID_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'OVCH_4'.
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/grid_router_19__19_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_0_/rtr01 File: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router_wrap-rtl.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (37) for port 'n0_ordy_p0'. The port definition is at: ./benchmark/noc_bench.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT File: ./SRC/noc_formal_random_top_tb.v Line: 2749
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# Error loading design
# End time: 15:04:57 on Aug 10,2024, Elapsed time: 0:00:30
# Errors: 270, Warnings: 152, Suppressed Errors: 3080
vlog ./SRC/noc_include_netlists.v  -suppress 2892   -y ./../../../nocgen-files/src +libext+.v -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:06:01 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 -y ./../../../nocgen-files/src "+libext+.v" -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Skipping module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 15:06:03 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 15:06:16 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (37) for port 'n0_ordy_p0'. The port definition is at: ./benchmark/noc_bench.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT File: ./SRC/noc_formal_random_top_tb.v Line: 2749
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/U0_formal_verification/*
run -all
# Simulation start
# Mismatch on n0_odata_p0_34__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_33__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_32__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_31__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_30__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_29__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_28__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_27__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_26__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_25__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_24__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_23__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_22__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_21__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_20__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_19__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_18__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_17__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_16__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_15__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_14__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_13__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_12__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_11__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_10__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_9__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_8__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_7__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_6__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_5__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_4__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_3__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_2__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_1__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_0__gfpga at time =               2.00ns
# Mismatch on n0_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n0_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n0_odata_p0_34__gfpga at time =              12.00ns
# Simulation Failed with          38 error(s)
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(8596)
#    Time: 20 ns  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 8596
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_34_
# Causality operation skipped due to absence of debug database file
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_34_
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_idata_p0_34_
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_34_
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0_odata_p0
quit -sim
# End time: 15:44:16 on Aug 10,2024, Elapsed time: 0:38:00
# Errors: 0, Warnings: 20, Suppressed Errors: 3082
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/FPGA_DUT/n0_odata_p0_34_cd
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
cd /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/realR_1x2_dummyTb
cd MIN_ROUTE_CHAN_WIDTH
ls
# arch
# benchmark
# fabric_hierarchy.txt
# mesh_bench.blif
# mesh_bench.net
# mesh_bench.net.post_routing
# mesh_bench_output_verilog.v
# mesh_bench.place
# mesh_bench.route
# mesh_bench_run.openfpga
# mesh_bench_template.openfpga
# mesh_bench_yosys_out.blif
# netlist_renaming.xml
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_mesh_bench_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# vpr_stat.result
# vpr_stdout.log
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:47:01 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size19
# -- Compiling module mux_2level_tapbuf_size11
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size15
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size18
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size20
# -- Compiling module mux_2level_tapbuf_size22
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size21
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size19_mem
# -- Compiling module mux_2level_tapbuf_size11_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size15_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size18_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size20_mem
# -- Compiling module mux_2level_tapbuf_size22_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size21_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__2_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__7_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__7_
# -- Compiling module sb_2__0_
# -- Compiling module sb_2__1_
# -- Compiling module sb_4__0_
# -- Compiling module sb_4__1_
# -- Compiling module sb_7__0_
# -- Compiling module sb_7__1_
# -- Compiling module sb_7__2_
# -- Compiling module sb_7__3_
# -- Compiling module sb_7__7_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__2_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__7_
# -- Compiling module cbx_2__0_
# -- Compiling module cbx_2__1_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__2_
# -- Compiling module cby_0__3_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__3_
# -- Compiling module cby_4__1_
# -- Compiling module cby_7__1_
# -- Compiling module cby_7__2_
# -- Compiling module fpga_top
# -- Compiling module mesh_bench
# -- Compiling module mesh_bench_top_formal_verification
# -- Compiling module mesh_bench_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 15:47:01 on Aug 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Errors: 2791
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:54:40 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size19
# -- Compiling module mux_2level_tapbuf_size11
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size15
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size18
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size20
# -- Compiling module mux_2level_tapbuf_size22
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size21
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size19_mem
# -- Compiling module mux_2level_tapbuf_size11_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size15_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size18_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size20_mem
# -- Compiling module mux_2level_tapbuf_size22_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size21_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__2_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__7_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__7_
# -- Compiling module sb_2__0_
# -- Compiling module sb_2__1_
# -- Compiling module sb_4__0_
# -- Compiling module sb_4__1_
# -- Compiling module sb_7__0_
# -- Compiling module sb_7__1_
# -- Compiling module sb_7__2_
# -- Compiling module sb_7__3_
# -- Compiling module sb_7__7_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__2_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__7_
# -- Compiling module cbx_2__0_
# -- Compiling module cbx_2__1_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__2_
# -- Compiling module cby_0__3_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__3_
# -- Compiling module cby_4__1_
# -- Compiling module cby_7__1_
# -- Compiling module cby_7__2_
# -- Compiling module fpga_top
# -- Compiling module router
# -- Compiling module mesh_bench
# -- Compiling module mesh_bench_top_formal_verification
# -- Compiling module mesh_bench_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 15:54:41 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0, Suppressed Errors: 2791
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:55:25 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size12
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_tapbuf_size19
# -- Skipping module mux_2level_tapbuf_size11
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size15
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size13
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size14
# -- Skipping module mux_2level_tapbuf_size18
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size20
# -- Skipping module mux_2level_tapbuf_size22
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size21
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size12_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_tapbuf_size19_mem
# -- Skipping module mux_2level_tapbuf_size11_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size15_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size13_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size14_mem
# -- Skipping module mux_2level_tapbuf_size18_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size20_mem
# -- Skipping module mux_2level_tapbuf_size22_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size21_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__2_
# -- Skipping module sb_0__3_
# -- Skipping module sb_0__7_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__2_
# -- Skipping module sb_1__3_
# -- Skipping module sb_1__7_
# -- Skipping module sb_2__0_
# -- Skipping module sb_2__1_
# -- Skipping module sb_4__0_
# -- Skipping module sb_4__1_
# -- Skipping module sb_7__0_
# -- Skipping module sb_7__1_
# -- Skipping module sb_7__2_
# -- Skipping module sb_7__3_
# -- Skipping module sb_7__7_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__2_
# -- Skipping module cbx_1__3_
# -- Skipping module cbx_1__7_
# -- Skipping module cbx_2__0_
# -- Skipping module cbx_2__1_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__2_
# -- Skipping module cby_0__3_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__2_
# -- Skipping module cby_1__3_
# -- Skipping module cby_4__1_
# -- Skipping module cby_7__1_
# -- Skipping module cby_7__2_
# -- Skipping module fpga_top
# -- Skipping module router
# -- Skipping module mesh_bench
# -- Skipping module mesh_bench_top_formal_verification
# -- Skipping module mesh_bench_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 15:55:25 on Aug 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mesh_bench_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+ac  -y ./../../../nocgen-files/src
# ** UI-Msg (Error): (vish-3296) Unknown option '-y'.
# Use the -help option for complete vsim usage.
# Error loading design
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v -incr  -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:57:02 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" -incr -y ./../../../nocgen-files/src 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size12
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_tapbuf_size19
# -- Compiling module mux_2level_tapbuf_size11
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size15
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size13
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size14
# -- Compiling module mux_2level_tapbuf_size18
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size20
# -- Compiling module mux_2level_tapbuf_size22
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size21
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size12_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_tapbuf_size19_mem
# -- Compiling module mux_2level_tapbuf_size11_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size15_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size13_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size14_mem
# -- Compiling module mux_2level_tapbuf_size18_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size20_mem
# -- Compiling module mux_2level_tapbuf_size22_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size21_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__2_
# -- Compiling module sb_0__3_
# -- Compiling module sb_0__7_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__2_
# -- Compiling module sb_1__3_
# -- Compiling module sb_1__7_
# -- Compiling module sb_2__0_
# -- Compiling module sb_2__1_
# -- Compiling module sb_4__0_
# -- Compiling module sb_4__1_
# -- Compiling module sb_7__0_
# -- Compiling module sb_7__1_
# -- Compiling module sb_7__2_
# -- Compiling module sb_7__3_
# -- Compiling module sb_7__7_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__2_
# -- Compiling module cbx_1__3_
# -- Compiling module cbx_1__7_
# -- Compiling module cbx_2__0_
# -- Compiling module cbx_2__1_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__2_
# -- Compiling module cby_0__3_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__2_
# -- Compiling module cby_1__3_
# -- Compiling module cby_4__1_
# -- Compiling module cby_7__1_
# -- Compiling module cby_7__2_
# -- Compiling module fpga_top
# -- Compiling module router
# -- Compiling module mesh_bench
# -- Compiling module mesh_bench_top_formal_verification
# -- Compiling module mesh_bench_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 15:57:02 on Aug 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Errors: 3029
vsim mesh_bench_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim mesh_bench_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 15:57:26 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2685) [TFMPC] - Too few port connections for 'rtr0'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2685) [TFMPC] - Too few port connections for 'rtr1'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(154): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__9)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=39.
# Loading work.mesh_bench_top_formal_verification_random_tb(fast)
# Loading work.mesh_bench_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size12(fast)
# Loading work.mux_2level_tapbuf_size12_mem(fast)
# Loading work.mux_2level_tapbuf_size13(fast)
# Loading work.mux_2level_tapbuf_size13_mem(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size11(fast)
# Loading work.mux_2level_tapbuf_size11_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size14(fast)
# Loading work.mux_2level_tapbuf_size14_mem(fast)
# Loading work.mux_2level_tapbuf_size19(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size19_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.mux_2level_tapbuf_size15(fast)
# Loading work.mux_2level_tapbuf_size15_mem(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size20(fast)
# Loading work.mux_2level_tapbuf_size20_mem(fast)
# Loading work.mux_2level_tapbuf_size18(fast)
# Loading work.mux_2level_tapbuf_size18_mem(fast)
# Loading work.sb_0__2_(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__3_(fast)
# Loading work.sb_0__7_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size21(fast)
# Loading work.mux_2level_tapbuf_size21_mem(fast)
# Loading work.mux_2level_tapbuf_size22(fast)
# Loading work.mux_2level_tapbuf_size22_mem(fast)
# Loading work.sb_1__2_(fast)
# Loading work.sb_1__3_(fast)
# Loading work.sb_1__7_(fast)
# Loading work.sb_2__0_(fast)
# Loading work.sb_2__1_(fast)
# Loading work.sb_4__0_(fast)
# Loading work.sb_4__1_(fast)
# Loading work.sb_7__0_(fast)
# Loading work.sb_7__1_(fast)
# Loading work.sb_7__2_(fast)
# Loading work.sb_7__3_(fast)
# Loading work.sb_7__7_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__2_(fast)
# Loading work.cbx_1__3_(fast)
# Loading work.cbx_1__7_(fast)
# Loading work.cbx_2__0_(fast)
# Loading work.cbx_2__1_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__2_(fast)
# Loading work.cby_0__3_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__2_(fast)
# Loading work.cby_1__3_(fast)
# Loading work.cby_4__1_(fast)
# Loading work.cby_7__1_(fast)
# Loading work.cby_7__2_(fast)
# Loading work.mesh_bench(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (1) for port 'IDATA_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'OACK_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ORDY_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'OLCK_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_2'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (1) for port 'ODATA_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'IACK_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ILCK_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr1 File: ./benchmark/mesh_bench.v Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_2'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr1 File: ./benchmark/mesh_bench.v Line: 154
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v -incr  -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:22:48 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" -incr -y ./../../../nocgen-files/src 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size12
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_tapbuf_size19
# -- Skipping module mux_2level_tapbuf_size11
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size15
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size13
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size14
# -- Skipping module mux_2level_tapbuf_size18
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size20
# -- Skipping module mux_2level_tapbuf_size22
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size21
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size12_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_tapbuf_size19_mem
# -- Skipping module mux_2level_tapbuf_size11_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size15_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size13_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size14_mem
# -- Skipping module mux_2level_tapbuf_size18_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size20_mem
# -- Skipping module mux_2level_tapbuf_size22_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size21_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__2_
# -- Skipping module sb_0__3_
# -- Skipping module sb_0__7_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__2_
# -- Skipping module sb_1__3_
# -- Skipping module sb_1__7_
# -- Skipping module sb_2__0_
# -- Skipping module sb_2__1_
# -- Skipping module sb_4__0_
# -- Skipping module sb_4__1_
# -- Skipping module sb_7__0_
# -- Skipping module sb_7__1_
# -- Skipping module sb_7__2_
# -- Skipping module sb_7__3_
# -- Skipping module sb_7__7_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__2_
# -- Skipping module cbx_1__3_
# -- Skipping module cbx_1__7_
# -- Skipping module cbx_2__0_
# -- Skipping module cbx_2__1_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__2_
# -- Skipping module cby_0__3_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__2_
# -- Skipping module cby_1__3_
# -- Skipping module cby_4__1_
# -- Skipping module cby_7__1_
# -- Skipping module cby_7__2_
# -- Skipping module fpga_top
# -- Skipping module router
# -- Compiling module mesh_bench
# -- Skipping module mesh_bench_top_formal_verification
# -- Skipping module mesh_bench_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 16:22:48 on Aug 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mesh_bench_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 16:23:05 on Aug 10,2024, Elapsed time: 0:25:39
# Errors: 0, Warnings: 49, Suppressed Errors: 6455
# vsim mesh_bench_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 16:23:05 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'rtr0'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2685) [TFMPC] - Too few port connections for 'rtr1'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=39.
# Loading work.mesh_bench_top_formal_verification_random_tb(fast)
# Loading work.mesh_bench_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size12(fast)
# Loading work.mux_2level_tapbuf_size12_mem(fast)
# Loading work.mux_2level_tapbuf_size13(fast)
# Loading work.mux_2level_tapbuf_size13_mem(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size11(fast)
# Loading work.mux_2level_tapbuf_size11_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size14(fast)
# Loading work.mux_2level_tapbuf_size14_mem(fast)
# Loading work.mux_2level_tapbuf_size19(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size19_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.mux_2level_tapbuf_size15(fast)
# Loading work.mux_2level_tapbuf_size15_mem(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size20(fast)
# Loading work.mux_2level_tapbuf_size20_mem(fast)
# Loading work.mux_2level_tapbuf_size18(fast)
# Loading work.mux_2level_tapbuf_size18_mem(fast)
# Loading work.sb_0__2_(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__3_(fast)
# Loading work.sb_0__7_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size21(fast)
# Loading work.mux_2level_tapbuf_size21_mem(fast)
# Loading work.mux_2level_tapbuf_size22(fast)
# Loading work.mux_2level_tapbuf_size22_mem(fast)
# Loading work.sb_1__2_(fast)
# Loading work.sb_1__3_(fast)
# Loading work.sb_1__7_(fast)
# Loading work.sb_2__0_(fast)
# Loading work.sb_2__1_(fast)
# Loading work.sb_4__0_(fast)
# Loading work.sb_4__1_(fast)
# Loading work.sb_7__0_(fast)
# Loading work.sb_7__1_(fast)
# Loading work.sb_7__2_(fast)
# Loading work.sb_7__3_(fast)
# Loading work.sb_7__7_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__2_(fast)
# Loading work.cbx_1__3_(fast)
# Loading work.cbx_1__7_(fast)
# Loading work.cbx_2__0_(fast)
# Loading work.cbx_2__1_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__2_(fast)
# Loading work.cby_0__3_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__2_(fast)
# Loading work.cby_1__3_(fast)
# Loading work.cby_4__1_(fast)
# Loading work.cby_7__1_(fast)
# Loading work.cby_7__2_(fast)
# Loading work.mesh_bench(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_2'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0 File: ./benchmark/mesh_bench.v Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_1'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr1 File: ./benchmark/mesh_bench.v Line: 152
# ** Warning: (vsim-3015) [PCDPC] - Port size (35) does not match connection size (34) for port 'IDATA_2'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr1 File: ./benchmark/mesh_bench.v Line: 152
vlog ./SRC/mesh_bench_include_netlists.v  -suppress 2892  +libext+.v -incr  -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:25:10 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/mesh_bench_include_netlists.v -suppress 2892 "+libext+.v" -incr -y ./../../../nocgen-files/src 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size12
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_tapbuf_size19
# -- Skipping module mux_2level_tapbuf_size11
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size15
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size13
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size14
# -- Skipping module mux_2level_tapbuf_size18
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size20
# -- Skipping module mux_2level_tapbuf_size22
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size21
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size12_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_tapbuf_size19_mem
# -- Skipping module mux_2level_tapbuf_size11_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size15_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size13_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size14_mem
# -- Skipping module mux_2level_tapbuf_size18_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size20_mem
# -- Skipping module mux_2level_tapbuf_size22_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size21_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__2_
# -- Skipping module sb_0__3_
# -- Skipping module sb_0__7_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__2_
# -- Skipping module sb_1__3_
# -- Skipping module sb_1__7_
# -- Skipping module sb_2__0_
# -- Skipping module sb_2__1_
# -- Skipping module sb_4__0_
# -- Skipping module sb_4__1_
# -- Skipping module sb_7__0_
# -- Skipping module sb_7__1_
# -- Skipping module sb_7__2_
# -- Skipping module sb_7__3_
# -- Skipping module sb_7__7_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__2_
# -- Skipping module cbx_1__3_
# -- Skipping module cbx_1__7_
# -- Skipping module cbx_2__0_
# -- Skipping module cbx_2__1_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__2_
# -- Skipping module cby_0__3_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__2_
# -- Skipping module cby_1__3_
# -- Skipping module cby_4__1_
# -- Skipping module cby_7__1_
# -- Skipping module cby_7__2_
# -- Skipping module fpga_top
# -- Skipping module router
# -- Compiling module mesh_bench
# -- Skipping module mesh_bench_top_formal_verification
# -- Skipping module mesh_bench_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	mesh_bench_top_formal_verification_random_tb
# End time: 16:25:10 on Aug 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim mesh_bench_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 16:25:24 on Aug 10,2024, Elapsed time: 0:02:19
# Errors: 0, Warnings: 42, Suppressed Errors: 3030
# vsim mesh_bench_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 16:25:25 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2685) [TFMPC] - Too few port connections for 'rtr0'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(89): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2685) [TFMPC] - Too few port connections for 'rtr1'.  Expected 59, found 41.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/mesh_bench.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=39.
# Loading work.mesh_bench_top_formal_verification_random_tb(fast)
# Loading work.mesh_bench_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size12(fast)
# Loading work.mux_2level_tapbuf_size12_mem(fast)
# Loading work.mux_2level_tapbuf_size13(fast)
# Loading work.mux_2level_tapbuf_size13_mem(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size11(fast)
# Loading work.mux_2level_tapbuf_size11_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size14(fast)
# Loading work.mux_2level_tapbuf_size14_mem(fast)
# Loading work.mux_2level_tapbuf_size19(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size19_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.mux_2level_tapbuf_size15(fast)
# Loading work.mux_2level_tapbuf_size15_mem(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size20(fast)
# Loading work.mux_2level_tapbuf_size20_mem(fast)
# Loading work.mux_2level_tapbuf_size18(fast)
# Loading work.mux_2level_tapbuf_size18_mem(fast)
# Loading work.sb_0__2_(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__3_(fast)
# Loading work.sb_0__7_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size21(fast)
# Loading work.mux_2level_tapbuf_size21_mem(fast)
# Loading work.mux_2level_tapbuf_size22(fast)
# Loading work.mux_2level_tapbuf_size22_mem(fast)
# Loading work.sb_1__2_(fast)
# Loading work.sb_1__3_(fast)
# Loading work.sb_1__7_(fast)
# Loading work.sb_2__0_(fast)
# Loading work.sb_2__1_(fast)
# Loading work.sb_4__0_(fast)
# Loading work.sb_4__1_(fast)
# Loading work.sb_7__0_(fast)
# Loading work.sb_7__1_(fast)
# Loading work.sb_7__2_(fast)
# Loading work.sb_7__3_(fast)
# Loading work.sb_7__7_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__2_(fast)
# Loading work.cbx_1__3_(fast)
# Loading work.cbx_1__7_(fast)
# Loading work.cbx_2__0_(fast)
# Loading work.cbx_2__1_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__2_(fast)
# Loading work.cby_0__3_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__2_(fast)
# Loading work.cby_1__3_(fast)
# Loading work.cby_4__1_(fast)
# Loading work.cby_7__1_(fast)
# Loading work.cby_7__2_(fast)
# Loading work.mesh_bench(fast)
# Loading work.router(fast)
add wave -position insertpoint sim:/mesh_bench_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/mesh_bench_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/mesh_bench_top_formal_verification_random_tb/REF_DUT/*
run -all
# Simulation start
# Simulation Succeed
# ** Note: $finish    : ./SRC/mesh_bench_formal_random_top_tb.v(2226)
#    Time: 20 ns  Iteration: 0  Instance: /mesh_bench_top_formal_verification_random_tb
# 1
# Break in Module mesh_bench_top_formal_verification_random_tb at ./SRC/mesh_bench_formal_random_top_tb.v line 2226
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/mesh_bench_top_formal_verification_random_tb/REF_DUT/rtr0/*
quit -sim
# End time: 16:32:57 on Aug 10,2024, Elapsed time: 0:07:32
# Errors: 0, Warnings: 39, Suppressed Errors: 3030
cd ./../../../dummy-router/dummyR_3x3_dummyTb
cd MIN_ROUTE_CHAN_WIDTH
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src 
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:37:14 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# -- Compiling module router
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(1): Cannot find `include file "/home/ruthwik/OpenFPGA/openfpga-test-runs/nocgen-files/src/define.h" in directories:
#     /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src
# -- Compiling module noc
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(81): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(81): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(83): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(83): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(84): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(84): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(85): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(85): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(89): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(89): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(91): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(91): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(92): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(92): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(93): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(93): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(97): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(97): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(99): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(99): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(100): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(100): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(101): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(101): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(105): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(105): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(107): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(107): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(108): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(108): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(109): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(109): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(113): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(113): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(115): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(115): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(116): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(116): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(117): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(117): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(121): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(121): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(123): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(123): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(124): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(124): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(125): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(125): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(129): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(129): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(131): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(131): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(132): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(132): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(133): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(133): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(137): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(137): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(139): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(139): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(140): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(140): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(141): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(141): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(145): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(145): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(147): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(147): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(148): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(148): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(149): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(149): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(155): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(155): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(157): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(157): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(158): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(158): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(159): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(159): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(161): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(161): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(163): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(163): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(164): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(164): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(165): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(165): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(167): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(167): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(169): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(169): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(170): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(170): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(171): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(171): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(173): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(173): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(175): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(175): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(176): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(176): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(177): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(177): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(179): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(179): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(181): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(181): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(182): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(182): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(183): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(183): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(185): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(185): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(187): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(187): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(188): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(188): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(189): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(189): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(191): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(191): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(193): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(193): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(194): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(194): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(195): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(195): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(197): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(197): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(199): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(199): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(200): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(200): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(201): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(201): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(203): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(203): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(205): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(205): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(206): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(206): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(207): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(207): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(209): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(209): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(211): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(211): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(212): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(212): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(213): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(213): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(215): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(215): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(217): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(217): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(218): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(218): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(219): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(219): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(221): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(221): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(223): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(223): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(224): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(224): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(225): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(225): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(227): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(227): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(229): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(229): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(230): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(230): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(231): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(231): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(233): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(233): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(235): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(235): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(236): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(236): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(237): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(237): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(239): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(239): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(241): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(241): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(242): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(242): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(243): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(243): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(245): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(245): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(247): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(247): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(248): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(248): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(249): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(249): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(251): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(251): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(253): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(253): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(254): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(254): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(255): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(255): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(257): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(257): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(259): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(259): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(260): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(260): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(261): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(261): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(263): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(263): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(265): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(265): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(266): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(266): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(267): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(267): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(269): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(269): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(271): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(271): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(272): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(272): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(273): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(273): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(275): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(275): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(277): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(277): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(278): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(278): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(279): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(279): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(281): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(281): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(283): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(283): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(284): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(284): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(285): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(285): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(287): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(287): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(289): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(289): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(290): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(290): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(291): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(291): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(293): (vlog-2163) Macro `DATAW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(293): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(295): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(295): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(296): (vlog-2163) Macro `VCH is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(296): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(297): (vlog-2163) Macro `VCHW is undefined.
# ** Error: (vlog-13069) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(297): near ":": syntax error, unexpected ':'.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(307): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(310): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(312): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(313): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(314): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(338): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(340): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(341): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(342): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(359): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(362): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(364): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(365): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(366): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(416): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(419): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(421): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(422): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(423): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(425): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(427): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(428): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(429): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(468): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(504): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(506): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(507): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(508): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(525): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(587): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(601): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(603): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(604): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(605): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(644): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(669): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(671): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(672): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(673): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(675): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(677): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(678): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(679): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(696): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(721): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(723): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(724): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(725): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(753): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(767): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(769): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(770): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(771): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(773): (vlog-2163) Macro `DATAW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(775): (vlog-2163) Macro `VCHW_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(776): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(777): (vlog-2163) Macro `VCH_P1 is undefined.
# ** Error: ./benchmark/noc_bench.v(5): (vlog-13294) Identifier must be declared with a port mode: n0_idata_p0.
# ** Error: ./benchmark/noc_bench.v(7): (vlog-13294) Identifier must be declared with a port mode: n0_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(8): (vlog-13294) Identifier must be declared with a port mode: n0_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(9): (vlog-13294) Identifier must be declared with a port mode: n0_odata_p0.
# ** Error: ./benchmark/noc_bench.v(13): (vlog-13294) Identifier must be declared with a port mode: n1_idata_p0.
# ** Error: ./benchmark/noc_bench.v(15): (vlog-13294) Identifier must be declared with a port mode: n1_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(16): (vlog-13294) Identifier must be declared with a port mode: n1_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(17): (vlog-13294) Identifier must be declared with a port mode: n1_odata_p0.
# ** Error: ./benchmark/noc_bench.v(21): (vlog-13294) Identifier must be declared with a port mode: n2_idata_p0.
# ** Error: ./benchmark/noc_bench.v(23): (vlog-13294) Identifier must be declared with a port mode: n2_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(24): (vlog-13294) Identifier must be declared with a port mode: n2_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(25): (vlog-13294) Identifier must be declared with a port mode: n2_odata_p0.
# ** Error: ./benchmark/noc_bench.v(29): (vlog-13294) Identifier must be declared with a port mode: n3_idata_p0.
# ** Error: ./benchmark/noc_bench.v(31): (vlog-13294) Identifier must be declared with a port mode: n3_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(32): (vlog-13294) Identifier must be declared with a port mode: n3_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(33): (vlog-13294) Identifier must be declared with a port mode: n3_odata_p0.
# ** Error: ./benchmark/noc_bench.v(37): (vlog-13294) Identifier must be declared with a port mode: n4_idata_p0.
# ** Error: ./benchmark/noc_bench.v(39): (vlog-13294) Identifier must be declared with a port mode: n4_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(40): (vlog-13294) Identifier must be declared with a port mode: n4_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(41): (vlog-13294) Identifier must be declared with a port mode: n4_odata_p0.
# ** Error: ./benchmark/noc_bench.v(45): (vlog-13294) Identifier must be declared with a port mode: n5_idata_p0.
# ** Error: ./benchmark/noc_bench.v(47): (vlog-13294) Identifier must be declared with a port mode: n5_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(48): (vlog-13294) Identifier must be declared with a port mode: n5_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(49): (vlog-13294) Identifier must be declared with a port mode: n5_odata_p0.
# ** Error: ./benchmark/noc_bench.v(53): (vlog-13294) Identifier must be declared with a port mode: n6_idata_p0.
# ** Error: ./benchmark/noc_bench.v(55): (vlog-13294) Identifier must be declared with a port mode: n6_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(56): (vlog-13294) Identifier must be declared with a port mode: n6_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(57): (vlog-13294) Identifier must be declared with a port mode: n6_odata_p0.
# ** Error: ./benchmark/noc_bench.v(61): (vlog-13294) Identifier must be declared with a port mode: n7_idata_p0.
# ** Error: ./benchmark/noc_bench.v(63): (vlog-13294) Identifier must be declared with a port mode: n7_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(64): (vlog-13294) Identifier must be declared with a port mode: n7_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(65): (vlog-13294) Identifier must be declared with a port mode: n7_odata_p0.
# ** Error: ./benchmark/noc_bench.v(69): (vlog-13294) Identifier must be declared with a port mode: n8_idata_p0.
# ** Error: ./benchmark/noc_bench.v(71): (vlog-13294) Identifier must be declared with a port mode: n8_ivch_p0.
# ** Error: ./benchmark/noc_bench.v(72): (vlog-13294) Identifier must be declared with a port mode: n8_ordy_p0.
# ** Error: ./benchmark/noc_bench.v(73): (vlog-13294) Identifier must be declared with a port mode: n8_odata_p0.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# End time: 16:37:16 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 367, Warnings: 0, Suppressed Errors: 2842
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:38:32 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# -- Compiling module router
# -- Compiling module noc
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 16:38:34 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18, Suppressed Errors: 3080
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 16:39:23 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: ./SRC/noc_formal_random_top_tb.v(2069): (vopt-2135) Too many port connections. Expected 56, found 677.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:39:27 on Aug 10,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 1, Suppressed Errors: 3079
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:40:32 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src 
# -- Compiling module DFFQ
# -- Compiling module DFF
# -- Compiling module DFFRQ
# -- Compiling module DFFR
# -- Compiling module DFFRN
# -- Compiling module DFFS
# -- Compiling module DFFSN
# -- Compiling module DFFSR
# -- Compiling module DFFSRQ
# -- Compiling module MULTI_MODE_DFFSRQ
# -- Compiling module MULTI_MODE_DFFRQ
# -- Compiling module MULTI_MODE_DFFNRQ
# -- Compiling module SDFFSR
# -- Compiling module SDFFRQ
# -- Compiling module SDFFSRQ
# -- Compiling module CFGSDFFR
# -- Compiling module CFGDSDFFR
# -- Compiling module BL_DFFRQ
# -- Compiling module WL_DFFRQ
# -- Compiling module WLR_DFFRQ
# -- Compiling module GPIO
# -- Compiling module GPIO_CFGD
# -- Compiling module GPIN
# -- Compiling module GPOUT
# -- Compiling module EMBEDDED_IO
# -- Compiling module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Compiling module const0
# -- Compiling module const1
# -- Compiling module INVTX1
# -- Compiling module buf4
# -- Compiling module tap_buf4
# -- Compiling module TGATE
# -- Compiling module mux_2level_tapbuf_basis_input7_mem7
# -- Compiling module mux_2level_tapbuf_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_basis_input3_mem3
# -- Compiling module mux_2level_tapbuf_basis_input2_mem2
# -- Compiling module mux_2level_tapbuf_basis_input5_mem5
# -- Compiling module mux_2level_tapbuf_basis_input4_mem4
# -- Compiling module mux_2level_basis_input8_mem8
# -- Compiling module mux_2level_basis_input2_mem2
# -- Compiling module mux_1level_tapbuf_basis_input3_mem3
# -- Compiling module lut6_mux_basis_input2_mem1
# -- Compiling module mux_2level_tapbuf_size36
# -- Compiling module mux_2level_tapbuf_size3
# -- Compiling module mux_2level_tapbuf_size6
# -- Compiling module mux_2level_tapbuf_size2
# -- Compiling module mux_2level_tapbuf_size5
# -- Compiling module mux_2level_tapbuf_size8
# -- Compiling module mux_2level_tapbuf_size17
# -- Compiling module mux_2level_tapbuf_size16
# -- Compiling module mux_2level_tapbuf_size10
# -- Compiling module mux_2level_tapbuf_size9
# -- Compiling module mux_2level_tapbuf_size4
# -- Compiling module mux_2level_tapbuf_size7
# -- Compiling module mux_2level_size50
# -- Compiling module mux_1level_tapbuf_size2
# -- Compiling module lut6_mux
# -- Compiling module lut6
# -- Compiling module direct_interc
# -- Compiling module mux_2level_tapbuf_size36_mem
# -- Compiling module mux_2level_tapbuf_size3_mem
# -- Compiling module mux_2level_tapbuf_size6_mem
# -- Compiling module mux_2level_tapbuf_size2_mem
# -- Compiling module mux_2level_tapbuf_size5_mem
# -- Compiling module mux_2level_tapbuf_size8_mem
# -- Compiling module mux_2level_tapbuf_size17_mem
# -- Compiling module mux_2level_tapbuf_size16_mem
# -- Compiling module mux_2level_tapbuf_size10_mem
# -- Compiling module mux_2level_tapbuf_size9_mem
# -- Compiling module mux_2level_tapbuf_size4_mem
# -- Compiling module mux_2level_tapbuf_size7_mem
# -- Compiling module mux_2level_size50_mem
# -- Compiling module mux_1level_tapbuf_size2_mem
# -- Compiling module lut6_DFFR_mem
# -- Compiling module GPIO_DFFR_mem
# -- Compiling module logical_tile_io_mode_physical__iopad
# -- Compiling module logical_tile_io_mode_io_
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Compiling module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Compiling module logical_tile_clb_mode_default__fle
# -- Compiling module logical_tile_clb_mode_clb_
# -- Compiling module logical_tile_router_mode_router_wrap__router_wrap
# -- Compiling module logical_tile_router_mode_router_
# -- Compiling module grid_io_top
# -- Compiling module grid_io_right
# -- Compiling module grid_io_bottom
# -- Compiling module grid_io_left
# -- Compiling module grid_clb
# -- Compiling module grid_router
# -- Compiling module sb_0__0_
# -- Compiling module sb_0__1_
# -- Compiling module sb_0__5_
# -- Compiling module sb_0__6_
# -- Compiling module sb_0__22_
# -- Compiling module sb_1__0_
# -- Compiling module sb_1__1_
# -- Compiling module sb_1__5_
# -- Compiling module sb_1__6_
# -- Compiling module sb_1__22_
# -- Compiling module sb_2__2_
# -- Compiling module sb_2__3_
# -- Compiling module sb_3__2_
# -- Compiling module sb_3__3_
# -- Compiling module sb_22__0_
# -- Compiling module sb_22__1_
# -- Compiling module sb_22__5_
# -- Compiling module sb_22__6_
# -- Compiling module sb_22__22_
# -- Compiling module cbx_1__0_
# -- Compiling module cbx_1__1_
# -- Compiling module cbx_1__5_
# -- Compiling module cbx_1__6_
# -- Compiling module cbx_1__22_
# -- Compiling module cbx_3__2_
# -- Compiling module cbx_3__3_
# -- Compiling module cby_0__1_
# -- Compiling module cby_0__6_
# -- Compiling module cby_1__1_
# -- Compiling module cby_1__6_
# -- Compiling module cby_2__3_
# -- Compiling module cby_3__3_
# -- Compiling module cby_22__1_
# -- Compiling module cby_22__6_
# -- Compiling module fpga_top
# -- Compiling module router
# -- Compiling module noc
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 16:40:34 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18, Suppressed Errors: 3080
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 16:40:53 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__9)".
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2685) [TFMPC] - Too few port connections for 'REF_DUT'.  Expected 56, found 55.
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2718) [TFMPC] - Missing connection for port 'n0_odata_p0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=135.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (37) for port 'n0_ordy_p0'. The port definition is at: ./benchmark/noc_bench.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT File: ./SRC/noc_formal_random_top_tb.v Line: 2749
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:43:18 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 16:43:19 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 16:43:36 on Aug 10,2024, Elapsed time: 0:02:43
# Errors: 0, Warnings: 154, Suppressed Errors: 6557
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 16:43:36 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
run -all
# Simulation start
# Simulation Succeed
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(8597)
#    Time: 20 ns  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 8597
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IDATA_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVALID_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVCH_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OACK_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ORDY_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OLCK_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IDATA_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVALID_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVCH_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OACK_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ORDY_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OLCK_1 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IDATA_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVALID_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVCH_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OACK_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ORDY_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OLCK_2 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IDATA_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVALID_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVCH_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OACK_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ORDY_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OLCK_3 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IDATA_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVALID_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/IVCH_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OACK_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ORDY_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OLCK_4 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/ODATA_0 \
sim:/noc_top_formal_verification_random_tb/REF_DUT/n0/OVALID_0
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:22:28 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1393): (vlog-2388) 'clk' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(13).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1393): (vlog-2388) 'rst_' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(349).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1398): (vlog-2388) 'n0_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(51).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1399): (vlog-2388) 'n0_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(52).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1399): (vlog-13311) 'n0_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1407): (vlog-2388) 'n1_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(88).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1408): (vlog-2388) 'n1_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(89).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1408): (vlog-13311) 'n1_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1416): (vlog-2388) 'n2_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(125).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1417): (vlog-2388) 'n2_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(126).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1417): (vlog-13311) 'n2_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1425): (vlog-2388) 'n3_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(162).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1426): (vlog-2388) 'n3_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(163).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1426): (vlog-13311) 'n3_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1434): (vlog-2388) 'n4_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(199).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1435): (vlog-2388) 'n4_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(200).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1435): (vlog-13311) 'n4_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1443): (vlog-2388) 'n5_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(236).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1444): (vlog-2388) 'n5_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(237).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1444): (vlog-13311) 'n5_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1452): (vlog-2388) 'n6_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(273).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1453): (vlog-2388) 'n6_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(274).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1453): (vlog-13311) 'n6_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1461): (vlog-2388) 'n7_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(310).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1462): (vlog-2388) 'n7_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(311).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1462): (vlog-13311) 'n7_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1470): (vlog-2388) 'n8_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(347).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1471): (vlog-2388) 'n8_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(348).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1471): (vlog-13311) 'n8_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# End time: 17:22:29 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 29, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:24:07 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1393): (vlog-2388) 'clk' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(13).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1393): (vlog-2388) 'rst_' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(349).
# End time: 17:24:08 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:25:01 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(4890): (vlog-13198) Illegal bit-select into scalar variable "clk".
# End time: 17:25:02 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:26:14 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 17:26:15 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 17:27:08 on Aug 10,2024, Elapsed time: 0:43:32
# Errors: 0, Warnings: 19, Suppressed Errors: 3081
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 17:27:08 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): ./SRC/noc_formal_random_top_tb.v(9891): (vopt-7063) Failed to find 'noc_test' in hierarchical name 'noc_test'.
#         Region: noc_top_formal_verification_random_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 17:27:12 on Aug 10,2024, Elapsed time: 0:00:04
# Errors: 1, Warnings: 1, Suppressed Errors: 3079
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 17:27:40 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): ./SRC/noc_formal_random_top_tb.v(9891): (vopt-7063) Failed to find 'noc_test' in hierarchical name 'noc_test'.
#         Region: noc_top_formal_verification_random_tb
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 17:27:43 on Aug 10,2024, Elapsed time: 0:00:03
# Errors: 1, Warnings: 1, Suppressed Errors: 3079
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:28:31 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 17:28:32 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 17:28:48 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__9)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
run -all
# Break key hit
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 1794
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
run -all
# Break key hit
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 1794
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:15:45 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 19:15:46 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 19:16:20 on Aug 10,2024, Elapsed time: 1:47:32
# Errors: 0, Warnings: 151, Suppressed Errors: 6588
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:16:21 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n1 send 100000112 
#          16 n3 send 100000131 
#          16 n5 send 100000058 
#          16 n8 send 4000b3000 
#          17 n1 send 4000e1000 
#          17 n3 send 4000e1000 
#          17 n4 send 300000148 
#          17 n5 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n1 send 2000e2000 
#          18 n3 send 4000e2000 
#          18 n5 send 4000e2000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#          19 n0 send 300000104 
#          19 n3 send 4000e3000 
#          19 n5 send 4000e3000 
#          19 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          20 n3 send 2000e4000 
#          20 n4 send 100000145 
#          20 n5 send 2000e4000 
#          20 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
# Mismatch on n6_ovalid_p0_gfpga at time =               102500
# Mismatch on n6_odata_p0_32__gfpga at time =               102500
# Mismatch on n6_odata_p0_6__gfpga at time =               102500
# Mismatch on n6_odata_p0_5__gfpga at time =               102500
# Mismatch on n6_odata_p0_4__gfpga at time =               102500
# Mismatch on n6_odata_p0_2__gfpga at time =               102500
# Mismatch on n3_ovalid_p0_gfpga at time =               102500
# Mismatch on n3_odata_p0_32__gfpga at time =               102500
# Mismatch on n3_odata_p0_2__gfpga at time =               102500
#                  21 n3 recv 100000004 
#          21 n1 send 100000118 
#          21 n4 send 400121000 
#          21 n8 send 400121000 
#          22 n0 send 100000104 
#          22 n1 send 400131000 
#          22 n4 send 400122000 
#          22 n7 send 300000174 
#          22 n8 send 200122000 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          23 n0 send 400141000 
#          23 n1 send 200132000 
#          23 n4 send 400123000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          24 n0 send 200142000 
#          24 n4 send 200124000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          25 n7 send 100000172 
#          26 n1 send 100000114 
#          26 n7 send 400171000 
#          27 n0 send 100000102 
#          27 n1 send 400181000 
#          27 n4 send 100000147 
#          27 n7 send 400172000 
#          28 n0 send 400191000 
#          28 n1 send 400182000 
#          28 n4 send 400191000 
#          28 n7 send 400173000 
#          29 n0 send 200192000 
#          29 n1 send 400183000 
#          29 n4 send 200192000 
#          29 n7 send 200174000 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          30 n1 send 200184000 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
#          32 n4 send 100000143 
#          33 n4 send 2001e1000 
# *** send (src: 4 dst: 3 vch: 0 len: 3) *** 
# 
# 
# *** statistics (        221) *** 
# n0_sent          10 	 n0_recv           0 
# n1_sent          12 	 n1_recv           0 
# n2_sent           3 	 n2_recv           0 
# n3_sent           6 	 n3_recv           1 
# n4_sent          13 	 n4_recv           0 
# n5_sent           6 	 n5_recv           0 
# n6_sent           1 	 n6_recv           0 
# n7_sent          10 	 n7_recv           0 
# n8_sent           8 	 n8_recv           0 
# total_sent          69 	 total_recv           1 
# 
# 
# Simulation Failed with           9 error(s)
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(9081)
#    Time: 1107500 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 9081
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n8_idata_p0_16_
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/STEP \
sim:/noc_top_formal_verification_random_tb/ARRAY \
sim:/noc_top_formal_verification_random_tb/clk \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_32_
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_24_
view -new wave
# .main_pane.wave5.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/clk
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_0_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_1_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_2_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_3_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_4_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_5_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_6_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_7_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_8_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_9_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_10_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_11_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_12_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_13_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_14_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_15_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_16_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_17_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_18_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_19_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_20_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_21_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_22_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_23_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_24_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_25_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_26_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_27_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_28_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_29_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_30_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_31_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_32_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_33_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0_34_ \
sim:/noc_top_formal_verification_random_tb/n0_idata_p0
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n2_idata_p0_28_
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0
add wave -position insertpoint  \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_0__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_1__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_2__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_3__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_4__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_5__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_6__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_7__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_8__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_9__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_10__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_11__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_12__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_13__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_14__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_15__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_16__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_17__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_18__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_19__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_20__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_21__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_22__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_23__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_24__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_25__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_26__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_27__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_28__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_29__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_30__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_31__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_32__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_33__bench \
sim:/noc_top_formal_verification_random_tb/n0_odata_p0_34__bench
quit -sim
# End time: 19:38:17 on Aug 10,2024, Elapsed time: 0:21:56
# Errors: 0, Warnings: 19, Suppressed Errors: 3081
ls
# arch
# benchmark
# fabric_hierarchy.txt
# netlist_renaming.xml
# noc.blif
# noc_formal.vcd
# noc.net
# noc.net.post_routing
# noc_output_verilog.v
# noc.place
# noc.route
# noc_run.openfpga
# noc_template.openfpga
# noc_yosys_out.blif
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_noc_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# vpr_stat.result
# vpr_stdout.log
# vsim.wlf
# work
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:38:50 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification
# 	noc_top_formal_verification_random_tb
# End time: 19:38:52 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:40:09 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
run -all
# Mismatch on n8_ovalid_p0_gfpga at time =                 7500
# Mismatch on n8_odata_p0_34__gfpga at time =                 7500
# Mismatch on n8_odata_p0_33__gfpga at time =                 7500
# Mismatch on n8_odata_p0_32__gfpga at time =                 7500
# Mismatch on n8_odata_p0_31__gfpga at time =                 7500
# Mismatch on n8_odata_p0_30__gfpga at time =                 7500
# Mismatch on n8_odata_p0_29__gfpga at time =                 7500
# Mismatch on n8_odata_p0_28__gfpga at time =                 7500
# Mismatch on n8_odata_p0_27__gfpga at time =                 7500
# Mismatch on n8_odata_p0_26__gfpga at time =                 7500
# Mismatch on n8_odata_p0_25__gfpga at time =                 7500
# Mismatch on n8_odata_p0_24__gfpga at time =                 7500
# Mismatch on n8_odata_p0_23__gfpga at time =                 7500
# Mismatch on n8_odata_p0_22__gfpga at time =                 7500
# Mismatch on n8_odata_p0_21__gfpga at time =                 7500
# Mismatch on n8_odata_p0_20__gfpga at time =                 7500
# Mismatch on n8_odata_p0_19__gfpga at time =                 7500
# Mismatch on n8_odata_p0_18__gfpga at time =                 7500
# Mismatch on n8_odata_p0_17__gfpga at time =                 7500
# Mismatch on n8_odata_p0_16__gfpga at time =                 7500
# Mismatch on n8_odata_p0_15__gfpga at time =                 7500
# Mismatch on n8_odata_p0_14__gfpga at time =                 7500
# Mismatch on n8_odata_p0_13__gfpga at time =                 7500
# Mismatch on n8_odata_p0_12__gfpga at time =                 7500
# Mismatch on n8_odata_p0_11__gfpga at time =                 7500
# Mismatch on n8_odata_p0_10__gfpga at time =                 7500
# Mismatch on n8_odata_p0_9__gfpga at time =                 7500
# Mismatch on n8_odata_p0_8__gfpga at time =                 7500
# Mismatch on n8_odata_p0_7__gfpga at time =                 7500
# Mismatch on n8_odata_p0_6__gfpga at time =                 7500
# Mismatch on n8_odata_p0_5__gfpga at time =                 7500
# Mismatch on n8_odata_p0_4__gfpga at time =                 7500
# Mismatch on n8_odata_p0_3__gfpga at time =                 7500
# Mismatch on n8_odata_p0_2__gfpga at time =                 7500
# Mismatch on n8_odata_p0_1__gfpga at time =                 7500
# Mismatch on n8_odata_p0_0__gfpga at time =                 7500
# Mismatch on n8_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n8_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n7_ovalid_p0_gfpga at time =                 7500
# Mismatch on n7_odata_p0_34__gfpga at time =                 7500
# Mismatch on n7_odata_p0_33__gfpga at time =                 7500
# Mismatch on n7_odata_p0_32__gfpga at time =                 7500
# Mismatch on n7_odata_p0_31__gfpga at time =                 7500
# Mismatch on n7_odata_p0_30__gfpga at time =                 7500
# Mismatch on n7_odata_p0_29__gfpga at time =                 7500
# Mismatch on n7_odata_p0_28__gfpga at time =                 7500
# Mismatch on n7_odata_p0_27__gfpga at time =                 7500
# Mismatch on n7_odata_p0_26__gfpga at time =                 7500
# Mismatch on n7_odata_p0_25__gfpga at time =                 7500
# Mismatch on n7_odata_p0_24__gfpga at time =                 7500
# Mismatch on n7_odata_p0_23__gfpga at time =                 7500
# Mismatch on n7_odata_p0_22__gfpga at time =                 7500
# Mismatch on n7_odata_p0_21__gfpga at time =                 7500
# Mismatch on n7_odata_p0_20__gfpga at time =                 7500
# Mismatch on n7_odata_p0_19__gfpga at time =                 7500
# Mismatch on n7_odata_p0_18__gfpga at time =                 7500
# Mismatch on n7_odata_p0_17__gfpga at time =                 7500
# Mismatch on n7_odata_p0_16__gfpga at time =                 7500
# Mismatch on n7_odata_p0_15__gfpga at time =                 7500
# Mismatch on n7_odata_p0_14__gfpga at time =                 7500
# Mismatch on n7_odata_p0_13__gfpga at time =                 7500
# Mismatch on n7_odata_p0_12__gfpga at time =                 7500
# Mismatch on n7_odata_p0_11__gfpga at time =                 7500
# Mismatch on n7_odata_p0_10__gfpga at time =                 7500
# Mismatch on n7_odata_p0_9__gfpga at time =                 7500
# Mismatch on n7_odata_p0_8__gfpga at time =                 7500
# Mismatch on n7_odata_p0_7__gfpga at time =                 7500
# Mismatch on n7_odata_p0_6__gfpga at time =                 7500
# Mismatch on n7_odata_p0_5__gfpga at time =                 7500
# Mismatch on n7_odata_p0_4__gfpga at time =                 7500
# Mismatch on n7_odata_p0_3__gfpga at time =                 7500
# Mismatch on n7_odata_p0_2__gfpga at time =                 7500
# Mismatch on n7_odata_p0_1__gfpga at time =                 7500
# Mismatch on n7_odata_p0_0__gfpga at time =                 7500
# Mismatch on n7_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n7_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n6_ovalid_p0_gfpga at time =                 7500
# Mismatch on n6_odata_p0_34__gfpga at time =                 7500
# Mismatch on n6_odata_p0_33__gfpga at time =                 7500
# Mismatch on n6_odata_p0_32__gfpga at time =                 7500
# Mismatch on n6_odata_p0_31__gfpga at time =                 7500
# Mismatch on n6_odata_p0_30__gfpga at time =                 7500
# Mismatch on n6_odata_p0_29__gfpga at time =                 7500
# Mismatch on n6_odata_p0_28__gfpga at time =                 7500
# Mismatch on n6_odata_p0_27__gfpga at time =                 7500
# Mismatch on n6_odata_p0_26__gfpga at time =                 7500
# Mismatch on n6_odata_p0_25__gfpga at time =                 7500
# Mismatch on n6_odata_p0_24__gfpga at time =                 7500
# Mismatch on n6_odata_p0_23__gfpga at time =                 7500
# Mismatch on n6_odata_p0_22__gfpga at time =                 7500
# Mismatch on n6_odata_p0_21__gfpga at time =                 7500
# Mismatch on n6_odata_p0_20__gfpga at time =                 7500
# Mismatch on n6_odata_p0_19__gfpga at time =                 7500
# Mismatch on n6_odata_p0_18__gfpga at time =                 7500
# Mismatch on n6_odata_p0_17__gfpga at time =                 7500
# Mismatch on n6_odata_p0_16__gfpga at time =                 7500
# Mismatch on n6_odata_p0_15__gfpga at time =                 7500
# Mismatch on n6_odata_p0_14__gfpga at time =                 7500
# Mismatch on n6_odata_p0_13__gfpga at time =                 7500
# Mismatch on n6_odata_p0_12__gfpga at time =                 7500
# Mismatch on n6_odata_p0_11__gfpga at time =                 7500
# Mismatch on n6_odata_p0_10__gfpga at time =                 7500
# Mismatch on n6_odata_p0_9__gfpga at time =                 7500
# Mismatch on n6_odata_p0_8__gfpga at time =                 7500
# Mismatch on n6_odata_p0_7__gfpga at time =                 7500
# Mismatch on n6_odata_p0_6__gfpga at time =                 7500
# Mismatch on n6_odata_p0_5__gfpga at time =                 7500
# Mismatch on n6_odata_p0_4__gfpga at time =                 7500
# Mismatch on n6_odata_p0_3__gfpga at time =                 7500
# Mismatch on n6_odata_p0_2__gfpga at time =                 7500
# Mismatch on n6_odata_p0_1__gfpga at time =                 7500
# Mismatch on n6_odata_p0_0__gfpga at time =                 7500
# Mismatch on n6_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n6_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n5_ovalid_p0_gfpga at time =                 7500
# Mismatch on n5_odata_p0_34__gfpga at time =                 7500
# Mismatch on n5_odata_p0_33__gfpga at time =                 7500
# Mismatch on n5_odata_p0_32__gfpga at time =                 7500
# Mismatch on n5_odata_p0_31__gfpga at time =                 7500
# Mismatch on n5_odata_p0_30__gfpga at time =                 7500
# Mismatch on n5_odata_p0_29__gfpga at time =                 7500
# Mismatch on n5_odata_p0_28__gfpga at time =                 7500
# Mismatch on n5_odata_p0_27__gfpga at time =                 7500
# Mismatch on n5_odata_p0_26__gfpga at time =                 7500
# Mismatch on n5_odata_p0_25__gfpga at time =                 7500
# Mismatch on n5_odata_p0_24__gfpga at time =                 7500
# Mismatch on n5_odata_p0_23__gfpga at time =                 7500
# Mismatch on n5_odata_p0_22__gfpga at time =                 7500
# Mismatch on n5_odata_p0_21__gfpga at time =                 7500
# Mismatch on n5_odata_p0_20__gfpga at time =                 7500
# Mismatch on n5_odata_p0_19__gfpga at time =                 7500
# Mismatch on n5_odata_p0_18__gfpga at time =                 7500
# Mismatch on n5_odata_p0_17__gfpga at time =                 7500
# Mismatch on n5_odata_p0_16__gfpga at time =                 7500
# Mismatch on n5_odata_p0_15__gfpga at time =                 7500
# Mismatch on n5_odata_p0_14__gfpga at time =                 7500
# Mismatch on n5_odata_p0_13__gfpga at time =                 7500
# Mismatch on n5_odata_p0_12__gfpga at time =                 7500
# Mismatch on n5_odata_p0_11__gfpga at time =                 7500
# Mismatch on n5_odata_p0_10__gfpga at time =                 7500
# Mismatch on n5_odata_p0_9__gfpga at time =                 7500
# Mismatch on n5_odata_p0_8__gfpga at time =                 7500
# Mismatch on n5_odata_p0_7__gfpga at time =                 7500
# Mismatch on n5_odata_p0_6__gfpga at time =                 7500
# Mismatch on n5_odata_p0_5__gfpga at time =                 7500
# Mismatch on n5_odata_p0_4__gfpga at time =                 7500
# Mismatch on n5_odata_p0_3__gfpga at time =                 7500
# Mismatch on n5_odata_p0_2__gfpga at time =                 7500
# Mismatch on n5_odata_p0_1__gfpga at time =                 7500
# Mismatch on n5_odata_p0_0__gfpga at time =                 7500
# Mismatch on n5_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n5_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n4_ovalid_p0_gfpga at time =                 7500
# Mismatch on n4_odata_p0_34__gfpga at time =                 7500
# Mismatch on n4_odata_p0_33__gfpga at time =                 7500
# Mismatch on n4_odata_p0_32__gfpga at time =                 7500
# Mismatch on n4_odata_p0_31__gfpga at time =                 7500
# Mismatch on n4_odata_p0_30__gfpga at time =                 7500
# Mismatch on n4_odata_p0_29__gfpga at time =                 7500
# Mismatch on n4_odata_p0_28__gfpga at time =                 7500
# Mismatch on n4_odata_p0_27__gfpga at time =                 7500
# Mismatch on n4_odata_p0_26__gfpga at time =                 7500
# Mismatch on n4_odata_p0_25__gfpga at time =                 7500
# Mismatch on n4_odata_p0_24__gfpga at time =                 7500
# Mismatch on n4_odata_p0_23__gfpga at time =                 7500
# Mismatch on n4_odata_p0_22__gfpga at time =                 7500
# Mismatch on n4_odata_p0_21__gfpga at time =                 7500
# Mismatch on n4_odata_p0_20__gfpga at time =                 7500
# Mismatch on n4_odata_p0_19__gfpga at time =                 7500
# Mismatch on n4_odata_p0_18__gfpga at time =                 7500
# Mismatch on n4_odata_p0_17__gfpga at time =                 7500
# Mismatch on n4_odata_p0_16__gfpga at time =                 7500
# Mismatch on n4_odata_p0_15__gfpga at time =                 7500
# Mismatch on n4_odata_p0_14__gfpga at time =                 7500
# Mismatch on n4_odata_p0_13__gfpga at time =                 7500
# Mismatch on n4_odata_p0_12__gfpga at time =                 7500
# Mismatch on n4_odata_p0_11__gfpga at time =                 7500
# Mismatch on n4_odata_p0_10__gfpga at time =                 7500
# Mismatch on n4_odata_p0_9__gfpga at time =                 7500
# Mismatch on n4_odata_p0_8__gfpga at time =                 7500
# Mismatch on n4_odata_p0_7__gfpga at time =                 7500
# Mismatch on n4_odata_p0_6__gfpga at time =                 7500
# Mismatch on n4_odata_p0_5__gfpga at time =                 7500
# Mismatch on n4_odata_p0_4__gfpga at time =                 7500
# Mismatch on n4_odata_p0_3__gfpga at time =                 7500
# Mismatch on n4_odata_p0_2__gfpga at time =                 7500
# Mismatch on n4_odata_p0_1__gfpga at time =                 7500
# Mismatch on n4_odata_p0_0__gfpga at time =                 7500
# Mismatch on n4_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n4_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n3_ovalid_p0_gfpga at time =                 7500
# Mismatch on n3_odata_p0_34__gfpga at time =                 7500
# Mismatch on n3_odata_p0_33__gfpga at time =                 7500
# Mismatch on n3_odata_p0_32__gfpga at time =                 7500
# Mismatch on n3_odata_p0_31__gfpga at time =                 7500
# Mismatch on n3_odata_p0_30__gfpga at time =                 7500
# Mismatch on n3_odata_p0_29__gfpga at time =                 7500
# Mismatch on n3_odata_p0_28__gfpga at time =                 7500
# Mismatch on n3_odata_p0_27__gfpga at time =                 7500
# Mismatch on n3_odata_p0_26__gfpga at time =                 7500
# Mismatch on n3_odata_p0_25__gfpga at time =                 7500
# Mismatch on n3_odata_p0_24__gfpga at time =                 7500
# Mismatch on n3_odata_p0_23__gfpga at time =                 7500
# Mismatch on n3_odata_p0_22__gfpga at time =                 7500
# Mismatch on n3_odata_p0_21__gfpga at time =                 7500
# Mismatch on n3_odata_p0_20__gfpga at time =                 7500
# Mismatch on n3_odata_p0_19__gfpga at time =                 7500
# Mismatch on n3_odata_p0_18__gfpga at time =                 7500
# Mismatch on n3_odata_p0_17__gfpga at time =                 7500
# Mismatch on n3_odata_p0_16__gfpga at time =                 7500
# Mismatch on n3_odata_p0_15__gfpga at time =                 7500
# Mismatch on n3_odata_p0_14__gfpga at time =                 7500
# Mismatch on n3_odata_p0_13__gfpga at time =                 7500
# Mismatch on n3_odata_p0_12__gfpga at time =                 7500
# Mismatch on n3_odata_p0_11__gfpga at time =                 7500
# Mismatch on n3_odata_p0_10__gfpga at time =                 7500
# Mismatch on n3_odata_p0_9__gfpga at time =                 7500
# Mismatch on n3_odata_p0_8__gfpga at time =                 7500
# Mismatch on n3_odata_p0_7__gfpga at time =                 7500
# Mismatch on n3_odata_p0_6__gfpga at time =                 7500
# Mismatch on n3_odata_p0_5__gfpga at time =                 7500
# Mismatch on n3_odata_p0_4__gfpga at time =                 7500
# Mismatch on n3_odata_p0_3__gfpga at time =                 7500
# Mismatch on n3_odata_p0_2__gfpga at time =                 7500
# Mismatch on n3_odata_p0_1__gfpga at time =                 7500
# Mismatch on n3_odata_p0_0__gfpga at time =                 7500
# Mismatch on n3_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n3_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n2_ovalid_p0_gfpga at time =                 7500
# Mismatch on n2_odata_p0_34__gfpga at time =                 7500
# Mismatch on n2_odata_p0_33__gfpga at time =                 7500
# Mismatch on n2_odata_p0_32__gfpga at time =                 7500
# Mismatch on n2_odata_p0_31__gfpga at time =                 7500
# Mismatch on n2_odata_p0_30__gfpga at time =                 7500
# Mismatch on n2_odata_p0_29__gfpga at time =                 7500
# Mismatch on n2_odata_p0_28__gfpga at time =                 7500
# Mismatch on n2_odata_p0_27__gfpga at time =                 7500
# Mismatch on n2_odata_p0_26__gfpga at time =                 7500
# Mismatch on n2_odata_p0_25__gfpga at time =                 7500
# Mismatch on n2_odata_p0_24__gfpga at time =                 7500
# Mismatch on n2_odata_p0_23__gfpga at time =                 7500
# Mismatch on n2_odata_p0_22__gfpga at time =                 7500
# Mismatch on n2_odata_p0_21__gfpga at time =                 7500
# Mismatch on n2_odata_p0_20__gfpga at time =                 7500
# Mismatch on n2_odata_p0_19__gfpga at time =                 7500
# Mismatch on n2_odata_p0_18__gfpga at time =                 7500
# Mismatch on n2_odata_p0_17__gfpga at time =                 7500
# Mismatch on n2_odata_p0_16__gfpga at time =                 7500
# Mismatch on n2_odata_p0_15__gfpga at time =                 7500
# Mismatch on n2_odata_p0_14__gfpga at time =                 7500
# Mismatch on n2_odata_p0_13__gfpga at time =                 7500
# Mismatch on n2_odata_p0_12__gfpga at time =                 7500
# Mismatch on n2_odata_p0_11__gfpga at time =                 7500
# Mismatch on n2_odata_p0_10__gfpga at time =                 7500
# Mismatch on n2_odata_p0_9__gfpga at time =                 7500
# Mismatch on n2_odata_p0_8__gfpga at time =                 7500
# Mismatch on n2_odata_p0_7__gfpga at time =                 7500
# Mismatch on n2_odata_p0_6__gfpga at time =                 7500
# Mismatch on n2_odata_p0_5__gfpga at time =                 7500
# Mismatch on n2_odata_p0_4__gfpga at time =                 7500
# Mismatch on n2_odata_p0_3__gfpga at time =                 7500
# Mismatch on n2_odata_p0_2__gfpga at time =                 7500
# Mismatch on n2_odata_p0_1__gfpga at time =                 7500
# Mismatch on n2_odata_p0_0__gfpga at time =                 7500
# Mismatch on n2_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n2_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n1_ovalid_p0_gfpga at time =                 7500
# Mismatch on n1_odata_p0_34__gfpga at time =                 7500
# Mismatch on n1_odata_p0_33__gfpga at time =                 7500
# Mismatch on n1_odata_p0_32__gfpga at time =                 7500
# Mismatch on n1_odata_p0_31__gfpga at time =                 7500
# Mismatch on n1_odata_p0_30__gfpga at time =                 7500
# Mismatch on n1_odata_p0_29__gfpga at time =                 7500
# Mismatch on n1_odata_p0_28__gfpga at time =                 7500
# Mismatch on n1_odata_p0_27__gfpga at time =                 7500
# Mismatch on n1_odata_p0_26__gfpga at time =                 7500
# Mismatch on n1_odata_p0_25__gfpga at time =                 7500
# Mismatch on n1_odata_p0_24__gfpga at time =                 7500
# Mismatch on n1_odata_p0_23__gfpga at time =                 7500
# Mismatch on n1_odata_p0_22__gfpga at time =                 7500
# Mismatch on n1_odata_p0_21__gfpga at time =                 7500
# Mismatch on n1_odata_p0_20__gfpga at time =                 7500
# Mismatch on n1_odata_p0_19__gfpga at time =                 7500
# Mismatch on n1_odata_p0_18__gfpga at time =                 7500
# Mismatch on n1_odata_p0_17__gfpga at time =                 7500
# Mismatch on n1_odata_p0_16__gfpga at time =                 7500
# Mismatch on n1_odata_p0_15__gfpga at time =                 7500
# Mismatch on n1_odata_p0_14__gfpga at time =                 7500
# Mismatch on n1_odata_p0_13__gfpga at time =                 7500
# Mismatch on n1_odata_p0_12__gfpga at time =                 7500
# Mismatch on n1_odata_p0_11__gfpga at time =                 7500
# Mismatch on n1_odata_p0_10__gfpga at time =                 7500
# Mismatch on n1_odata_p0_9__gfpga at time =                 7500
# Mismatch on n1_odata_p0_8__gfpga at time =                 7500
# Mismatch on n1_odata_p0_7__gfpga at time =                 7500
# Mismatch on n1_odata_p0_6__gfpga at time =                 7500
# Mismatch on n1_odata_p0_5__gfpga at time =                 7500
# Mismatch on n1_odata_p0_4__gfpga at time =                 7500
# Mismatch on n1_odata_p0_3__gfpga at time =                 7500
# Mismatch on n1_odata_p0_2__gfpga at time =                 7500
# Mismatch on n1_odata_p0_1__gfpga at time =                 7500
# Mismatch on n1_odata_p0_0__gfpga at time =                 7500
# Mismatch on n1_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n1_ordy_p0_0__gfpga at time =                 7500
# Mismatch on n0_ovalid_p0_gfpga at time =                 7500
# Mismatch on n0_odata_p0_34__gfpga at time =                 7500
# Mismatch on n0_odata_p0_33__gfpga at time =                 7500
# Mismatch on n0_odata_p0_32__gfpga at time =                 7500
# Mismatch on n0_odata_p0_31__gfpga at time =                 7500
# Mismatch on n0_odata_p0_30__gfpga at time =                 7500
# Mismatch on n0_odata_p0_29__gfpga at time =                 7500
# Mismatch on n0_odata_p0_28__gfpga at time =                 7500
# Mismatch on n0_odata_p0_27__gfpga at time =                 7500
# Mismatch on n0_odata_p0_26__gfpga at time =                 7500
# Mismatch on n0_odata_p0_25__gfpga at time =                 7500
# Mismatch on n0_odata_p0_24__gfpga at time =                 7500
# Mismatch on n0_odata_p0_23__gfpga at time =                 7500
# Mismatch on n0_odata_p0_22__gfpga at time =                 7500
# Mismatch on n0_odata_p0_21__gfpga at time =                 7500
# Mismatch on n0_odata_p0_20__gfpga at time =                 7500
# Mismatch on n0_odata_p0_19__gfpga at time =                 7500
# Mismatch on n0_odata_p0_18__gfpga at time =                 7500
# Mismatch on n0_odata_p0_17__gfpga at time =                 7500
# Mismatch on n0_odata_p0_16__gfpga at time =                 7500
# Mismatch on n0_odata_p0_15__gfpga at time =                 7500
# Mismatch on n0_odata_p0_14__gfpga at time =                 7500
# Mismatch on n0_odata_p0_13__gfpga at time =                 7500
# Mismatch on n0_odata_p0_12__gfpga at time =                 7500
# Mismatch on n0_odata_p0_11__gfpga at time =                 7500
# Mismatch on n0_odata_p0_10__gfpga at time =                 7500
# Mismatch on n0_odata_p0_9__gfpga at time =                 7500
# Mismatch on n0_odata_p0_8__gfpga at time =                 7500
# Mismatch on n0_odata_p0_7__gfpga at time =                 7500
# Mismatch on n0_odata_p0_6__gfpga at time =                 7500
# Mismatch on n0_odata_p0_5__gfpga at time =                 7500
# Mismatch on n0_odata_p0_4__gfpga at time =                 7500
# Mismatch on n0_odata_p0_3__gfpga at time =                 7500
# Mismatch on n0_odata_p0_2__gfpga at time =                 7500
# Mismatch on n0_odata_p0_1__gfpga at time =                 7500
# Mismatch on n0_odata_p0_0__gfpga at time =                 7500
# Mismatch on n0_ordy_p0_1__gfpga at time =                 7500
# Mismatch on n0_ordy_p0_0__gfpga at time =                 7500
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n1 send 100000112 
#          16 n3 send 100000131 
#          16 n5 send 100000058 
#          16 n8 send 4000b3000 
#          17 n1 send 4000e1000 
#          17 n3 send 4000e1000 
#          17 n4 send 300000148 
#          17 n5 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n1 send 2000e2000 
#          18 n3 send 4000e2000 
#          18 n5 send 4000e2000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#          19 n0 send 300000104 
#          19 n3 send 4000e3000 
#          19 n5 send 4000e3000 
#          19 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          20 n3 send 2000e4000 
#          20 n4 send 100000145 
#          20 n5 send 2000e4000 
#          20 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#                  21 n3 recv 100000004 
#          21 n1 send 100000118 
#          21 n4 send 400121000 
#          21 n8 send 400121000 
#          22 n0 send 100000104 
#          22 n1 send 400131000 
#          22 n4 send 400122000 
#          22 n7 send 300000174 
#          22 n8 send 200122000 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          23 n0 send 400141000 
#          23 n1 send 200132000 
#          23 n4 send 400123000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          24 n0 send 200142000 
#          24 n4 send 200124000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          25 n7 send 100000172 
#          26 n1 send 100000114 
#          26 n7 send 400171000 
#          27 n0 send 100000102 
#          27 n1 send 400181000 
#          27 n4 send 100000147 
#          27 n7 send 400172000 
#          28 n0 send 400191000 
#          28 n1 send 400182000 
#          28 n4 send 400191000 
#          28 n7 send 400173000 
#          29 n0 send 200192000 
#          29 n1 send 400183000 
#          29 n4 send 200192000 
#          29 n7 send 200174000 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          30 n1 send 200184000 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
#          32 n4 send 100000143 
#          33 n4 send 2001e1000 
# *** send (src: 4 dst: 3 vch: 0 len: 3) *** 
# 
# 
# *** statistics (        221) *** 
# n0_sent          10 	 n0_recv           0 
# n1_sent          12 	 n1_recv           0 
# n2_sent           3 	 n2_recv           0 
# n3_sent           6 	 n3_recv           1 
# n4_sent          13 	 n4_recv           0 
# n5_sent           6 	 n5_recv           0 
# n6_sent           1 	 n6_recv           0 
# n7_sent          10 	 n7_recv           0 
# n8_sent           8 	 n8_recv           0 
# total_sent          69 	 total_recv           1 
# 
# 
# Simulation Failed with         342 error(s)
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(9081)
#    Time: 1107500 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 9081
ls
# arch
# benchmark
# fabric_hierarchy.txt
# netlist_renaming.xml
# noc.blif
# noc_formal.vcd
# noc.net
# noc.net.post_routing
# noc_output_verilog.v
# noc.place
# noc.route
# noc_run.openfpga
# noc_template.openfpga
# noc_yosys_out.blif
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_noc_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# vpr_stat.result
# vpr_stdout.log
# vsim.wlf
# work
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
cd ./../../../nocgen-files
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
ls
# arch
# benchmark
# fabric_hierarchy.txt
# netlist_renaming.xml
# noc.blif
# noc_formal.vcd
# noc.net
# noc.net.post_routing
# noc_output_verilog.v
# noc.place
# noc.route
# noc_run.openfpga
# noc_template.openfpga
# noc_yosys_out.blif
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_noc_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# vpr_stat.result
# vpr_stdout.log
# vsim.wlf
# work
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
ls
# arch
# benchmark
# fabric_hierarchy.txt
# netlist_renaming.xml
# noc.blif
# noc_formal.vcd
# noc.net
# noc.net.post_routing
# noc_output_verilog.v
# noc.place
# noc.route
# noc_run.openfpga
# noc_template.openfpga
# noc_yosys_out.blif
# openfpgashell.log
# packing_pin_util.rpt
# pre_pack.report_timing.setup.rpt
# report_timing.hold.rpt
# report_timing.setup.rpt
# report_unconstrained_timing.hold.rpt
# report_unconstrained_timing.setup.rpt
# rewritten_noc_yosys_out.blif
# SDC
# SDC_analysis
# SRC
# vpr_stat.result
# vpr_stdout.log
# vsim.wlf
# work
# yosys_output.log
# yosys_rewrite_0.ys
# yosys_rewrite_1.ys
# yosys_rewrite_output_0.log
# yosys_rewrite_output_1.log
# yosys.ys
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:56:57 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1398): (vlog-2388) 'n0_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(51).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1399): (vlog-2388) 'n0_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(52).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1399): (vlog-13311) 'n0_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1407): (vlog-2388) 'n1_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(88).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1408): (vlog-2388) 'n1_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(89).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1408): (vlog-13311) 'n1_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1416): (vlog-2388) 'n2_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(125).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1417): (vlog-2388) 'n2_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(126).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1417): (vlog-13311) 'n2_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1425): (vlog-2388) 'n3_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(162).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1426): (vlog-2388) 'n3_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(163).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1426): (vlog-13311) 'n3_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1434): (vlog-2388) 'n4_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(199).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1435): (vlog-2388) 'n4_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(200).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1435): (vlog-13311) 'n4_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1443): (vlog-2388) 'n5_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(236).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1444): (vlog-2388) 'n5_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(237).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1444): (vlog-13311) 'n5_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1452): (vlog-2388) 'n6_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(273).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1453): (vlog-2388) 'n6_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(274).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1453): (vlog-13311) 'n6_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1461): (vlog-2388) 'n7_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(310).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1462): (vlog-2388) 'n7_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(311).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1462): (vlog-13311) 'n7_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1470): (vlog-2388) 'n8_ivalid_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(347).
# ** Error (suppressible): ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1471): (vlog-2388) 'n8_ivch_p0' already declared in this scope (noc_top_formal_verification_random_tb) at ./SRC/noc_formal_random_top_tb.v(348).
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(20)
# ** at ./SRC/noc_formal_random_top_tb.v(1471): (vlog-13311) 'n8_ivch_p0' already declared in this scope ('noc_top_formal_verification_random_tb') with a type.
# End time: 20:56:59 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 27, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:00:22 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# ** Error: ** while parsing file included at ./SRC/noc_include_netlists.v(21)
# ** at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(4): Cannot find `include file "define.h" in directories:
#     /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src
# End time: 21:00:24 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:01:20 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Compiling module router2
# -- Compiling module inputc
# -- Compiling module cb
# -- Compiling module outputc
# -- Compiling module vcmux
# -- Compiling module vc
# -- Compiling module rtcomp
# -- Compiling module fifo
# -- Compiling module muxcont
# -- Compiling module mux
# -- Compiling module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc
# 	noc_test
# End time: 21:01:21 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 21:01:54 on Aug 10,2024, Elapsed time: 1:21:45
# Errors: 0, Warnings: 19, Suppressed Errors: 238
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:01:54 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1668): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1668): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1668): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1669): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1669): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1669): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1670): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1670): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1670): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1671): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1671): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1671): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1672): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1672): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1672): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1673): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1673): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1673): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1674): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1674): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1674): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1675): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1675): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1675): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1676): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovalid_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1676): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovch_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1676): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.odata_0'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1680): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1680): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1680): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1681): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1681): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1681): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1682): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1682): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1682): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1683): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1683): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1683): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1684): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1684): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1684): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1685): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1685): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1685): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1686): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1686): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1686): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1687): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1687): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1687): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1688): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovalid_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1688): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovch_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1688): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.odata_1'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1692): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1692): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1692): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1693): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1693): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1693): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1694): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1694): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1694): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1695): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1695): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1695): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1696): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1696): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1696): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1697): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1697): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1697): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1698): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1698): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1698): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1699): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1699): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1699): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1700): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovalid_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1700): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovch_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1700): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.odata_2'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1704): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1704): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1704): (vopt-7063) Failed to find 'n0' in hierarchical name 'noc.n0.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1705): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1705): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1705): (vopt-7063) Failed to find 'n1' in hierarchical name 'noc.n1.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1706): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1706): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1706): (vopt-7063) Failed to find 'n2' in hierarchical name 'noc.n2.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1707): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1707): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1707): (vopt-7063) Failed to find 'n3' in hierarchical name 'noc.n3.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1708): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1708): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1708): (vopt-7063) Failed to find 'n4' in hierarchical name 'noc.n4.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1709): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1709): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1709): (vopt-7063) Failed to find 'n5' in hierarchical name 'noc.n5.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1710): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1710): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1710): (vopt-7063) Failed to find 'n6' in hierarchical name 'noc.n6.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1711): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1711): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1711): (vopt-7063) Failed to find 'n7' in hierarchical name 'noc.n7.odata_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1712): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovalid_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1712): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.ovch_3'.
#         Region: noc_test
# ** Error (suppressible): /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(1712): (vopt-7063) Failed to find 'n8' in hierarchical name 'noc.n8.odata_3'.
#         Region: noc_test
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=108, Warnings=1.
# Error loading design
# End time: 21:01:58 on Aug 10,2024, Elapsed time: 0:00:04
# Errors: 108, Warnings: 1, Suppressed Errors: 2841
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:03:58 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc
# 	noc_test
# End time: 21:04:00 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:04:14 on Aug 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "vc(fast__9)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_test(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
add wave -position insertpoint sim:/noc_test/noc/*
add wave -position insertpoint sim:/noc_test/*
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n1 send 100000112 
#          16 n3 send 100000131 
#          16 n5 send 100000058 
#          16 n8 send 4000b3000 
#          17 n1 send 4000e1000 
#          17 n3 send 4000e1000 
#          17 n4 send 300000148 
#          17 n5 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n1 send 2000e2000 
#          18 n3 send 4000e2000 
#          18 n5 send 4000e2000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#          19 n0 send 300000104 
#          19 n3 send 4000e3000 
#          19 n5 send 4000e3000 
#          19 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          20 n3 send 2000e4000 
#          20 n4 send 100000145 
#          20 n5 send 2000e4000 
#          20 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#                  21 n6 recv 100000074 
#          21 n1 send 100000118 
#          21 n4 send 400121000 
#          21 n8 send 400121000 
#          22 n0 send 100000104 
#          22 n1 send 400131000 
#          22 n4 send 400122000 
#          22 n7 send 300000174 
#          22 n8 send 200122000 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          23 n0 send 400141000 
#          23 n1 send 200132000 
#          23 n4 send 400123000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          24 n0 send 200142000 
#          24 n4 send 200124000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          25 n7 send 100000172 
#          26 n1 send 100000114 
#          26 n7 send 400171000 
#          27 n0 send 100000102 
#          27 n1 send 400181000 
#          27 n4 send 100000147 
#          27 n7 send 400172000 
#          28 n0 send 400191000 
#          28 n1 send 400182000 
#          28 n4 send 400191000 
#          28 n7 send 400173000 
#          29 n0 send 200192000 
#          29 n1 send 400183000 
#          29 n4 send 200192000 
#          29 n7 send 200174000 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          30 n1 send 200184000 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
#          32 n4 send 100000143 
#          33 n4 send 2001e1000 
# *** send (src: 4 dst: 3 vch: 0 len: 3) *** 
# 
# 
# *** statistics (        221) *** 
# n0_sent          10 	 n0_recv           0 
# n1_sent          12 	 n1_recv           0 
# n2_sent           3 	 n2_recv           0 
# n3_sent           6 	 n3_recv           0 
# n4_sent          13 	 n4_recv           0 
# n5_sent           6 	 n5_recv           0 
# n6_sent           1 	 n6_recv           1 
# n7_sent          10 	 n7_recv           0 
# n8_sent           8 	 n8_recv           0 
# total_sent          69 	 total_recv           1 
# 
# 
# ** Note: $finish    : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(907)
#    Time: 1107500 ps  Iteration: 0  Instance: /noc_test
# 1
# Break in Module noc_test at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v line 907
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:15:51 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification
# 	noc_test
# End time: 21:15:53 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 21:16:36 on Aug 10,2024, Elapsed time: 0:12:22
# Errors: 0, Warnings: 1, Suppressed Errors: 5715
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:16:36 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_test(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n8 File: ./benchmark/noc_bench.v Line: 746
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n6 send 100000067 
#          16 n8 send 4000b3000 
#          17 n1 send 100000112 
#          17 n3 send 100000131 
#          17 n5 send 100000058 
#          17 n6 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n0 send 300000104 
#          18 n1 send 4000e1000 
#          18 n2 send 300000123 
#          18 n3 send 4000e1000 
#          18 n4 send 300000148 
#          18 n5 send 4000e1000 
#          18 n6 send 4000e2000 
#          18 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 2 dst: 1 vch: 0 len: 4) *** 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          19 n1 send 2000e2000 
#          19 n3 send 4000e2000 
#          19 n5 send 4000e2000 
#          19 n6 send 2000e3000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
# *** send (src: 6 dst: 7 vch: 1 len: 5) *** 
#          20 n3 send 4000e3000 
#          20 n5 send 4000e3000 
#                  21 n3 recv 100000004 
#                  21 n4 recv 300000115 
#          21 n2 send 100000021 
#          21 n3 send 2000e4000 
#          21 n5 send 2000e4000 
#          21 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#          22 n0 send 100000104 
#          22 n2 send 400131000 
#          22 n6 send 100000167 
#          22 n8 send 400121000 
#                  22 n3 recv 4000b1000 
#                  23 n3 recv 2000b2000 
#          23 n0 send 400131000 
#          23 n1 send 100000118 
#          23 n2 send 400132000 
#          23 n4 send 100000145 
#          23 n6 send 400141000 
#          23 n8 send 200122000 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          24 n0 send 200132000 
#          24 n1 send 400141000 
#          24 n2 send 200133000 
#          24 n3 send 100000036 
#          24 n4 send 400131000 
#          24 n5 send 100000152 
#          24 n6 send 400142000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 2 dst: 5 vch: 1 len: 4) *** 
#                  25 n2 recv 100000112 
#                  25 n3 recv 100000074 
#                  25 n4 recv 100000025 
#          25 n1 send 200142000 
#          25 n3 send 400161000 
#          25 n4 send 400132000 
#          25 n5 send 400161000 
#          25 n6 send 400143000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          26 n3 send 400162000 
#          26 n4 send 400133000 
#          26 n5 send 400162000 
#          26 n6 send 200144000 
#          26 n8 send 100000084 
#                  26 n2 recv 4000e1000 
#                  26 n3 recv 4000b1000 
#                  26 n4 recv 4000b1000 
# *** send (src: 6 dst: 8 vch: 1 len: 1) *** 
#                  27 n2 recv 2000e2000 
#                  27 n3 recv 2000b2000 
#                  27 n4 recv 2000b2000 
#          27 n2 send 100000125 
#          27 n3 send 400163000 
#          27 n4 send 200134000 
#          27 n5 send 400163000 
#          27 n8 send 400181000 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          28 n2 send 400191000 
#          28 n3 send 200164000 
#          28 n5 send 200164000 
#          28 n8 send 200182000 
# *** send (src: 3 dst: 2 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 7 vch: 0 len: 2) *** 
# *** send (src: 8 dst: 1 vch: 1 len: 2) *** 
#                  29 n1 recv 100000021 
#                  29 n3 recv 300000104 
#                  29 n4 recv 300000165 
#                  29 n6 recv 300000058 
#          29 n1 send 100000114 
#          29 n2 send 400192000 
#          30 n1 send 4001a1000 
#          30 n2 send 200193000 
#          30 n6 send 300000168 
#                  30 n1 recv 400131000 
# *** send (src: 2 dst: 7 vch: 1 len: 3) *** 
# *** send (src: 6 dst: 4 vch: 0 len: 1) *** 
#                  31 n1 recv 400132000 
#                  31 n4 recv 100000145 
#                  31 n6 recv 300000148 
#          31 n1 send 4001a2000 
#          31 n3 send 100000132 
#          31 n5 send 100000057 
#          31 n7 send 300000174 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
#          32 n1 send 4001a3000 
#          32 n3 send 2001d1000 
#          32 n5 send 2001d1000 
#                  32 n1 recv 200133000 
#                  32 n4 recv 400131000 
# *** send (src: 3 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 5 dst: 2 vch: 0 len: 5) *** 
#                  33 n2 recv 100000152 
#                  33 n4 recv 400132000 
#          33 n0 send 100000102 
#          33 n1 send 2001a4000 
#          33 n6 send 300000064 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
# *** send (src: 6 dst: 8 vch: 0 len: 5) *** 
#          34 n0 send 400191000 
#          34 n2 send 100000127 
#                  34 n2 recv 400161000 
#                  34 n4 recv 400133000 
#                  34 n6 recv 300000168 
#                  35 n1 recv 100000131 
#                  35 n2 recv 400162000 
#                  35 n3 recv 100000104 
#                  35 n4 recv 200134000 
#          35 n0 send 200192000 
#          35 n2 send 4001f1000 
#          35 n4 send 100000147 
#          35 n7 send 100000172 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
#          36 n1 send 100000013 
#          36 n2 send 2001f2000 
#          36 n4 send 4001c1000 
#          36 n7 send 400201000 
#                  36 n1 recv 4000e1000 
#                  36 n2 recv 400163000 
#                  36 n3 recv 400131000 
#                  36 n6 recv 100000058 
# *** send (src: 2 dst: 8 vch: 0 len: 5) *** 
#                  37 n1 recv 4000e2000 
#                  37 n2 recv 200164000 
#                  37 n3 recv 200132000 
#                  37 n4 recv 300000175 
#                  37 n6 recv 4000e1000 
#          37 n1 send 200221000 
#          37 n4 send 2001c2000 
#          37 n6 send 100000068 
#          37 n7 send 400202000 
# *** send (src: 1 dst: 4 vch: 1 len: 4) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
#          38 n0 send 100000008 
#          38 n6 send 400221000 
#          38 n7 send 400203000 
#                  38 n1 recv 4000e3000 
#                  38 n6 recv 4000e2000 
#                  39 n1 recv 2000e4000 
#                  39 n4 recv 100000125 
#                  39 n6 recv 4000e3000 
#          39 n0 send 200241000 
#          39 n2 send 100000028 
#          39 n6 send 400222000 
#          39 n7 send 200204000 
# *** send (src: 0 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          40 n2 send 400251000 
#          40 n3 send 100000132 
#          40 n6 send 400223000 
#                  40 n4 recv 400191000 
#                  40 n6 recv 2000e4000 
#                  41 n3 recv 300000064 
#                  41 n4 recv 400192000 
#          41 n2 send 400252000 
#          41 n3 send 400211000 
#          41 n6 send 200224000 
# *** send (src: 6 dst: 5 vch: 1 len: 5) *** 
#          42 n0 send 300000103 
#          42 n2 send 400253000 
#          42 n3 send 200212000 
#          42 n7 send 100000078 
#                  42 n4 recv 200193000 
#                  42 n6 recv 100000068 
# *** send (src: 0 dst: 6 vch: 0 len: 1) *** 
# *** send (src: 3 dst: 6 vch: 1 len: 1) *** 
#                  43 n3 recv 300000174 
#                  43 n6 recv 400221000 
#          43 n2 send 200254000 
#          43 n7 send 400281000 
# *** send (src: 2 dst: 8 vch: 1 len: 5) *** 
#          44 n6 send 100000165 
#          44 n7 send 400282000 
#                  44 n6 recv 400222000 
#                  45 n6 recv 400223000 
#          45 n0 send 300000006 
#          45 n6 send 4002a1000 
#          45 n7 send 200283000 
# *** send (src: 0 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 1 vch: 1 len: 5) *** 
#          46 n6 send 4002a2000 
#                  46 n6 recv 200224000 
#          47 n1 send 100000114 
#          47 n6 send 4002a3000 
#                  48 n6 recv 100000118 
#          48 n0 send 300000103 
#          48 n1 send 400261000 
#          48 n6 send 2002a4000 
# *** send (src: 0 dst: 5 vch: 0 len: 4) *** 
# *** send (src: 6 dst: 4 vch: 1 len: 5) *** 
#          49 n1 send 400262000 
#                  49 n6 recv 400141000 
#                  50 n6 recv 200142000 
#          50 n1 send 200263000 
# *** send (src: 1 dst: 3 vch: 0 len: 1) *** 
#          51 n0 send 100000005 
#                  51 n3 recv 100000114 
#                  52 n3 recv 4001a1000 
#                  52 n6 recv 100000008 
#          52 n0 send 400311000 
#          52 n6 send 100000164 
#          53 n0 send 400312000 
#          53 n1 send 300000013 
#          53 n6 send 400311000 
#                  53 n3 recv 4001a2000 
#                  53 n6 recv 200241000 
# *** send (src: 1 dst: 2 vch: 1 len: 2) *** 
#                  54 n3 recv 4001a3000 
#          54 n0 send 200313000 
#          54 n6 send 400312000 
# *** send (src: 0 dst: 4 vch: 1 len: 4) *** 
#          55 n6 send 400313000 
#                  55 n3 recv 2001a4000 
#                  55 n6 recv 100000078 
#                  56 n4 recv 100000165 
#                  56 n6 recv 400281000 
#          56 n1 send 100000112 
#          56 n6 send 200314000 
# *** send (src: 6 dst: 0 vch: 1 len: 3) *** 
#          57 n1 send 200361000 
#                  57 n4 recv 4002a1000 
#                  57 n6 recv 400282000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#                  58 n4 recv 4002a2000 
#                  58 n6 recv 200283000 
#                  59 n4 recv 4002a3000 
#          60 n6 send 100000160 
#                  60 n3 recv 100000164 
#                  60 n4 recv 2002a4000 
#                  61 n3 recv 400311000 
#          61 n6 send 400391000 
#          62 n6 send 200392000 
#                  62 n3 recv 400312000 
# *** send (src: 6 dst: 7 vch: 1 len: 2) *** 
#                  63 n3 recv 400313000 
#                  64 n3 recv 200314000 
#                  66 n3 recv 100000114 
#                  67 n3 recv 400261000 
#          68 n6 send 100000167 
#                  68 n3 recv 400262000 
#                  69 n3 recv 200263000 
#          69 n6 send 2003f1000 
# *** send (src: 6 dst: 8 vch: 1 len: 5) *** 
#          73 n6 send 100000168 
#                  74 n0 recv 100000160 
#          74 n6 send 400461000 
#          75 n6 send 400462000 
#                  75 n0 recv 400391000 
#                  76 n0 recv 200392000 
#          76 n6 send 400463000 
#          77 n6 send 200464000 
#                  77 n6 recv 100000168 
# *** send (src: 6 dst: 2 vch: 0 len: 2) *** 
#                  78 n6 recv 400461000 
#                  79 n6 recv 400462000 
#          80 n6 send 100000062 
#                  80 n6 recv 400463000 
#                  81 n6 recv 200464000 
#          81 n6 send 2004e1000 
# *** send (src: 6 dst: 2 vch: 0 len: 5) *** 
#          85 n6 send 100000062 
#          86 n6 send 400521000 
#          87 n6 send 400522000 
#          88 n6 send 400523000 
#          89 n6 send 200524000 
# *** send (src: 6 dst: 0 vch: 1 len: 3) *** 
#          92 n6 send 100000160 
#          93 n6 send 4005a1000 
#          94 n6 send 2005a2000 
# *** send (src: 6 dst: 1 vch: 0 len: 4) *** 
#                 104 n0 recv 100000160 
#                 105 n0 recv 4005a1000 
#                 106 n0 recv 2005a2000 
# 
# 
# *** statistics (        306) *** 
# n0_sent          19 	 n0_recv           6 
# n1_sent          21 	 n1_recv           9 
# n2_sent          20 	 n2_recv           8 
# n3_sent          16 	 n3_recv          26 
# n4_sent          11 	 n4_recv          20 
# n5_sent          13 	 n5_recv           0 
# n6_sent          47 	 n6_recv          27 
# n7_sent          14 	 n7_recv           0 
# n8_sent          11 	 n8_recv           0 
# total_sent         172 	 total_recv          96 
# 
# 
# ** Note: $finish    : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(907)
#    Time: 1532500 ps  Iteration: 0  Instance: /noc_test
# 1
# Break in Module noc_test at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v line 907
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:17:49 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc
# 	noc_test
# End time: 21:17:50 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 21:18:10 on Aug 10,2024, Elapsed time: 0:01:34
# Errors: 0, Warnings: 151
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:18:10 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_test(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n1 send 100000112 
#          16 n3 send 100000131 
#          16 n5 send 100000058 
#          16 n8 send 4000b3000 
#          17 n1 send 4000e1000 
#          17 n3 send 4000e1000 
#          17 n4 send 300000148 
#          17 n5 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n1 send 2000e2000 
#          18 n3 send 4000e2000 
#          18 n5 send 4000e2000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#          19 n0 send 300000104 
#          19 n3 send 4000e3000 
#          19 n5 send 4000e3000 
#          19 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          20 n3 send 2000e4000 
#          20 n4 send 100000145 
#          20 n5 send 2000e4000 
#          20 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#                  21 n6 recv 100000074 
#          21 n1 send 100000118 
#          21 n4 send 400121000 
#          21 n8 send 400121000 
#          22 n0 send 100000104 
#          22 n1 send 400131000 
#          22 n4 send 400122000 
#          22 n7 send 300000174 
#          22 n8 send 200122000 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          23 n0 send 400141000 
#          23 n1 send 200132000 
#          23 n4 send 400123000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          24 n0 send 200142000 
#          24 n4 send 200124000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          25 n7 send 100000172 
#          26 n1 send 100000114 
#          26 n7 send 400171000 
#          27 n0 send 100000102 
#          27 n1 send 400181000 
#          27 n4 send 100000147 
#          27 n7 send 400172000 
#          28 n0 send 400191000 
#          28 n1 send 400182000 
#          28 n4 send 400191000 
#          28 n7 send 400173000 
#          29 n0 send 200192000 
#          29 n1 send 400183000 
#          29 n4 send 200192000 
#          29 n7 send 200174000 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          30 n1 send 200184000 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
#          32 n4 send 100000143 
#          33 n4 send 2001e1000 
# *** send (src: 4 dst: 3 vch: 0 len: 3) *** 
# 
# 
# *** statistics (        221) *** 
# n0_sent          10 	 n0_recv           0 
# n1_sent          12 	 n1_recv           0 
# n2_sent           3 	 n2_recv           0 
# n3_sent           6 	 n3_recv           0 
# n4_sent          13 	 n4_recv           0 
# n5_sent           6 	 n5_recv           0 
# n6_sent           1 	 n6_recv           1 
# n7_sent          10 	 n7_recv           0 
# n8_sent           8 	 n8_recv           0 
# total_sent          69 	 total_recv           1 
# 
# 
# ** Note: $finish    : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(907)
#    Time: 1107500 ps  Iteration: 0  Instance: /noc_test
# 1
# Break in Module noc_test at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v line 907
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:30:24 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification
# 	noc_test
# End time: 21:30:26 on Aug 10,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 21:30:46 on Aug 10,2024, Elapsed time: 0:12:36
# Errors: 0, Warnings: 1, Suppressed Errors: 5715
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:30:46 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_test(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3-rtl.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_test/noc/n8 File: ./benchmark/noc_bench.v Line: 746
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n6 send 100000067 
#          16 n8 send 4000b3000 
#          17 n1 send 100000112 
#          17 n3 send 100000131 
#          17 n5 send 100000058 
#          17 n6 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n0 send 300000104 
#          18 n1 send 4000e1000 
#          18 n2 send 300000123 
#          18 n3 send 4000e1000 
#          18 n4 send 300000148 
#          18 n5 send 4000e1000 
#          18 n6 send 4000e2000 
#          18 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 2 dst: 1 vch: 0 len: 4) *** 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          19 n1 send 2000e2000 
#          19 n3 send 4000e2000 
#          19 n5 send 4000e2000 
#          19 n6 send 2000e3000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
# *** send (src: 6 dst: 7 vch: 1 len: 5) *** 
#          20 n3 send 4000e3000 
#          20 n5 send 4000e3000 
#                  21 n3 recv 100000004 
#                  21 n4 recv 300000115 
#          21 n2 send 100000021 
#          21 n3 send 2000e4000 
#          21 n5 send 2000e4000 
#          21 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#          22 n0 send 100000104 
#          22 n2 send 400131000 
#          22 n6 send 100000167 
#          22 n8 send 400121000 
#                  22 n3 recv 4000b1000 
#                  23 n3 recv 2000b2000 
#          23 n0 send 400131000 
#          23 n1 send 100000118 
#          23 n2 send 400132000 
#          23 n4 send 100000145 
#          23 n6 send 400141000 
#          23 n8 send 200122000 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          24 n0 send 200132000 
#          24 n1 send 400141000 
#          24 n2 send 200133000 
#          24 n3 send 100000036 
#          24 n4 send 400131000 
#          24 n5 send 100000152 
#          24 n6 send 400142000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 2 dst: 5 vch: 1 len: 4) *** 
#                  25 n2 recv 100000112 
#                  25 n3 recv 100000074 
#                  25 n4 recv 100000025 
#          25 n1 send 200142000 
#          25 n3 send 400161000 
#          25 n4 send 400132000 
#          25 n5 send 400161000 
#          25 n6 send 400143000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          26 n3 send 400162000 
#          26 n4 send 400133000 
#          26 n5 send 400162000 
#          26 n6 send 200144000 
#          26 n8 send 100000084 
#                  26 n2 recv 4000e1000 
#                  26 n3 recv 4000b1000 
#                  26 n4 recv 4000b1000 
# *** send (src: 6 dst: 8 vch: 1 len: 1) *** 
#                  27 n2 recv 2000e2000 
#                  27 n3 recv 2000b2000 
#                  27 n4 recv 2000b2000 
#          27 n2 send 100000125 
#          27 n3 send 400163000 
#          27 n4 send 200134000 
#          27 n5 send 400163000 
#          27 n8 send 400181000 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          28 n2 send 400191000 
#          28 n3 send 200164000 
#          28 n5 send 200164000 
#          28 n8 send 200182000 
# *** send (src: 3 dst: 2 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 7 vch: 0 len: 2) *** 
# *** send (src: 8 dst: 1 vch: 1 len: 2) *** 
#                  29 n1 recv 100000021 
#                  29 n3 recv 300000104 
#                  29 n4 recv 300000165 
#                  29 n6 recv 300000058 
#          29 n1 send 100000114 
#          29 n2 send 400192000 
#          30 n1 send 4001a1000 
#          30 n2 send 200193000 
#          30 n6 send 300000168 
#                  30 n1 recv 400131000 
# *** send (src: 2 dst: 7 vch: 1 len: 3) *** 
# *** send (src: 6 dst: 4 vch: 0 len: 1) *** 
#                  31 n1 recv 400132000 
#                  31 n4 recv 100000145 
#                  31 n6 recv 300000148 
#          31 n1 send 4001a2000 
#          31 n3 send 100000132 
#          31 n5 send 100000057 
#          31 n7 send 300000174 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
#          32 n1 send 4001a3000 
#          32 n3 send 2001d1000 
#          32 n5 send 2001d1000 
#                  32 n1 recv 200133000 
#                  32 n4 recv 400131000 
# *** send (src: 3 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 5 dst: 2 vch: 0 len: 5) *** 
#                  33 n2 recv 100000152 
#                  33 n4 recv 400132000 
#          33 n0 send 100000102 
#          33 n1 send 2001a4000 
#          33 n6 send 300000064 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
# *** send (src: 6 dst: 8 vch: 0 len: 5) *** 
#          34 n0 send 400191000 
#          34 n2 send 100000127 
#                  34 n2 recv 400161000 
#                  34 n4 recv 400133000 
#                  34 n6 recv 300000168 
#                  35 n1 recv 100000131 
#                  35 n2 recv 400162000 
#                  35 n3 recv 100000104 
#                  35 n4 recv 200134000 
#          35 n0 send 200192000 
#          35 n2 send 4001f1000 
#          35 n4 send 100000147 
#          35 n7 send 100000172 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
#          36 n1 send 100000013 
#          36 n2 send 2001f2000 
#          36 n4 send 4001c1000 
#          36 n7 send 400201000 
#                  36 n1 recv 4000e1000 
#                  36 n2 recv 400163000 
#                  36 n3 recv 400131000 
#                  36 n6 recv 100000058 
# *** send (src: 2 dst: 8 vch: 0 len: 5) *** 
#                  37 n1 recv 4000e2000 
#                  37 n2 recv 200164000 
#                  37 n3 recv 200132000 
#                  37 n4 recv 300000175 
#                  37 n6 recv 4000e1000 
#          37 n1 send 200221000 
#          37 n4 send 2001c2000 
#          37 n6 send 100000068 
#          37 n7 send 400202000 
# *** send (src: 1 dst: 4 vch: 1 len: 4) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
#          38 n0 send 100000008 
#          38 n6 send 400221000 
#          38 n7 send 400203000 
#                  38 n1 recv 4000e3000 
#                  38 n6 recv 4000e2000 
#                  39 n1 recv 2000e4000 
#                  39 n4 recv 100000125 
#                  39 n6 recv 4000e3000 
#          39 n0 send 200241000 
#          39 n2 send 100000028 
#          39 n6 send 400222000 
#          39 n7 send 200204000 
# *** send (src: 0 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          40 n2 send 400251000 
#          40 n3 send 100000132 
#          40 n6 send 400223000 
#                  40 n4 recv 400191000 
#                  40 n6 recv 2000e4000 
#                  41 n3 recv 300000064 
#                  41 n4 recv 400192000 
#          41 n2 send 400252000 
#          41 n3 send 400211000 
#          41 n6 send 200224000 
# *** send (src: 6 dst: 5 vch: 1 len: 5) *** 
#          42 n0 send 300000103 
#          42 n2 send 400253000 
#          42 n3 send 200212000 
#          42 n7 send 100000078 
#                  42 n4 recv 200193000 
#                  42 n6 recv 100000068 
# *** send (src: 0 dst: 6 vch: 0 len: 1) *** 
# *** send (src: 3 dst: 6 vch: 1 len: 1) *** 
#                  43 n3 recv 300000174 
#                  43 n6 recv 400221000 
#          43 n2 send 200254000 
#          43 n7 send 400281000 
# *** send (src: 2 dst: 8 vch: 1 len: 5) *** 
#          44 n6 send 100000165 
#          44 n7 send 400282000 
#                  44 n6 recv 400222000 
#                  45 n6 recv 400223000 
#          45 n0 send 300000006 
#          45 n6 send 4002a1000 
#          45 n7 send 200283000 
# *** send (src: 0 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 1 vch: 1 len: 5) *** 
#          46 n6 send 4002a2000 
#                  46 n6 recv 200224000 
#          47 n1 send 100000114 
#          47 n6 send 4002a3000 
#                  48 n6 recv 100000118 
#          48 n0 send 300000103 
#          48 n1 send 400261000 
#          48 n6 send 2002a4000 
# *** send (src: 0 dst: 5 vch: 0 len: 4) *** 
# *** send (src: 6 dst: 4 vch: 1 len: 5) *** 
#          49 n1 send 400262000 
#                  49 n6 recv 400141000 
#                  50 n6 recv 200142000 
#          50 n1 send 200263000 
# *** send (src: 1 dst: 3 vch: 0 len: 1) *** 
#          51 n0 send 100000005 
#                  51 n3 recv 100000114 
#                  52 n3 recv 4001a1000 
#                  52 n6 recv 100000008 
#          52 n0 send 400311000 
#          52 n6 send 100000164 
#          53 n0 send 400312000 
#          53 n1 send 300000013 
#          53 n6 send 400311000 
#                  53 n3 recv 4001a2000 
#                  53 n6 recv 200241000 
# *** send (src: 1 dst: 2 vch: 1 len: 2) *** 
#                  54 n3 recv 4001a3000 
#          54 n0 send 200313000 
#          54 n6 send 400312000 
# *** send (src: 0 dst: 4 vch: 1 len: 4) *** 
#          55 n6 send 400313000 
#                  55 n3 recv 2001a4000 
#                  55 n6 recv 100000078 
#                  56 n4 recv 100000165 
#                  56 n6 recv 400281000 
#          56 n1 send 100000112 
#          56 n6 send 200314000 
# *** send (src: 6 dst: 0 vch: 1 len: 3) *** 
#          57 n1 send 200361000 
#                  57 n4 recv 4002a1000 
#                  57 n6 recv 400282000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#                  58 n4 recv 4002a2000 
#                  58 n6 recv 200283000 
#                  59 n4 recv 4002a3000 
#          60 n6 send 100000160 
#                  60 n3 recv 100000164 
#                  60 n4 recv 2002a4000 
#                  61 n3 recv 400311000 
#          61 n6 send 400391000 
#          62 n6 send 200392000 
#                  62 n3 recv 400312000 
# *** send (src: 6 dst: 7 vch: 1 len: 2) *** 
#                  63 n3 recv 400313000 
#                  64 n3 recv 200314000 
#                  66 n3 recv 100000114 
#                  67 n3 recv 400261000 
#          68 n6 send 100000167 
#                  68 n3 recv 400262000 
#                  69 n3 recv 200263000 
#          69 n6 send 2003f1000 
# *** send (src: 6 dst: 8 vch: 1 len: 5) *** 
#          73 n6 send 100000168 
#                  74 n0 recv 100000160 
#          74 n6 send 400461000 
#          75 n6 send 400462000 
#                  75 n0 recv 400391000 
#                  76 n0 recv 200392000 
#          76 n6 send 400463000 
#          77 n6 send 200464000 
#                  77 n6 recv 100000168 
# *** send (src: 6 dst: 2 vch: 0 len: 2) *** 
#                  78 n6 recv 400461000 
#                  79 n6 recv 400462000 
#          80 n6 send 100000062 
#                  80 n6 recv 400463000 
#                  81 n6 recv 200464000 
#          81 n6 send 2004e1000 
# *** send (src: 6 dst: 2 vch: 0 len: 5) *** 
#          85 n6 send 100000062 
#          86 n6 send 400521000 
#          87 n6 send 400522000 
#          88 n6 send 400523000 
#          89 n6 send 200524000 
# *** send (src: 6 dst: 0 vch: 1 len: 3) *** 
#          92 n6 send 100000160 
#          93 n6 send 4005a1000 
#          94 n6 send 2005a2000 
# *** send (src: 6 dst: 1 vch: 0 len: 4) *** 
#                 104 n0 recv 100000160 
#                 105 n0 recv 4005a1000 
#                 106 n0 recv 2005a2000 
# 
# 
# *** statistics (        306) *** 
# n0_sent          19 	 n0_recv           6 
# n1_sent          21 	 n1_recv           9 
# n2_sent          20 	 n2_recv           8 
# n3_sent          16 	 n3_recv          26 
# n4_sent          11 	 n4_recv          20 
# n5_sent          13 	 n5_recv           0 
# n6_sent          47 	 n6_recv          27 
# n7_sent          14 	 n7_recv           0 
# n8_sent          11 	 n8_recv           0 
# total_sent         172 	 total_recv          96 
# 
# 
# ** Note: $finish    : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(908)
#    Time: 1532500 ps  Iteration: 0  Instance: /noc_test
# 1
# Break in Module noc_test at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v line 908
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:31:22 on Aug 10,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_test
# -- Scanning library directory './../../../nocgen-files/src'
# -- Skipping module router2
# -- Skipping module inputc
# -- Skipping module cb
# -- Skipping module outputc
# -- Skipping module vcmux
# -- Skipping module vc
# -- Skipping module rtcomp
# -- Skipping module fifo
# -- Skipping module muxcont
# -- Skipping module mux
# -- Skipping module arb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc
# 	noc_test
# End time: 21:31:23 on Aug 10,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_test  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 21:31:41 on Aug 10,2024, Elapsed time: 0:00:55
# Errors: 0, Warnings: 151
# vsim noc_test -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 21:31:41 on Aug 10,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_test(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_io_left(fast__1)
# Loading work.logical_tile_io_mode_io_(fast__1)
# Loading work.logical_tile_io_mode_physical__iopad(fast__1)
# Loading work.GPIO(fast__1)
# Loading work.direct_interc(fast__1)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.router2(fast)
# Loading work.inputc(fast)
# Loading work.vcmux(fast)
# Loading work.vc(fast)
# Loading work.vc(fast__1)
# Loading work.rtcomp(fast)
# Loading work.fifo(fast)
# Loading work.inputc(fast__1)
# Loading work.vc(fast__2)
# Loading work.vc(fast__3)
# Loading work.inputc(fast__2)
# Loading work.vc(fast__4)
# Loading work.vc(fast__5)
# Loading work.inputc(fast__3)
# Loading work.vc(fast__6)
# Loading work.vc(fast__7)
# Loading work.inputc(fast__4)
# Loading work.vc(fast__8)
# Loading work.vc(fast__9)
# Loading work.cb(fast)
# Loading work.muxcont(fast)
# Loading work.arb(fast)
# Loading work.muxcont(fast__1)
# Loading work.muxcont(fast__2)
# Loading work.muxcont(fast__3)
# Loading work.muxcont(fast__4)
# Loading work.mux(fast)
# Loading work.outputc(fast)
# Loading work.outputc(fast__1)
# Loading work.outputc(fast__2)
# Loading work.outputc(fast__3)
# Loading work.outputc(fast__4)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
run -all
# *** send (src: 0 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 1 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 5 vch: 0 len: 3) *** 
# *** send (src: 3 dst: 7 vch: 1 len: 1) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 1) *** 
# *** send (src: 6 dst: 5 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 4 vch: 0 len: 3) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 5) *** 
#          13 n0 send 100000004 
#          13 n1 send 300000115 
#          13 n2 send 100000025 
#          13 n3 send 300000137 
#          13 n4 send 100000143 
#          13 n5 send 300000058 
#          13 n6 send 300000165 
#          13 n7 send 100000074 
#          13 n8 send 100000187 
# *** send (src: 1 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 3 dst: 1 vch: 1 len: 5) *** 
# *** send (src: 5 dst: 8 vch: 0 len: 5) *** 
# *** send (src: 6 dst: 7 vch: 0 len: 4) *** 
#          14 n0 send 4000b1000 
#          14 n2 send 4000b1000 
#          14 n4 send 2000b1000 
#          14 n7 send 4000b1000 
#          14 n8 send 4000b1000 
# *** send (src: 4 dst: 8 vch: 1 len: 1) *** 
#          15 n0 send 2000b2000 
#          15 n2 send 2000b2000 
#          15 n7 send 2000b2000 
#          15 n8 send 4000b2000 
# *** send (src: 0 dst: 4 vch: 1 len: 1) *** 
# *** send (src: 2 dst: 3 vch: 1 len: 1) *** 
# *** send (src: 7 dst: 5 vch: 1 len: 1) *** 
#          16 n1 send 100000112 
#          16 n3 send 100000131 
#          16 n5 send 100000058 
#          16 n8 send 4000b3000 
#          17 n1 send 4000e1000 
#          17 n3 send 4000e1000 
#          17 n4 send 300000148 
#          17 n5 send 4000e1000 
#          17 n8 send 2000b4000 
# *** send (src: 4 dst: 5 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 7 vch: 1 len: 3) *** 
#          18 n1 send 2000e2000 
#          18 n3 send 4000e2000 
#          18 n5 send 4000e2000 
# *** send (src: 1 dst: 8 vch: 1 len: 3) *** 
#          19 n0 send 300000104 
#          19 n3 send 4000e3000 
#          19 n5 send 4000e3000 
#          19 n7 send 300000175 
# *** send (src: 0 dst: 4 vch: 1 len: 3) *** 
# *** send (src: 7 dst: 4 vch: 1 len: 1) *** 
#          20 n3 send 2000e4000 
#          20 n4 send 100000145 
#          20 n5 send 2000e4000 
#          20 n8 send 100000187 
# *** send (src: 3 dst: 6 vch: 0 len: 5) *** 
# *** send (src: 5 dst: 2 vch: 1 len: 5) *** 
#                  21 n6 recv 100000074 
#          21 n1 send 100000118 
#          21 n4 send 400121000 
#          21 n8 send 400121000 
#          22 n0 send 100000104 
#          22 n1 send 400131000 
#          22 n4 send 400122000 
#          22 n7 send 300000174 
#          22 n8 send 200122000 
# *** send (src: 7 dst: 2 vch: 1 len: 5) *** 
# *** send (src: 8 dst: 4 vch: 0 len: 3) *** 
#          23 n0 send 400141000 
#          23 n1 send 200132000 
#          23 n4 send 400123000 
# *** send (src: 1 dst: 4 vch: 1 len: 5) *** 
#          24 n0 send 200142000 
#          24 n4 send 200124000 
# *** send (src: 0 dst: 2 vch: 1 len: 3) *** 
# *** send (src: 4 dst: 7 vch: 1 len: 3) *** 
#          25 n7 send 100000172 
#          26 n1 send 100000114 
#          26 n7 send 400171000 
#          27 n0 send 100000102 
#          27 n1 send 400181000 
#          27 n4 send 100000147 
#          27 n7 send 400172000 
#          28 n0 send 400191000 
#          28 n1 send 400182000 
#          28 n4 send 400191000 
#          28 n7 send 400173000 
#          29 n0 send 200192000 
#          29 n1 send 400183000 
#          29 n4 send 200192000 
#          29 n7 send 200174000 
# *** send (src: 0 dst: 8 vch: 0 len: 2) *** 
# *** send (src: 4 dst: 3 vch: 1 len: 2) *** 
# *** send (src: 7 dst: 8 vch: 0 len: 4) *** 
#          30 n1 send 200184000 
# *** send (src: 1 dst: 3 vch: 0 len: 2) *** 
#          32 n4 send 100000143 
#          33 n4 send 2001e1000 
# *** send (src: 4 dst: 3 vch: 0 len: 3) *** 
# 
# 
# *** statistics (        221) *** 
# n0_sent          10 	 n0_recv           0 
# n1_sent          12 	 n1_recv           0 
# n2_sent           3 	 n2_recv           0 
# n3_sent           6 	 n3_recv           0 
# n4_sent          13 	 n4_recv           0 
# n5_sent           6 	 n5_recv           0 
# n6_sent           1 	 n6_recv           1 
# n7_sent          10 	 n7_recv           0 
# n8_sent           8 	 n8_recv           0 
# total_sent          69 	 total_recv           1 
# 
# 
# ** Note: $finish    : /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v(908)
#    Time: 1107500 ps  Iteration: 0  Instance: /noc_test
# 1
# Break in Module noc_test at /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/dummyR_3x3_dummyTb/MIN_ROUTE_CHAN_WIDTH/SRC/noc_test.v line 908
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:06:02 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Compiling module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Compiling module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 19:06:04 on Aug 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 19:07:05 on Aug 11,2024, Elapsed time: 21:35:24
# Errors: 0, Warnings: 1, Suppressed Errors: 5715
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:07:06 on Aug 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
run -all
# Simulation start
# Simulation Succeed
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(7916)
#    Time: 20 ns  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 7916
quit -sim
# End time: 19:17:46 on Aug 11,2024, Elapsed time: 0:10:40
# Errors: 0, Warnings: 1, Suppressed Errors: 5684
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:18:01 on Aug 11,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
run -all
# Simulation start
# Simulation Succeed
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(7916)
#    Time: 20 ns  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 7916
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:32:49 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# ** Error: ./SRC/noc_include_netlists.v(15): Cannot find `include file "/mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/real-router/verilog-files/dummy_router3.v" in directories:
#     /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# End time: 19:32:50 on Aug 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:35:05 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Compiling module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc
# -- Skipping module noc_top_formal_verification
# -- Skipping module noc_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 19:35:07 on Aug 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 19:37:07 on Aug 11,2024, Elapsed time: 0:19:06
# Errors: 0, Warnings: 0, Suppressed Errors: 1
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:37:07 on Aug 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2685) [TFMPC] - Too few port connections for 'REF_DUT'.  Expected 56, found 55.
# ** Warning: ./SRC/noc_formal_random_top_tb.v(2749): (vopt-2718) [TFMPC] - Missing connection for port 'n0_odata_p0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=135.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (37) for port 'n0_ordy_p0'. The port definition is at: ./benchmark/noc_bench.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT File: ./SRC/noc_formal_random_top_tb.v Line: 2749
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:39:14 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Skipping module noc
# -- Skipping module noc_top_formal_verification
# -- Compiling module noc_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 19:39:16 on Aug 11,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 19:40:00 on Aug 11,2024, Elapsed time: 0:02:53
# Errors: 0, Warnings: 154, Suppressed Errors: 2843
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:40:01 on Aug 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n0 File: ./benchmark/noc_bench.v Line: 300
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n1 File: ./benchmark/noc_bench.v Line: 352
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n2 File: ./benchmark/noc_bench.v Line: 409
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n3 File: ./benchmark/noc_bench.v Line: 461
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n4 File: ./benchmark/noc_bench.v Line: 518
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n5 File: ./benchmark/noc_bench.v Line: 580
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n6 File: ./benchmark/noc_bench.v Line: 637
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n7 File: ./benchmark/noc_bench.v Line: 689
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_XPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'MY_YPOS'. The port definition is at: /mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/dummy-router/verilog-files/dummy_router3.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /noc_top_formal_verification_random_tb/REF_DUT/n8 File: ./benchmark/noc_bench.v Line: 746
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:42:30 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(454): near "0": Illegal digit for specified base in numeric constant.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(630): near "0": Illegal digit for specified base in numeric constant.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(683): near "0": Illegal digit for specified base in numeric constant.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(740): near "0": Illegal digit for specified base in numeric constant.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(791): near "0": Illegal digit for specified base in numeric constant.
# ** Error: (vlog-13051) ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(792): near "0": Illegal digit for specified base in numeric constant.
# -- Skipping module noc_top_formal_verification
# -- Skipping module noc_top_formal_verification_random_tb
# End time: 19:42:32 on Aug 11,2024, Elapsed time: 0:00:02
# Errors: 6, Warnings: 18
# /mnt/vault0/tools/Intel/intelFPGA_pro/23.4/questa_fe/linux_x86_64/vlog failed.
vlog ./SRC/noc_include_netlists.v  -suppress 2892  +libext+.v  -y ./../../../nocgen-files/src -incr
# Questa Intel FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:44:09 on Aug 11,2024
# vlog -reportprogress 300 ./SRC/noc_include_netlists.v -suppress 2892 "+libext+.v" -y ./../../../nocgen-files/src -incr 
# -- Skipping module DFFQ
# -- Skipping module DFF
# -- Skipping module DFFRQ
# -- Skipping module DFFR
# -- Skipping module DFFRN
# -- Skipping module DFFS
# -- Skipping module DFFSN
# -- Skipping module DFFSR
# -- Skipping module DFFSRQ
# -- Skipping module MULTI_MODE_DFFSRQ
# -- Skipping module MULTI_MODE_DFFRQ
# -- Skipping module MULTI_MODE_DFFNRQ
# -- Skipping module SDFFSR
# -- Skipping module SDFFRQ
# -- Skipping module SDFFSRQ
# -- Skipping module CFGSDFFR
# -- Skipping module CFGDSDFFR
# -- Skipping module BL_DFFRQ
# -- Skipping module WL_DFFRQ
# -- Skipping module WLR_DFFRQ
# -- Skipping module GPIO
# -- Skipping module GPIO_CFGD
# -- Skipping module GPIN
# -- Skipping module GPOUT
# -- Skipping module EMBEDDED_IO
# -- Skipping module EMBEDDED_IO_ISOLN
# -- Skipping module router_wrap
# -- Skipping module const0
# -- Skipping module const1
# -- Skipping module INVTX1
# -- Skipping module buf4
# -- Skipping module tap_buf4
# -- Skipping module TGATE
# -- Skipping module mux_2level_tapbuf_basis_input7_mem7
# -- Skipping module mux_2level_tapbuf_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_basis_input3_mem3
# -- Skipping module mux_2level_tapbuf_basis_input2_mem2
# -- Skipping module mux_2level_tapbuf_basis_input5_mem5
# -- Skipping module mux_2level_tapbuf_basis_input4_mem4
# -- Skipping module mux_2level_basis_input8_mem8
# -- Skipping module mux_2level_basis_input2_mem2
# -- Skipping module mux_1level_tapbuf_basis_input3_mem3
# -- Skipping module lut6_mux_basis_input2_mem1
# -- Skipping module mux_2level_tapbuf_size36
# -- Skipping module mux_2level_tapbuf_size3
# -- Skipping module mux_2level_tapbuf_size6
# -- Skipping module mux_2level_tapbuf_size2
# -- Skipping module mux_2level_tapbuf_size5
# -- Skipping module mux_2level_tapbuf_size8
# -- Skipping module mux_2level_tapbuf_size17
# -- Skipping module mux_2level_tapbuf_size16
# -- Skipping module mux_2level_tapbuf_size10
# -- Skipping module mux_2level_tapbuf_size9
# -- Skipping module mux_2level_tapbuf_size4
# -- Skipping module mux_2level_tapbuf_size7
# -- Skipping module mux_2level_size50
# -- Skipping module mux_1level_tapbuf_size2
# -- Skipping module lut6_mux
# -- Skipping module lut6
# -- Skipping module direct_interc
# -- Skipping module mux_2level_tapbuf_size36_mem
# -- Skipping module mux_2level_tapbuf_size3_mem
# -- Skipping module mux_2level_tapbuf_size6_mem
# -- Skipping module mux_2level_tapbuf_size2_mem
# -- Skipping module mux_2level_tapbuf_size5_mem
# -- Skipping module mux_2level_tapbuf_size8_mem
# -- Skipping module mux_2level_tapbuf_size17_mem
# -- Skipping module mux_2level_tapbuf_size16_mem
# -- Skipping module mux_2level_tapbuf_size10_mem
# -- Skipping module mux_2level_tapbuf_size9_mem
# -- Skipping module mux_2level_tapbuf_size4_mem
# -- Skipping module mux_2level_tapbuf_size7_mem
# -- Skipping module mux_2level_size50_mem
# -- Skipping module mux_1level_tapbuf_size2_mem
# -- Skipping module lut6_DFFR_mem
# -- Skipping module GPIO_DFFR_mem
# -- Skipping module logical_tile_io_mode_physical__iopad
# -- Skipping module logical_tile_io_mode_io_
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff
# -- Skipping module logical_tile_clb_mode_default__fle_mode_physical__ble6
# -- Skipping module logical_tile_clb_mode_default__fle
# -- Skipping module logical_tile_clb_mode_clb_
# -- Skipping module logical_tile_router_mode_router_wrap__router_wrap
# -- Skipping module logical_tile_router_mode_router_
# -- Skipping module grid_io_top
# -- Skipping module grid_io_right
# -- Skipping module grid_io_bottom
# -- Skipping module grid_io_left
# -- Skipping module grid_clb
# -- Skipping module grid_router
# -- Skipping module sb_0__0_
# -- Skipping module sb_0__1_
# -- Skipping module sb_0__5_
# -- Skipping module sb_0__6_
# -- Skipping module sb_0__22_
# -- Skipping module sb_1__0_
# -- Skipping module sb_1__1_
# -- Skipping module sb_1__5_
# -- Skipping module sb_1__6_
# -- Skipping module sb_1__22_
# -- Skipping module sb_2__2_
# -- Skipping module sb_2__3_
# -- Skipping module sb_3__2_
# -- Skipping module sb_3__3_
# -- Skipping module sb_22__0_
# -- Skipping module sb_22__1_
# -- Skipping module sb_22__5_
# -- Skipping module sb_22__6_
# -- Skipping module sb_22__22_
# -- Skipping module cbx_1__0_
# -- Skipping module cbx_1__1_
# -- Skipping module cbx_1__5_
# -- Skipping module cbx_1__6_
# -- Skipping module cbx_1__22_
# -- Skipping module cbx_3__2_
# -- Skipping module cbx_3__3_
# -- Skipping module cby_0__1_
# -- Skipping module cby_0__6_
# -- Skipping module cby_1__1_
# -- Skipping module cby_1__6_
# -- Skipping module cby_2__3_
# -- Skipping module cby_3__3_
# -- Skipping module cby_22__1_
# -- Skipping module cby_22__6_
# -- Skipping module fpga_top
# -- Skipping module router
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(308): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(360): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(361): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(417): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(418): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(526): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(527): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(646): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(697): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(698): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing file included at ./SRC/noc_include_netlists.v(16)
# ** at ./benchmark/noc_bench.v(755): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module noc
# -- Skipping module noc_top_formal_verification
# -- Skipping module noc_top_formal_verification_random_tb
# 
# Top level modules:
# 	DFFQ
# 	DFF
# 	DFFRN
# 	DFFS
# 	DFFSN
# 	DFFSR
# 	MULTI_MODE_DFFSRQ
# 	MULTI_MODE_DFFRQ
# 	MULTI_MODE_DFFNRQ
# 	SDFFSR
# 	SDFFRQ
# 	SDFFSRQ
# 	CFGSDFFR
# 	CFGDSDFFR
# 	BL_DFFRQ
# 	WL_DFFRQ
# 	WLR_DFFRQ
# 	GPIO_CFGD
# 	GPIN
# 	GPOUT
# 	EMBEDDED_IO
# 	EMBEDDED_IO_ISOLN
# 	const0
# 	noc_top_formal_verification_random_tb
# End time: 19:44:10 on Aug 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 18
vsim noc_top_formal_verification_random_tb  -suppress 14408  -suppress 16154  -voptargs=+acc
# End time: 19:44:27 on Aug 11,2024, Elapsed time: 0:04:26
# Errors: 0, Warnings: 151, Suppressed Errors: 2843
# vsim noc_top_formal_verification_random_tb -suppress 14408 -suppress 16154 -voptargs="+acc" 
# Start time: 19:44:27 on Aug 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2685) [TFMPC] - Too few port connections for 'n0'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(300): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2685) [TFMPC] - Too few port connections for 'n1'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(352): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2685) [TFMPC] - Too few port connections for 'n2'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(409): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_0'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'n3'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2685) [TFMPC] - Too few port connections for 'n4'.  Expected 59, found 52.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(518): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2685) [TFMPC] - Too few port connections for 'n5'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(580): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2685) [TFMPC] - Too few port connections for 'n6'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_3'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(637): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2685) [TFMPC] - Too few port connections for 'n7'.  Expected 59, found 47.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(689): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2685) [TFMPC] - Too few port connections for 'n8'.  Expected 59, found 42.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVCH_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OVALID_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ODATA_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_4'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_3'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_2'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OLCK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'OACK_1'.
# ** Warning: ./benchmark/noc_bench.v(746): (vopt-2718) [TFMPC] - Missing connection for port 'ORDY_0'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=133.
# Loading work.noc_top_formal_verification_random_tb(fast)
# Loading work.noc_top_formal_verification(fast)
# Loading work.fpga_top(fast)
# Loading work.grid_io_top(fast)
# Loading work.logical_tile_io_mode_io_(fast)
# Loading work.logical_tile_io_mode_physical__iopad(fast)
# Loading work.GPIO(fast)
# Loading work.GPIO_DFFR_mem(fast)
# Loading work.DFFR(fast)
# Loading work.direct_interc(fast)
# Loading work.grid_io_right(fast)
# Loading work.grid_io_bottom(fast)
# Loading work.grid_io_left(fast)
# Loading work.grid_clb(fast)
# Loading work.logical_tile_clb_mode_clb_(fast)
# Loading work.logical_tile_clb_mode_default__fle(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6(fast)
# Loading work.lut6(fast)
# Loading work.INVTX1(fast)
# Loading work.buf4(fast)
# Loading work.lut6_mux(fast)
# Loading work.lut6_mux_basis_input2_mem1(fast)
# Loading work.TGATE(fast)
# Loading work.lut6_DFFR_mem(fast)
# Loading work.logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff(fast)
# Loading work.DFFSRQ(fast)
# Loading work.mux_1level_tapbuf_size2(fast)
# Loading work.const1(fast)
# Loading work.tap_buf4(fast)
# Loading work.mux_1level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_1level_tapbuf_size2_mem(fast)
# Loading work.mux_2level_size50(fast)
# Loading work.mux_2level_basis_input8_mem8(fast)
# Loading work.mux_2level_basis_input2_mem2(fast)
# Loading work.mux_2level_size50_mem(fast)
# Loading work.grid_router(fast)
# Loading work.logical_tile_router_mode_router_(fast)
# Loading work.logical_tile_router_mode_router_wrap__router_wrap(fast)
# Loading work.router_wrap(fast)
# Loading work.sb_0__0_(fast)
# Loading work.mux_2level_tapbuf_size3(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem1(fast)
# Loading work.mux_2level_tapbuf_size3_mem(fast)
# Loading work.mux_2level_tapbuf_size2(fast)
# Loading work.mux_2level_tapbuf_size2_mem(fast)
# Loading work.sb_0__1_(fast)
# Loading work.mux_2level_tapbuf_size6(fast)
# Loading work.mux_2level_tapbuf_basis_input3_mem3(fast)
# Loading work.mux_2level_tapbuf_size6_mem(fast)
# Loading work.mux_2level_tapbuf_size5(fast)
# Loading work.mux_2level_tapbuf_basis_input2_mem2(fast)
# Loading work.mux_2level_tapbuf_size5_mem(fast)
# Loading work.sb_0__5_(fast)
# Loading work.mux_2level_tapbuf_size7(fast)
# Loading work.mux_2level_tapbuf_size7_mem(fast)
# Loading work.mux_2level_tapbuf_size4(fast)
# Loading work.mux_2level_tapbuf_size4_mem(fast)
# Loading work.sb_0__6_(fast)
# Loading work.sb_0__22_(fast)
# Loading work.sb_1__0_(fast)
# Loading work.sb_1__1_(fast)
# Loading work.mux_2level_tapbuf_size8(fast)
# Loading work.mux_2level_tapbuf_size8_mem(fast)
# Loading work.sb_1__5_(fast)
# Loading work.mux_2level_tapbuf_size10(fast)
# Loading work.mux_2level_tapbuf_basis_input4_mem4(fast)
# Loading work.mux_2level_tapbuf_size10_mem(fast)
# Loading work.mux_2level_tapbuf_size9(fast)
# Loading work.mux_2level_tapbuf_size9_mem(fast)
# Loading work.sb_1__6_(fast)
# Loading work.sb_1__22_(fast)
# Loading work.sb_2__2_(fast)
# Loading work.mux_2level_tapbuf_size17(fast)
# Loading work.mux_2level_tapbuf_basis_input5_mem5(fast)
# Loading work.mux_2level_tapbuf_size17_mem(fast)
# Loading work.mux_2level_tapbuf_size16(fast)
# Loading work.mux_2level_tapbuf_size16_mem(fast)
# Loading work.sb_2__3_(fast)
# Loading work.sb_3__2_(fast)
# Loading work.sb_3__3_(fast)
# Loading work.sb_22__0_(fast)
# Loading work.sb_22__1_(fast)
# Loading work.sb_22__5_(fast)
# Loading work.sb_22__6_(fast)
# Loading work.sb_22__22_(fast)
# Loading work.cbx_1__0_(fast)
# Loading work.mux_2level_tapbuf_size36(fast)
# Loading work.mux_2level_tapbuf_basis_input7_mem7(fast)
# Loading work.mux_2level_tapbuf_size36_mem(fast)
# Loading work.cbx_1__1_(fast)
# Loading work.cbx_1__5_(fast)
# Loading work.cbx_1__6_(fast)
# Loading work.cbx_1__22_(fast)
# Loading work.cbx_3__2_(fast)
# Loading work.cbx_3__3_(fast)
# Loading work.cby_0__1_(fast)
# Loading work.cby_0__6_(fast)
# Loading work.cby_1__1_(fast)
# Loading work.cby_1__6_(fast)
# Loading work.cby_2__3_(fast)
# Loading work.cby_3__3_(fast)
# Loading work.cby_22__1_(fast)
# Loading work.cby_22__6_(fast)
# Loading work.noc(fast)
# Loading work.router(fast)
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/FPGA_DUT/*
add wave -position insertpoint sim:/noc_top_formal_verification_random_tb/REF_DUT/*
run -all
# Simulation start
# Mismatch on n8_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n8_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n7_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n7_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n6_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n6_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n5_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n5_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n4_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n4_ordy_p0_0__gfpga at time =               2.00ns
# Mismatch on n3_ordy_p0_1__gfpga at time =               2.00ns
# Mismatch on n3_ordy_p0_0__gfpga at time =               2.00ns
# Simulation Failed with          12 error(s)
# ** Note: $finish    : ./SRC/noc_formal_random_top_tb.v(8596)
#    Time: 20 ns  Iteration: 0  Instance: /noc_top_formal_verification_random_tb
# 1
# Break in Module noc_top_formal_verification_random_tb at ./SRC/noc_formal_random_top_tb.v line 8596
