  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/./full_layer.tcl'
INFO: [HLS 200-1510] Running: open_project llama_layer_prj 
WARNING: [HLS 200-2182] The 'llama_layer_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj'.
INFO: [HLS 200-1510] Running: set_top llama_layer 
INFO: [HLS 200-1510] Running: add_files llama_layer.cpp 
INFO: [HLS 200-10] Adding design file 'llama_layer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 584.008 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:103:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:40:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:40:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 121.587 seconds; current allocated memory: 615.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 61,791 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,875 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,438 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 5,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 4,505 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 12,169 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,533 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,533 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,534 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,814 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,751 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,408 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,344 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,344 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 8,809 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 9,575 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'get_layer_weight_offset(int)' into 'get_weight_ptr(float*, int, int)' (llama_layer.cpp:43:20)
INFO: [HLS 214-131] Inlining function 'get_weight_ptr(float*, int, int)' into 'llama_layer' (llama_layer.cpp:110:26)
INFO: [HLS 214-131] Inlining function 'get_final_weights(float*, int)' into 'llama_layer' (llama_layer.cpp:157:29)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (llama_layer.cpp:163:5)
INFO: [HLS 214-291] Loop 'DOT_COMPUTE' is marked as complete unroll implied by the pipeline pragma (kernel_MHSA.cpp:98:30)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_5' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:64:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:15:19)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:122:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:122:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:110:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:110:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:75:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:75:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'ACCUM_ZERO' (kernel_MHSA.cpp:136:25) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VALUE_MAC' (kernel_MHSA.cpp:144:28) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'ACCUM_WRITEBACK' (kernel_MHSA.cpp:153:30) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'DOT_COMPUTE' (kernel_MHSA.cpp:98:30) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'find_max' (kernel_Softmax.cpp:16:13) in function 'kernel_softmax' partially with a factor of 2 (kernel_Softmax.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_MatMul.cpp:57:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (kernel_MatMul.cpp:64:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_6' (kernel_MatMul.cpp:74:26) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (kernel_MatMul.cpp:28:19) in function 'load_mat_burst' completely with a factor of 16 (kernel_MatMul.cpp:22:0)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:162:5)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:42:9)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'kernel_rmsnorm' (kernel_RMS_Norm.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.84.93.121.131)' into 'fp_struct<float>::to_float() const (.81.90.118.128)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.81.90.118.128)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(float, float)' into 'hls::powf(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void hotbm_::value_list<float>::sincos_approximation<29, 29>(ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'hls::hotbm::sincos(float, float*, float*)' into 'hls::sincosf(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'hls::powf(float, float)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sincosf(float, float*, float*)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'kernel_rmsnorm' into 'llama_layer' (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'key_cache'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'value_cache'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'output_logits'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_MatMul.cpp:84:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W1_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W2_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W3_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wq'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wk'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wv'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wo'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'output_logits'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (llama_layer.cpp:163:5)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE13current_token': Cyclic partitioning with factor 16 on dimension 1. (llama_layer.cpp:89:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE11norm_output': Cyclic partitioning with factor 16 on dimension 1. (llama_layer.cpp:91:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE9ffn_input': Cyclic partitioning with factor 8 on dimension 1. (llama_layer.cpp:92:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE12layer_output': Cyclic partitioning with factor 8 on dimension 1. (llama_layer.cpp:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:137:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E10swap_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:135:0)
INFO: [HLS 214-248] Applying array_partition to 'vec_local': Cyclic partitioning with factor 16 on dimension 1. (kernel_MatMul.cpp:44:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195:8)
INFO: [HLS 214-248] Applying array_partition to 'out_q': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:23:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:24:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:25:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'out_v': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:27:11)
INFO: [HLS 214-248] Applying array_partition to 'xb': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'xb2': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:29:11)
INFO: [HLS 214-248] Applying array_partition to 'att': Complete partitioning on dimension 1. (kernel_MHSA.cpp:63:11)
INFO: [HLS 214-248] Applying array_partition to 'q_head_local': Complete partitioning on dimension 1. (kernel_MHSA.cpp:77:8)
INFO: [HLS 214-248] Applying array_partition to 'k_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:78:19)
INFO: [HLS 214-248] Applying array_partition to 'local_accum': Complete partitioning on dimension 1. (kernel_MHSA.cpp:124:8)
INFO: [HLS 214-248] Applying array_partition to 'v_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:125:19)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernel_RMS_Norm.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_19_1> at kernel_RMS_Norm.cpp:19:22 
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:54:18) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:54:18) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_83_2'(kernel_MHSA.cpp:83:34) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:83:34)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_130_3'(kernel_MHSA.cpp:130:35) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:130:35)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_112_1'(kernel_MatMul.cpp:112:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_100_1'(llama_layer.cpp:100:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:100:20)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_27_2'(kernel_RMS_Norm.cpp:27:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_RMS_Norm.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_132_3'(llama_layer.cpp:132:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:132:27)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_150_5'(llama_layer.cpp:150:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:150:27)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_CACHE_STORE_proc' (kernel_MHSA.cpp:54:18) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_ATT_INIT_proc' (kernel_MHSA.cpp:67:19) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:67:19)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc' (kernel_MHSA.cpp:75:23) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:75:23)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc' (kernel_MHSA.cpp:110:20) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:110:20)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_XB_INIT_proc' (kernel_MHSA.cpp:116:14) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:116:14)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' (kernel_MHSA.cpp:122:22) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:122:22)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_OUTPUT_WRITE_proc' (kernel_MHSA.cpp:165:19) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:165:19)
INFO: [HLS 214-455] Changing loop 'matmul.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.254.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.255.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.256.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.1' (kernel_MatMul.cpp:112:23)
WARNING: [HLS 214-475] Merging processes 'Multiply_VecMat', 'push_tensor1d' and 'push_tensor1d' in function 'FFN.1' due to writes on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'Multiply_VecMat' and 'push_tensor1d' in function 'FFN.1' due to reads on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'push_tensor2d_bycol', 'push_tensor1d', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol' and 'Multiply_VecMat' in function 'FFN.1' due to writes on 'W_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'Swish', 'Multiply_VecMat', 'Multiply_Vec', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat' and 'push_tensor2d_bycol' in function 'FFN.1' due to reads on 'W_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_XB_INIT_proc' and 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' in function 'kernel_mhsa.1' due to writes on 'xb_0' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc' and 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc' in function 'kernel_mhsa.1' due to writes on 'att_0' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'RoPE', 'matmul.245.255.1', 'kernel_mhsa.1_Loop_CACHE_STORE_proc', 'matmul.245.256.1', 'matmul.245.1', 'kernel_mhsa.1_Loop_XB_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_STREAM_proc', 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc', 'RoPE' and 'matmul.245.254.1' in function 'kernel_mhsa.1' due to reads on 'gmem2' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_OUTPUT_WRITE_proc', 'matmul.245.254.1', 'matmul.245.255.1', 'matmul.245.256.1', 'RoPE', 'RoPE', 'kernel_mhsa.1_Loop_CACHE_STORE_proc', 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc', 'kernel_mhsa.1_Loop_XB_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' and 'matmul.245.1' in function 'kernel_mhsa.1' due to feedback on 'llama_layer::current_token' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_15_2' (kernel_MatMul.cpp:15:19) in function 'load_vec' as it has a variable trip count (kernel_MatMul.cpp:15:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.297 seconds; current allocated memory: 626.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 626.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.652 seconds; current allocated memory: 643.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 656.668 MB.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'position' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wq' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wk' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wv' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wo' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'key_cache' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'value_cache' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'layer' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_0' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_2' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_3' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_4' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_5' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_6' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_7' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_8' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_9' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_10' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_11' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_12' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_13' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_14' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_15' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W1_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W2_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W3_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'o_vec' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.7'
	 'load_mat_burst.8'
	 'compute_vec_mat.9'
	 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.10'
	 'load_mat_burst.11'
	 'compute_vec_mat.12'
	 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.13'
	 'load_mat_burst.14'
	 'compute_vec_mat.15'
	 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.1' (kernel_MatMul.cpp:95:1), detected/extracted 4 process function(s): 
	 'load_vec.16'
	 'load_mat_burst.17'
	 'compute_vec_mat.18'
	 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1), detected/extracted 2 process function(s): 
	 'kernel_mhsa.1_Block_entry_proc'
	 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFN.1' (kernel_FFN.cpp:85:1), detected/extracted 2 process function(s): 
	 'FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
	 'pull_tensor1d'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.1' (kernel_MatMul.cpp:95:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_mat_burst'
	 'compute_vec_mat'
	 'matmul.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291:27) to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE.1'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.004 seconds; current allocated memory: 687.219 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_K_CACHE'(kernel_MHSA.cpp:82:16) and 'VITIS_LOOP_83_2'(kernel_MHSA.cpp:83:34) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_V_CACHE'(kernel_MHSA.cpp:129:16) and 'VITIS_LOOP_130_3'(kernel_MHSA.cpp:130:35) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TOKEN_STREAM'(kernel_MHSA.cpp:141:27) and 'VALUE_MAC'(kernel_MHSA.cpp:144:28) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst'.
WARNING: [HLS 200-960] Cannot flatten loop 'ATT_INIT' (kernel_MHSA.cpp:67:19) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_K_CACHE' (kernel_MHSA.cpp:82:16) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_V_CACHE' (kernel_MHSA.cpp:129:16) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'TOKEN_STREAM' (kernel_MHSA.cpp:141:27) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat'.
WARNING: [HLS 200-1990] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem4'.
INFO: [HLS 200-1856] Using 'standard' precision for all 'fmac' operations
Resolution: For help on HLS 200-1856 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1856.html
WARNING: [HLS 200-954] Cannot Rewind function kernel_softmax because there are multiple loops inside the region (kernel_Softmax.cpp:6:1)
Resolution: For help on HLS 200-954 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-954.html
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
WARNING: [HLS 200-1449] Process kernel_mhsa.1_Block_entry_current_token_fb_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.397 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'llama_layer' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_proc' to 'kernel_mhsa_1_Block_entry_proc'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.7' to 'load_vec_7'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.8' to 'load_mat_burst_8'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9' to 'compute_vec_mat_9'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.254.1.1' to 'matmul_245_254_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.10' to 'load_vec_10'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.11' to 'load_mat_burst_11'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12' to 'compute_vec_mat_12'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.255.1' to 'matmul_245_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.13' to 'load_vec_13'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.14' to 'load_mat_burst_14'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15' to 'compute_vec_mat_15'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.256.1' to 'matmul_245_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1' to 'RoPE_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.16' to 'load_vec_16'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.17' to 'load_mat_burst_17'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18' to 'compute_vec_mat_18'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.1' to 'matmul_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1' to 'kernel_mhsa_1'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor1d.2' to 'push_tensor1d_2'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.3' to 'push_tensor2d_bycol_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4' to 'Multiply_VecMat_4'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.5' to 'push_tensor2d_bycol_5'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6' to 'Multiply_VecMat_6'.
WARNING: [SYN 201-103] Legalizing function name 'FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' to 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'.
WARNING: [SYN 201-103] Legalizing function name 'FFN.1' to 'FFN_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' to 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1' to 'matmul_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'ref_4oPi_table_100' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_35' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_36' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_37' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_38' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_39' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_40' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_41' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_42' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_43' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_15' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_35' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_36' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_37' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_38' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_39' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_40' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_41' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_42' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_43' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_15' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.224 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_8' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.198 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.132 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.366 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_17', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_18', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_19', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_26', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_30', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_254_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_11' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.273 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.381 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.464 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_62', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_63', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_64', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_71', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_75', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_14' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.284 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.326 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.477 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_47', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_48', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_49', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_56', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_60', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CACHE_STORE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.484 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_K_CACHE_VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_K_CACHE_VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Q_LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Q_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.487 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_COMPUTE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 136, loop 'TOKEN_COMPUTE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) to 'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') (combination delay: 3.696 ns) to honor II or Latency constraint in region 'compute'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'find_max'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'compute'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
WARNING: [HLS 200-871] Estimated clock period (3.696 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'kernel_softmax' consists of the following:
	'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) [119]  (1.925 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.421 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') [117]  (1.350 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XB_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'XB_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.500 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_V_CACHE_VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_V_CACHE_VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.501 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 10, loop 'TOKEN_STREAM_VALUE_MAC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.504 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_WRITEBACK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ACCUM_WRITEBACK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.505 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.506 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_17' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.671 seconds; current allocated memory: 1.508 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.917 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.005 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_32', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_33', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_34', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_41', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_45', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.511 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.512 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'OUTPUT_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.071 seconds; current allocated memory: 1.516 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.548 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.517 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.518 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.519 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.520 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.521 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.521 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol_3' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_02_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_02_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.522 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.523 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol_5' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.524 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.526 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.529 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_150_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.530 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.019 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.219 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 1.536 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_2', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_3', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_4', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_11', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_15', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.455 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.539 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.751 seconds; current allocated memory: 1.541 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.507 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_100_1' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 1.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_8' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 1.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.576 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_254_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_254_1_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_9_U0_U(llama_layer_start_for_compute_vec_mat_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.582 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_11' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.586 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_255_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_12_U0_U(llama_layer_start_for_compute_vec_mat_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.233 seconds; current allocated memory: 1.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_14' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.378 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_256_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_15_U0_U(llama_layer_start_for_compute_vec_mat_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 1.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_18ns_44ns_44_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_39ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.631 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE'.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' pipeline 'CACHE_STORE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.625 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' pipeline 'LOAD_K_CACHE_VITIS_LOOP_83_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' pipeline 'Q_LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' pipeline 'TOKEN_COMPUTE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fadd_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_0_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_1_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_2_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_3_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_4_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_5_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_6_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_7_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_kbM' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE/grp_fu_3602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE/grp_fu_3606_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.656 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_softmax'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' pipeline 'LOAD_V_CACHE_VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' pipeline 'TOKEN_STREAM_VALUE_MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_17' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.578 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_18_U0_U(llama_layer_start_for_compute_vec_mat_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' pipeline 'OUTPUT_WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_6_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_6_i_i_i_RAM_AUTmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_5_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_5_i_i_i_RAM_AUTncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_4_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_4_i_i_i_RAM_AUTocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_3_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_3_i_i_i_RAM_AUTpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_2_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_2_i_i_i_RAM_AUTqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_1_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_1_i_i_i_RAM_AUTrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_0_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_0_i_i_i_RAM_AUTsc4' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.868 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1'.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_channel_U(llama_layer_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(llama_layer_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc104_channel_U(llama_layer_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc105_channel_U(llama_layer_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add126_loc_channel_U(llama_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.937 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_132_3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_132_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_11' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_22' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d_2' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_3' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Swish' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Swish'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_Vec' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fmul_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_Vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_5' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x2' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'z2_Silu_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z3_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z2_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z1_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'W_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'x_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pull_tensor1d' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pull_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x3' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFN_1'.
INFO: [RTMG 210-285] Implementing FIFO 'res_strm_U(llama_layer_fifo_w32_d64_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pull_tensor1d_U0_U(llama_layer_start_for_pull_tensor1d_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_150_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_150_5' pipeline 'VITIS_LOOP_150_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_150_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_13' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_24' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.445 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.272 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x4' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_U0_U(llama_layer_start_for_compute_vec_mat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.864 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/token_embed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/output_logits' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/all_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/key_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/value_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/position' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'llama_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'position' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'token_embed', 'output_logits', 'all_weights', 'key_cache' and 'value_cache' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_15_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_current_token_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_layer_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 14.64 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 12.252 seconds; current allocated memory: 1.933 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for llama_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for llama_layer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 256.02 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:20; Allocated memory: 1.363 GB.
INFO: [HLS 200-112] Total CPU user time: 183 seconds. Total CPU system time: 14 seconds. Total elapsed time: 385.011 seconds; peak allocated memory: 1.933 GB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 6m 26s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
