
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035308                       # Number of seconds simulated
sim_ticks                                 35308364946                       # Number of ticks simulated
final_tick                               563356825617                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278590                       # Simulator instruction rate (inst/s)
host_op_rate                                   352115                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2987183                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906760                       # Number of bytes of host memory used
host_seconds                                 11819.95                       # Real time elapsed on the host
sim_insts                                  3292919707                       # Number of instructions simulated
sim_ops                                    4161987465                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1111296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1893504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3588608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1676160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1676160                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14793                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28036                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13095                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13095                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50753                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16393169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31474015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53627632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101636199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50753                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47128                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43502                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             141383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47472037                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47472037                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47472037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16393169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31474015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53627632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149108236                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84672339                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31112991                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25364439                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2078202                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13091979                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12159106                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352113                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91952                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31121133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170921737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31112991                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15511219                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37970438                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11048793                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5155360                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15360111                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1005494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83191955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45221517     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509347      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4706840      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4663013      5.61%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2909908      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2302151      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447903      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1359560      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18071716     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83191955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367452                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018625                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32450787                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5095168                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476917                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224340                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8944735                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263625                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          255                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205095723                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8944735                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34806103                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       877512                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34300739                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3272217                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197787525                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           44                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1360158                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1003108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277684167                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922762201                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922762201                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105979598                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35243                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9113782                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18310536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117591                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3090412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186441886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148492330                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291725                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63077282                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192943786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83191955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784936                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28394629     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18144593     21.81%     55.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11909920     14.32%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7853915      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8279798      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995861      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3160454      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717349      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735436      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83191955                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925621     72.38%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177808     13.90%     86.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175402     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124209072     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994723      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14354841      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7916788      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148492330                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753729                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008612                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381747171                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249553316                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145091465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149771161                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       464394                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7117101                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2013                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258903                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8944735                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506405                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88589                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186475704                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370589                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18310536                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349945                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1158021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2455915                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146512986                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13697057                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979344                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422810                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20776126                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7725753                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730352                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145132845                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145091465                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92477074                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265417633                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713564                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63346735                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2103323                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74247220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28043149     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20861216     28.10%     65.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8668022     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322056      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4306846      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1734723      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1744699      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       935277      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3631232      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74247220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3631232                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257092139                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381902868                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1480384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846723                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846723                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181023                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181023                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658155398                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201532136                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188382124                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84672339                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30488691                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24792450                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2034784                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12939477                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12026602                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3134425                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89877                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33712123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166508153                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30488691                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15161027                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34982351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10446600                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5655301                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16471683                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       804756                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82726655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.479869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47744304     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1869034      2.26%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2450441      2.96%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3712231      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3604811      4.36%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2746652      3.32%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1626783      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2447700      2.96%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16524699     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82726655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360079                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966500                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34833506                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5541028                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33712132                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       263378                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8376610                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5178158                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199193430                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8376610                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36666530                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         979832                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1874120                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32099066                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2730491                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193423584                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          846                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1177924                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       859044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           69                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    269405807                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    900872140                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    900872140                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167733363                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101672359                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41082                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23187                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7704236                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17924194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9521367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       184090                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2955585                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179825512                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39029                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144940485                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261094                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58405331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177470087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82726655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28950902     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18105414     21.89%     56.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11643880     14.08%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7998872      9.67%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7488815      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3986823      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2936643      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       880986      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       734320      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82726655                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         706471     68.92%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146737     14.32%     83.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171794     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120599598     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2047645      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16374      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14295234      9.86%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7981634      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144940485                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.711781                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1025005                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007072                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    373893724                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238270684                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140858891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145965490                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       494291                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6855431                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          850                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2426607                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8376610                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         566120                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95510                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179864544                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1167363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17924194                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9521367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22655                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          850                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1243954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147981                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2391935                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142145403                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13461027                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2795082                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21256895                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19909246                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7795868                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.678770                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140896052                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140858891                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90502774                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254155211                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.663576                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98233437                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120733108                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59131654                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068497                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74350045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28838177     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21273643     28.61%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7844690     10.55%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4492533      6.04%     83.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3742930      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1821136      2.45%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1846749      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786904      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3703283      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74350045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98233437                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120733108                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18163517                       # Number of memory references committed
system.switch_cpus1.commit.loads             11068761                       # Number of loads committed
system.switch_cpus1.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17315840                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108824651                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2463480                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3703283                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250511524                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368110455                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1945684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98233437                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120733108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98233437                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861950                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861950                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.160160                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.160160                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639671426                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194506215                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184014694                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84672339                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30196825                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24767190                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966661                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12839395                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11779173                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3077549                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85161                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31228502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             166008366                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30196825                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14856722                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35662331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10551321                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7062853                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15276171                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       786403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82506144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.472211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.329435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46843813     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3562115      4.32%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3114513      3.77%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3355631      4.07%     68.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2914443      3.53%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1536377      1.86%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1004087      1.22%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2650904      3.21%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17524261     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82506144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356632                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960597                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32843024                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6659079                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33930538                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       527326                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8546173                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4948450                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6462                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196862650                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49723                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8546173                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34476154                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3121552                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       915194                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32791209                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2655859                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190172647                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14205                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1648911                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       734453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           92                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    264205884                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    886822322                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    886822322                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163892423                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100313363                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33168                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17550                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7083110                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18732051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9767672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       236395                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3391182                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179272634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144017675                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275349                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59506878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181932564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1923                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82506144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745539                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905595                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29628903     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17338345     21.01%     56.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11814483     14.32%     71.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7461409      9.04%     80.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7285432      8.83%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4325772      5.24%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3299904      4.00%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       719043      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       632853      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82506144                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1055205     70.08%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            41      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        199082     13.22%     83.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       251433     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118496480     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1967122      1.37%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15608      0.01%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15347910     10.66%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8190555      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144017675                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700882                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1505761                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010455                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372322603                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238813687                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139981709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145523436                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       257987                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6840965                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          570                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1053                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2229843                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8546173                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2357841                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       156533                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179305773                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       304874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18732051                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9767672                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17531                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        112246                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6573                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1053                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1096856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303870                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141507305                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14417226                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2510369                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22380881                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20058531                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7963655                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671234                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140124370                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139981709                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91333154                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        255079194                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653217                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358058                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97399595                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119239592                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60069347                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1991842                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73959971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29817895     40.32%     40.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19922138     26.94%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8160834     11.03%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4177086      5.65%     83.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3598275      4.87%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1766880      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1956793      2.65%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984290      1.33%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3575780      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73959971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97399595                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119239592                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19428904                       # Number of memory references committed
system.switch_cpus2.commit.loads             11891078                       # Number of loads committed
system.switch_cpus2.commit.membars              15608                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17117496                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107283106                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2350930                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3575780                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249693130                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          367172097                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2166195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97399595                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119239592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97399595                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869329                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869329                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638926257                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192058212                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      184622499                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31216                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370967                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104351                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.763729                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702059                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.562625                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.971588                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207477                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760446                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34330                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34330                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34330                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34330                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34330                       # number of overall hits
system.l20.overall_hits::total                  34330                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    594286289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      596579103                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    594286289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       596579103                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    594286289                       # number of overall miss cycles
system.l20.overall_miss_latency::total      596579103                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38852                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38866                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38852                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38866                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38852                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38866                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116390                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116709                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116390                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116709                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116390                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116709                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131421.116541                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131520.966270                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131421.116541                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131520.966270                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131421.116541                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131520.966270                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2160297                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    551680443                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    553840740                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2160297                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    551680443                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    553840740                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2160297                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    551680443                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    553840740                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116390                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116709                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116390                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116709                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116390                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116709                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154306.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121999.213401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 122098.928571                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 154306.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121999.213401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 122098.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 154306.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121999.213401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 122098.928571                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8695                       # number of replacements
system.l21.tagsinuse                     10239.988235                       # Cycle average of tags in use
system.l21.total_refs                          553115                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18935                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.211249                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          564.861560                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.938960                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3742.352928                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5924.834788                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055162                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.365464                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.578597                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42585                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42585                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24897                       # number of Writeback hits
system.l21.Writeback_hits::total                24897                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42585                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42585                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42585                       # number of overall hits
system.l21.overall_hits::total                  42585                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8680                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8693                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8682                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8695                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8682                       # number of overall misses
system.l21.overall_misses::total                 8695                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1087503                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1069153221                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1070240724                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       349749                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       349749                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1087503                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1069502970                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1070590473                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1087503                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1069502970                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1070590473                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51265                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51278                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24897                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24897                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51267                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51280                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51267                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51280                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169316                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.169527                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.169349                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169559                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.169349                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169559                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 123174.334217                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 123115.233406                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 174874.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 174874.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 123186.243953                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 123127.138930                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 83654.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 123186.243953                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 123127.138930                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5824                       # number of writebacks
system.l21.writebacks::total                     5824                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8680                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8693                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8682                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8695                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8682                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8695                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       966213                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    987332402                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    988298615                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       330516                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       330516                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       966213                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    987662918                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    988629131                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       966213                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    987662918                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    988629131                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169316                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.169527                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.169349                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169559                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.169349                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169559                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113747.972581                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 113689.015875                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       165258                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       165258                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 113759.838516                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 113700.877631                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 74324.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 113759.838516                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 113700.877631                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14805                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          711001                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27093                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.242978                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.276143                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.185427                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5991.348464                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6256.189966                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002789                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000503                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.487577                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.509130                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        78777                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  78777                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18003                       # number of Writeback hits
system.l22.Writeback_hits::total                18003                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        78777                       # number of demand (read+write) hits
system.l22.demand_hits::total                   78777                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        78777                       # number of overall hits
system.l22.overall_hits::total                  78777                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14793                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14805                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14793                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14805                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14793                       # number of overall misses
system.l22.overall_misses::total                14805                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1883466                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1899270073                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1901153539                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1883466                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1899270073                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1901153539                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1883466                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1899270073                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1901153539                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        93570                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              93582                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18003                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18003                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        93570                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               93582                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        93570                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              93582                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158096                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158204                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158096                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158204                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158096                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158204                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 156955.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128389.783884                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128412.937454                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 156955.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128389.783884                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128412.937454                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 156955.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128389.783884                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128412.937454                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4024                       # number of writebacks
system.l22.writebacks::total                     4024                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14793                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14805                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14793                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14805                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14793                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14805                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1768921                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1760042079                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1761811000                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1768921                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1760042079                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1761811000                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1768921                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1760042079                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1761811000                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158096                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158204                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158096                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158204                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158096                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158204                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 147410.083333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118978.035490                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119001.080716                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 147410.083333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118978.035490                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119001.080716                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 147410.083333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118978.035490                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119001.080716                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996353                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015367744                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193018.885529                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996353                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15360095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15360095                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15360095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15360095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15360095                       # number of overall hits
system.cpu0.icache.overall_hits::total       15360095                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15360111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15360111                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15360111                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15360111                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15360111                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15360111                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38852                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169190904                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39108                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.247929                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904686                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095314                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10449027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10449027                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17506804                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17506804                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17506804                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17506804                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100452                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100452                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100452                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4558157909                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4558157909                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4558157909                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4558157909                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4558157909                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4558157909                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10549479                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10549479                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607256                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607256                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607256                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009522                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005705                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45376.477412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45376.477412                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45376.477412                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45376.477412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45376.477412                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45376.477412                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61600                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61600                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61600                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61600                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38852                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    820294570                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    820294570                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    820294570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    820294570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    820294570                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    820294570                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21113.316432                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21113.316432                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21113.316432                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21113.316432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21113.316432                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21113.316432                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996423                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016737050                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049873.084677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996423                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16471663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16471663                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16471663                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16471663                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16471663                       # number of overall hits
system.cpu1.icache.overall_hits::total       16471663                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1729060                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1729060                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1729060                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1729060                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16471683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16471683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16471683                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16471683                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16471683                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16471683                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        86453                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        86453                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        86453                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        86453                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1100503                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1100503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1100503                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84654.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84654.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51267                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173340463                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51523                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3364.331716                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.299439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.700561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911326                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088674                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10237512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10237512                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7056419                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7056419                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17269                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16374                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17293931                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17293931                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17293931                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17293931                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       129166                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       129166                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4596                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133762                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133762                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133762                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133762                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6298504903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6298504903                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    460955265                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    460955265                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6759460168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6759460168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6759460168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6759460168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10366678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10366678                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7061015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7061015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17427693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17427693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17427693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17427693                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012460                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000651                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000651                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007675                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007675                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007675                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007675                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48762.870283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48762.870283                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 100294.879243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100294.879243                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50533.486102                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50533.486102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50533.486102                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50533.486102                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2006636                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 69194.344828                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24897                       # number of writebacks
system.cpu1.dcache.writebacks::total            24897                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77901                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4594                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4594                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82495                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82495                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51265                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51265                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51267                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1426659718                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1426659718                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       351749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       351749                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1427011467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1427011467                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1427011467                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1427011467                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27829.117683                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27829.117683                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 175874.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 175874.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27834.893148                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27834.893148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27834.893148                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27834.893148                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               551.995697                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012312719                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1833899.853261                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.995697                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019224                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.884608                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15276156                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15276156                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15276156                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15276156                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15276156                       # number of overall hits
system.cpu2.icache.overall_hits::total       15276156                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2369592                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2369592                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2369592                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2369592                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2369592                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2369592                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15276171                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15276171                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15276171                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15276171                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15276171                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15276171                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157972.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157972.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157972.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157972.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157972.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157972.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1895466                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1895466                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1895466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1895466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1895466                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1895466                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157955.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157955.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157955.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157955.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157955.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157955.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 93570                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190916887                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 93826                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2034.797252                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.872767                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.127233                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917472                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082528                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11332538                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11332538                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7506431                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7506431                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16718                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16718                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15608                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15608                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18838969                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18838969                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18838969                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18838969                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       348082                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       348082                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           80                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       348162                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        348162                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       348162                       # number of overall misses
system.cpu2.dcache.overall_misses::total       348162                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13506552952                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13506552952                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6786606                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6786606                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13513339558                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13513339558                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13513339558                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13513339558                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11680620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11680620                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7506511                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7506511                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15608                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15608                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19187131                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19187131                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19187131                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19187131                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029800                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029800                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018146                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38802.790584                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38802.790584                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84832.575000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84832.575000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38813.367220                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38813.367220                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38813.367220                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38813.367220                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18003                       # number of writebacks
system.cpu2.dcache.writebacks::total            18003                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       254512                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       254512                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           80                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       254592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       254592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       254592                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       254592                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        93570                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        93570                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        93570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        93570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        93570                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        93570                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2570037876                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2570037876                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2570037876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2570037876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2570037876                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2570037876                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27466.472972                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27466.472972                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27466.472972                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27466.472972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27466.472972                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27466.472972                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
