from fpga import toVHDL
from fpga.utils import create_signals, create_clock_reset

import fpga.basics.accumulator as acc

