// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/25/2021 14:29:56"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module D3_28 (
	ext_clk,
	ext_reset_n,
	tn,
	MHZ_10,
	pos,
	char,
	io_addr,
	io_data,
	SIMn,
	VV,
	test_point);
input 	ext_clk;
input 	ext_reset_n;
output 	[10:1] tn;
output 	MHZ_10;
output 	[7:0] pos;
output 	[7:0] char;
output 	[7:0] io_addr;
output 	[7:0] io_data;
output 	SIMn;
output 	VV;
output 	test_point;

// Design Ports Information
// tn[1]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[2]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[3]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[4]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[6]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[7]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[8]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[9]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tn[10]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MHZ_10	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[1]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[2]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[3]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[4]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[5]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[6]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// pos[7]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[0]	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[2]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[3]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[4]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[5]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[6]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// char[7]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// io_addr[0]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[1]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[2]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[3]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[4]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[5]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[6]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_addr[7]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[0]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[1]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[2]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[3]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[4]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[5]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[6]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// io_data[7]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SIMn	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VV	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test_point	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ext_reset_n	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tn[1]~output_o ;
wire \tn[2]~output_o ;
wire \tn[3]~output_o ;
wire \tn[4]~output_o ;
wire \tn[5]~output_o ;
wire \tn[6]~output_o ;
wire \tn[7]~output_o ;
wire \tn[8]~output_o ;
wire \tn[9]~output_o ;
wire \tn[10]~output_o ;
wire \MHZ_10~output_o ;
wire \pos[0]~output_o ;
wire \pos[1]~output_o ;
wire \pos[2]~output_o ;
wire \pos[3]~output_o ;
wire \pos[4]~output_o ;
wire \pos[5]~output_o ;
wire \pos[6]~output_o ;
wire \pos[7]~output_o ;
wire \char[0]~output_o ;
wire \char[1]~output_o ;
wire \char[2]~output_o ;
wire \char[3]~output_o ;
wire \char[4]~output_o ;
wire \char[5]~output_o ;
wire \char[6]~output_o ;
wire \char[7]~output_o ;
wire \io_addr[0]~output_o ;
wire \io_addr[1]~output_o ;
wire \io_addr[2]~output_o ;
wire \io_addr[3]~output_o ;
wire \io_addr[4]~output_o ;
wire \io_addr[5]~output_o ;
wire \io_addr[6]~output_o ;
wire \io_addr[7]~output_o ;
wire \io_data[0]~output_o ;
wire \io_data[1]~output_o ;
wire \io_data[2]~output_o ;
wire \io_data[3]~output_o ;
wire \io_data[4]~output_o ;
wire \io_data[5]~output_o ;
wire \io_data[6]~output_o ;
wire \io_data[7]~output_o ;
wire \SIMn~output_o ;
wire \VV~output_o ;
wire \test_point~output_o ;
wire \ext_clk~input_o ;
wire \ext_clk~inputclkctrl_outclk ;
wire \Add0~0_combout ;
wire \div~2_combout ;
wire \div~1_combout ;
wire \div~0_combout ;
wire \Equal1~0_combout ;
wire \MHZ_10~0_combout ;
wire \MHZ_10~reg0feeder_combout ;
wire \MHZ_10~reg0_q ;
wire \MHZ_10~reg0clkctrl_outclk ;
wire \impl|clocks2_impl|tn~1_combout ;
wire \impl|init_impl|resetcnt[0]~25_combout ;
wire \ext_reset_n~input_o ;
wire \impl|init_impl|reset0~q ;
wire \impl|init_impl|reset1~feeder_combout ;
wire \impl|init_impl|reset1~q ;
wire \impl|init_impl|resetcnt[18]~62 ;
wire \impl|init_impl|resetcnt[19]~63_combout ;
wire \impl|init_impl|resetcnt[19]~64 ;
wire \impl|init_impl|resetcnt[20]~65_combout ;
wire \impl|init_impl|resetcnt[20]~66 ;
wire \impl|init_impl|resetcnt[21]~67_combout ;
wire \impl|init_impl|resetcnt[21]~68 ;
wire \impl|init_impl|resetcnt[22]~69_combout ;
wire \impl|init_impl|autoreset_short~0_combout ;
wire \impl|init_impl|resetcnt[22]~70 ;
wire \impl|init_impl|resetcnt[23]~71_combout ;
wire \impl|init_impl|resetcnt[23]~72 ;
wire \impl|init_impl|resetcnt[24]~73_combout ;
wire \impl|init_impl|autoreset_short~1_combout ;
wire \impl|init_impl|autoreset~1_combout ;
wire \impl|init_impl|autoreset~0_combout ;
wire \impl|init_impl|autoreset~2_combout ;
wire \impl|init_impl|autoreset~3_combout ;
wire \impl|init_impl|autoreset~4_combout ;
wire \impl|init_impl|autoreset~5_combout ;
wire \impl|init_impl|autoreset~6_combout ;
wire \impl|init_impl|resetcnt[0]~26 ;
wire \impl|init_impl|resetcnt[1]~27_combout ;
wire \impl|init_impl|resetcnt[1]~28 ;
wire \impl|init_impl|resetcnt[2]~29_combout ;
wire \impl|init_impl|resetcnt[2]~30 ;
wire \impl|init_impl|resetcnt[3]~31_combout ;
wire \impl|init_impl|resetcnt[3]~32 ;
wire \impl|init_impl|resetcnt[4]~33_combout ;
wire \impl|init_impl|resetcnt[4]~34 ;
wire \impl|init_impl|resetcnt[5]~35_combout ;
wire \impl|init_impl|resetcnt[5]~36 ;
wire \impl|init_impl|resetcnt[6]~37_combout ;
wire \impl|init_impl|resetcnt[6]~38 ;
wire \impl|init_impl|resetcnt[7]~39_combout ;
wire \impl|init_impl|resetcnt[7]~40 ;
wire \impl|init_impl|resetcnt[8]~41_combout ;
wire \impl|init_impl|resetcnt[8]~42 ;
wire \impl|init_impl|resetcnt[9]~43_combout ;
wire \impl|init_impl|resetcnt[9]~44 ;
wire \impl|init_impl|resetcnt[10]~45_combout ;
wire \impl|init_impl|resetcnt[10]~46 ;
wire \impl|init_impl|resetcnt[11]~47_combout ;
wire \impl|init_impl|resetcnt[11]~48 ;
wire \impl|init_impl|resetcnt[12]~49_combout ;
wire \impl|init_impl|resetcnt[12]~50 ;
wire \impl|init_impl|resetcnt[13]~51_combout ;
wire \impl|init_impl|resetcnt[13]~52 ;
wire \impl|init_impl|resetcnt[14]~53_combout ;
wire \impl|init_impl|resetcnt[14]~54 ;
wire \impl|init_impl|resetcnt[15]~55_combout ;
wire \impl|init_impl|resetcnt[15]~56 ;
wire \impl|init_impl|resetcnt[16]~57_combout ;
wire \impl|init_impl|resetcnt[16]~58 ;
wire \impl|init_impl|resetcnt[17]~59_combout ;
wire \impl|init_impl|resetcnt[17]~60 ;
wire \impl|init_impl|resetcnt[18]~61_combout ;
wire \impl|init_impl|autoreset_short~2_combout ;
wire \impl|init_impl|autoreset_short~3_combout ;
wire \impl|init_impl|autoreset_short~q ;
wire \impl|init_impl|reset_out_short~combout ;
wire \impl|clocks2_impl|tn~2_combout ;
wire \impl|clocks2_impl|tn[3]~feeder_combout ;
wire \impl|clocks2_impl|tn~3_combout ;
wire \impl|clocks2_impl|tn[4]~feeder_combout ;
wire \impl|clocks2_impl|tn~4_combout ;
wire \impl|clocks2_impl|tn~5_combout ;
wire \impl|clocks2_impl|Equal2~1_combout ;
wire \impl|clocks2_impl|tn~6_combout ;
wire \impl|clocks2_impl|tn[7]~feeder_combout ;
wire \impl|clocks2_impl|tn~7_combout ;
wire \impl|clocks2_impl|tn~8_combout ;
wire \impl|clocks2_impl|tn~9_combout ;
wire \impl|clocks2_impl|tn[10]~feeder_combout ;
wire \impl|clocks2_impl|Equal2~0_combout ;
wire \impl|clocks2_impl|Equal2~2_combout ;
wire \impl|clocks2_impl|helper[0]~feeder_combout ;
wire \impl|clocks2_impl|helper[1]~0_combout ;
wire \impl|clocks2_impl|Equal1~0_combout ;
wire \impl|clocks2_impl|tn~0_combout ;
wire \led7x8__impl|Add0~0_combout ;
wire \led7x8__impl|div_cnt~1_combout ;
wire \led7x8__impl|Add0~1 ;
wire \led7x8__impl|Add0~2_combout ;
wire \led7x8__impl|div_cnt[1]~15_combout ;
wire \led7x8__impl|Add0~3 ;
wire \led7x8__impl|Add0~4_combout ;
wire \led7x8__impl|div_cnt~0_combout ;
wire \led7x8__impl|Add0~5 ;
wire \led7x8__impl|Add0~6_combout ;
wire \led7x8__impl|div_cnt[3]~14_combout ;
wire \led7x8__impl|Equal0~0_combout ;
wire \led7x8__impl|Add0~7 ;
wire \led7x8__impl|Add0~8_combout ;
wire \led7x8__impl|div_cnt~13_combout ;
wire \led7x8__impl|Add0~9 ;
wire \led7x8__impl|Add0~10_combout ;
wire \led7x8__impl|div_cnt[5]~19_combout ;
wire \led7x8__impl|Add0~11 ;
wire \led7x8__impl|Add0~12_combout ;
wire \led7x8__impl|div_cnt[6]~18_combout ;
wire \led7x8__impl|Add0~13 ;
wire \led7x8__impl|Add0~14_combout ;
wire \led7x8__impl|div_cnt~12_combout ;
wire \led7x8__impl|Add0~15 ;
wire \led7x8__impl|Add0~16_combout ;
wire \led7x8__impl|div_cnt~11_combout ;
wire \led7x8__impl|Add0~17 ;
wire \led7x8__impl|Add0~18_combout ;
wire \led7x8__impl|div_cnt~10_combout ;
wire \led7x8__impl|Add0~19 ;
wire \led7x8__impl|Add0~20_combout ;
wire \led7x8__impl|div_cnt~9_combout ;
wire \led7x8__impl|Add0~21 ;
wire \led7x8__impl|Add0~22_combout ;
wire \led7x8__impl|div_cnt[11]~17_combout ;
wire \led7x8__impl|Add0~23 ;
wire \led7x8__impl|Add0~24_combout ;
wire \led7x8__impl|div_cnt[12]~16_combout ;
wire \led7x8__impl|Add0~25 ;
wire \led7x8__impl|Add0~26_combout ;
wire \led7x8__impl|div_cnt~8_combout ;
wire \led7x8__impl|Add0~27 ;
wire \led7x8__impl|Add0~28_combout ;
wire \led7x8__impl|div_cnt~7_combout ;
wire \led7x8__impl|Add0~29 ;
wire \led7x8__impl|Add0~30_combout ;
wire \led7x8__impl|div_cnt~6_combout ;
wire \led7x8__impl|Equal0~2_combout ;
wire \led7x8__impl|Equal0~3_combout ;
wire \led7x8__impl|Equal0~4_combout ;
wire \led7x8__impl|Add0~31 ;
wire \led7x8__impl|Add0~32_combout ;
wire \led7x8__impl|div_cnt~5_combout ;
wire \led7x8__impl|Add0~33 ;
wire \led7x8__impl|Add0~34_combout ;
wire \led7x8__impl|div_cnt~4_combout ;
wire \led7x8__impl|Add0~35 ;
wire \led7x8__impl|Add0~36_combout ;
wire \led7x8__impl|div_cnt~3_combout ;
wire \led7x8__impl|Add0~37 ;
wire \led7x8__impl|Add0~38_combout ;
wire \led7x8__impl|div_cnt~2_combout ;
wire \led7x8__impl|Equal0~1_combout ;
wire \led7x8__impl|Equal0~5_combout ;
wire \led7x8__impl|scan_clk~0_combout ;
wire \led7x8__impl|scan_clk~q ;
wire \led7x8__impl|scan_clk~clkctrl_outclk ;
wire \led7x8__impl|cur_pos[0]~2_combout ;
wire \led7x8__impl|cur_pos[1]~0_combout ;
wire \led7x8__impl|cur_pos[2]~1_combout ;
wire \led7x8__impl|Decoder1~0_combout ;
wire \led7x8__impl|pos[0]~0_combout ;
wire \led7x8__impl|Decoder1~1_combout ;
wire \led7x8__impl|pos[1]~1_combout ;
wire \led7x8__impl|Decoder1~2_combout ;
wire \led7x8__impl|pos[2]~2_combout ;
wire \led7x8__impl|Decoder1~3_combout ;
wire \led7x8__impl|pos[3]~3_combout ;
wire \led7x8__impl|Decoder1~4_combout ;
wire \led7x8__impl|pos[4]~4_combout ;
wire \led7x8__impl|Decoder1~5_combout ;
wire \led7x8__impl|pos[5]~5_combout ;
wire \led7x8__impl|Decoder1~6_combout ;
wire \led7x8__impl|pos[6]~6_combout ;
wire \led7x8__impl|Decoder1~7_combout ;
wire \led7x8__impl|pos[7]~7_combout ;
wire \Add1~0_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \div_sec[8]~28_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \div_sec[9]~27_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \div_sec~11_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \div_sec[11]~26_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \div_sec~10_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \div_sec~9_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \div_sec[14]~25_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \div_sec~8_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \div_sec~7_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \div_sec~6_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \div_sec[18]~24_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \div_sec[19]~23_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \div_sec~20_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \div_sec~19_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \div_sec[22]~22_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \div_sec~21_combout ;
wire \Equal2~6_combout ;
wire \div_sec~17_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \div_sec~18_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \div_sec~16_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \div_sec~15_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \div_sec~14_combout ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \div_sec[6]~29_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \div_sec~12_combout ;
wire \Equal2~3_combout ;
wire \Equal2~2_combout ;
wire \Equal2~1_combout ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \Add1~10_combout ;
wire \div_sec~13_combout ;
wire \Equal2~5_combout ;
wire \one_sec_pulse~0_combout ;
wire \one_sec_pulse~feeder_combout ;
wire \one_sec_pulse~q ;
wire \_wrnm|m[0]~feeder_combout ;
wire \_wrnm|out[0]~feeder_combout ;
wire \new_dataf~feeder_combout ;
wire \new_dataf~q ;
wire \wrn~0_combout ;
wire \led7x8__impl|_wrnm|out[0]~feeder_combout ;
wire \led7x8__impl|_wrnm|out[0]~clkctrl_outclk ;
wire \one_sec_pulse~clkctrl_outclk ;
wire \outchar[0]~2_combout ;
wire \impl|init_impl|autoreset~7_combout ;
wire \impl|init_impl|autoreset~q ;
wire \impl|init_impl|reset_out~combout ;
wire \led7x8__impl|_addrm|m[0]~feeder_combout ;
wire \led7x8__impl|_addrm|out[0]~feeder_combout ;
wire \led7x8__impl|buffer[3][0]~feeder_combout ;
wire \pos_counter[2]~0_combout ;
wire \pos_counter[2]~feeder_combout ;
wire \outchar[1]~0_combout ;
wire \outchar[1]~feeder_combout ;
wire \Add3~0_combout ;
wire \led7x8__impl|_addrm|m[2]~feeder_combout ;
wire \led7x8__impl|_addrm|out[1]~feeder_combout ;
wire \led7x8__impl|Decoder0~7_combout ;
wire \led7x8__impl|buffer[3][0]~q ;
wire \led7x8__impl|buffer[1][0]~feeder_combout ;
wire \led7x8__impl|Decoder0~4_combout ;
wire \led7x8__impl|buffer[1][0]~q ;
wire \led7x8__impl|Decoder0~5_combout ;
wire \led7x8__impl|buffer[2][0]~q ;
wire \led7x8__impl|Decoder0~6_combout ;
wire \led7x8__impl|buffer[0][0]~q ;
wire \led7x8__impl|Mux4~2_combout ;
wire \led7x8__impl|Mux4~3_combout ;
wire \led7x8__impl|buffer[6][0]~feeder_combout ;
wire \led7x8__impl|Decoder0~0_combout ;
wire \led7x8__impl|buffer[6][0]~q ;
wire \led7x8__impl|buffer[7][0]~feeder_combout ;
wire \led7x8__impl|Decoder0~3_combout ;
wire \led7x8__impl|buffer[7][0]~q ;
wire \led7x8__impl|buffer[5][0]~feeder_combout ;
wire \led7x8__impl|Decoder0~1_combout ;
wire \led7x8__impl|buffer[5][0]~q ;
wire \led7x8__impl|Decoder0~2_combout ;
wire \led7x8__impl|buffer[4][0]~q ;
wire \led7x8__impl|Mux4~0_combout ;
wire \led7x8__impl|Mux4~1_combout ;
wire \led7x8__impl|Mux4~4_combout ;
wire \led7x8__impl|buffer_disp~10feeder_combout ;
wire \led7x8__impl|buffer_disp~10_q ;
wire \led7x8__impl|buffer_disp~0_q ;
wire \led7x8__impl|buffer_disp~5_q ;
wire \led7x8__impl|buffer_disp~47_combout ;
wire \led7x8__impl|buffer_disp~15_q ;
wire \led7x8__impl|buffer_disp~48_combout ;
wire \led7x8__impl|buffer_disp~20_q ;
wire \led7x8__impl|buffer_disp~25_q ;
wire \led7x8__impl|buffer_disp~45_combout ;
wire \led7x8__impl|buffer_disp~35_q ;
wire \led7x8__impl|buffer_disp~30feeder_combout ;
wire \led7x8__impl|buffer_disp~30_q ;
wire \led7x8__impl|buffer_disp~46_combout ;
wire \led7x8__impl|buffer_disp~49_combout ;
wire \outchar[3]~1_combout ;
wire \outchar[3]~feeder_combout ;
wire \led7x8__impl|_datam|m[3]~feeder_combout ;
wire \led7x8__impl|_datam|out[3]~feeder_combout ;
wire \led7x8__impl|buffer[0][3]~q ;
wire \led7x8__impl|buffer[2][3]~feeder_combout ;
wire \led7x8__impl|buffer[2][3]~q ;
wire \led7x8__impl|Mux1~2_combout ;
wire \led7x8__impl|buffer[1][3]~feeder_combout ;
wire \led7x8__impl|buffer[1][3]~q ;
wire \led7x8__impl|buffer[3][3]~feeder_combout ;
wire \led7x8__impl|buffer[3][3]~q ;
wire \led7x8__impl|Mux1~3_combout ;
wire \led7x8__impl|buffer[5][3]~q ;
wire \led7x8__impl|buffer[4][3]~q ;
wire \led7x8__impl|Mux1~0_combout ;
wire \led7x8__impl|buffer[7][3]~q ;
wire \led7x8__impl|buffer[6][3]~q ;
wire \led7x8__impl|Mux1~1_combout ;
wire \led7x8__impl|Mux1~4_combout ;
wire \led7x8__impl|buffer_disp~3_q ;
wire \led7x8__impl|buffer_disp~13_q ;
wire \led7x8__impl|buffer_disp~62_combout ;
wire \led7x8__impl|buffer_disp~8_q ;
wire \led7x8__impl|buffer_disp~18_q ;
wire \led7x8__impl|buffer_disp~63_combout ;
wire \led7x8__impl|buffer_disp~33feeder_combout ;
wire \led7x8__impl|buffer_disp~33_q ;
wire \led7x8__impl|buffer_disp~23_q ;
wire \led7x8__impl|buffer_disp~28feeder_combout ;
wire \led7x8__impl|buffer_disp~28_q ;
wire \led7x8__impl|buffer_disp~60_combout ;
wire \led7x8__impl|buffer_disp~38_q ;
wire \led7x8__impl|buffer_disp~61_combout ;
wire \led7x8__impl|buffer_disp~64_combout ;
wire \led7x8__impl|_datam|m[2]~feeder_combout ;
wire \led7x8__impl|_datam|out[2]~feeder_combout ;
wire \led7x8__impl|buffer[6][2]~feeder_combout ;
wire \led7x8__impl|buffer[6][2]~q ;
wire \led7x8__impl|buffer[5][2]~q ;
wire \led7x8__impl|buffer[4][2]~q ;
wire \led7x8__impl|Mux2~0_combout ;
wire \led7x8__impl|buffer[7][2]~q ;
wire \led7x8__impl|Mux2~1_combout ;
wire \led7x8__impl|buffer[0][2]~q ;
wire \led7x8__impl|buffer[2][2]~feeder_combout ;
wire \led7x8__impl|buffer[2][2]~q ;
wire \led7x8__impl|Mux2~2_combout ;
wire \led7x8__impl|buffer[3][2]~q ;
wire \led7x8__impl|buffer[1][2]~q ;
wire \led7x8__impl|Mux2~3_combout ;
wire \led7x8__impl|Mux2~4_combout ;
wire \led7x8__impl|buffer_disp~2_q ;
wire \led7x8__impl|buffer_disp~12_q ;
wire \led7x8__impl|buffer_disp~57_combout ;
wire \led7x8__impl|buffer_disp~17_q ;
wire \led7x8__impl|buffer_disp~7_q ;
wire \led7x8__impl|buffer_disp~58_combout ;
wire \led7x8__impl|buffer_disp~22_q ;
wire \led7x8__impl|buffer_disp~27feeder_combout ;
wire \led7x8__impl|buffer_disp~27_q ;
wire \led7x8__impl|buffer_disp~55_combout ;
wire \led7x8__impl|buffer_disp~37_q ;
wire \led7x8__impl|buffer_disp~32_q ;
wire \led7x8__impl|buffer_disp~56_combout ;
wire \led7x8__impl|buffer_disp~59_combout ;
wire \led7x8__impl|buffer[0][1]~q ;
wire \led7x8__impl|buffer[2][1]~q ;
wire \led7x8__impl|Mux3~2_combout ;
wire \led7x8__impl|buffer[3][1]~q ;
wire \led7x8__impl|buffer[1][1]~q ;
wire \led7x8__impl|Mux3~3_combout ;
wire \led7x8__impl|buffer[6][1]~feeder_combout ;
wire \led7x8__impl|buffer[6][1]~q ;
wire \led7x8__impl|buffer[5][1]~q ;
wire \led7x8__impl|buffer[4][1]~q ;
wire \led7x8__impl|Mux3~0_combout ;
wire \led7x8__impl|buffer[7][1]~q ;
wire \led7x8__impl|Mux3~1_combout ;
wire \led7x8__impl|Mux3~4_combout ;
wire \led7x8__impl|buffer_disp~6feeder_combout ;
wire \led7x8__impl|buffer_disp~6_q ;
wire \led7x8__impl|buffer_disp~16_q ;
wire \led7x8__impl|buffer_disp~11_q ;
wire \led7x8__impl|buffer_disp~1_q ;
wire \led7x8__impl|buffer_disp~52_combout ;
wire \led7x8__impl|buffer_disp~53_combout ;
wire \led7x8__impl|buffer_disp~31feeder_combout ;
wire \led7x8__impl|buffer_disp~31_q ;
wire \led7x8__impl|buffer_disp~21_q ;
wire \led7x8__impl|buffer_disp~26_q ;
wire \led7x8__impl|buffer_disp~50_combout ;
wire \led7x8__impl|buffer_disp~36_q ;
wire \led7x8__impl|buffer_disp~51_combout ;
wire \led7x8__impl|buffer_disp~54_combout ;
wire \led7x8__impl|char_rom~0_combout ;
wire \led7x8__impl|buffer[2][4]~feeder_combout ;
wire \led7x8__impl|buffer[2][4]~q ;
wire \led7x8__impl|buffer[0][4]~feeder_combout ;
wire \led7x8__impl|buffer[0][4]~q ;
wire \led7x8__impl|Mux0~2_combout ;
wire \led7x8__impl|buffer[3][4]~feeder_combout ;
wire \led7x8__impl|buffer[3][4]~q ;
wire \led7x8__impl|buffer[1][4]~feeder_combout ;
wire \led7x8__impl|buffer[1][4]~q ;
wire \led7x8__impl|Mux0~3_combout ;
wire \led7x8__impl|buffer[7][4]~feeder_combout ;
wire \led7x8__impl|buffer[7][4]~q ;
wire \led7x8__impl|buffer[6][4]~feeder_combout ;
wire \led7x8__impl|buffer[6][4]~q ;
wire \led7x8__impl|buffer[5][4]~feeder_combout ;
wire \led7x8__impl|buffer[5][4]~q ;
wire \led7x8__impl|buffer[4][4]~feeder_combout ;
wire \led7x8__impl|buffer[4][4]~q ;
wire \led7x8__impl|Mux0~0_combout ;
wire \led7x8__impl|Mux0~1_combout ;
wire \led7x8__impl|Mux0~4_combout ;
wire \led7x8__impl|buffer_disp~4_q ;
wire \led7x8__impl|buffer_disp~14feeder_combout ;
wire \led7x8__impl|buffer_disp~14_q ;
wire \led7x8__impl|buffer_disp~42_combout ;
wire \led7x8__impl|buffer_disp~19_q ;
wire \led7x8__impl|buffer_disp~9_q ;
wire \led7x8__impl|buffer_disp~43_combout ;
wire \led7x8__impl|buffer_disp~24_q ;
wire \led7x8__impl|buffer_disp~29_q ;
wire \led7x8__impl|buffer_disp~40_combout ;
wire \led7x8__impl|buffer_disp~39_q ;
wire \led7x8__impl|buffer_disp~34_q ;
wire \led7x8__impl|buffer_disp~41_combout ;
wire \led7x8__impl|buffer_disp~44_combout ;
wire \led7x8__impl|char_rom~1_combout ;
wire \led7x8__impl|char_rom~2_combout ;
wire \led7x8__impl|char_rom~3_combout ;
wire \led7x8__impl|char_rom~4_combout ;
wire \led7x8__impl|char_rom~5_combout ;
wire \led7x8__impl|char_rom~6_combout ;
wire \led7x8__impl|char_rom~7_combout ;
wire \led7x8__impl|char_rom~8_combout ;
wire \led7x8__impl|char_rom~9_combout ;
wire \led7x8__impl|char_rom~10_combout ;
wire \led7x8__impl|char_rom~11_combout ;
wire \led7x8__impl|char_rom~12_combout ;
wire \led7x8__impl|char_rom~13_combout ;
wire \impl|clocks2_impl|tn[7]~clkctrl_outclk ;
wire \impl|clocks2_impl|t_romn~0_combout ;
wire \impl|clocks2_impl|t_romn~q ;
wire \impl|clocks2_impl|t_romn~clkctrl_outclk ;
wire \impl|ucode_rom_impl|px_bus_n[5]~5_combout ;
wire \impl|ucode_rom_impl|px_bus_n[4]~4_combout ;
wire \impl|ucode_rom_impl|py_bus_n[5]~1_combout ;
wire \impl|ucode_rom_impl|py_bus_n[4]~0_combout ;
wire \impl|ucode_rom_impl|px_bus_n[3]~3_combout ;
wire \impl|ucode_rom_impl|px_bus_n[2]~2_combout ;
wire \impl|ucode_rom_impl|px_bus_n[1]~1_combout ;
wire \impl|ucode_rom_impl|px_bus_n[0]~0_combout ;
wire \impl|ram_impl|Decoder0~3_combout ;
wire \impl|ram_impl|Decoder0~4_combout ;
wire \impl|ram_impl|Decoder0~1_combout ;
wire \impl|ram_impl|Decoder0~0_combout ;
wire \impl|ram_impl|Decoder0~2_combout ;
wire \impl|ram_impl|UAOZU~0_combout ;
wire \impl|ram_impl|UAOZU~combout ;
wire \impl|ram_impl|UAOZUn~feeder_combout ;
wire \impl|ram_impl|UAOZUn~q ;
wire \impl|ram_impl|UAOZUn~clkctrl_outclk ;
wire \impl|ram_impl|VA[8]~0_combout ;
wire \impl|ram_impl|Decoder0~7_combout ;
wire \impl|ram_impl|Mux15~0_combout ;
wire \impl|ram_impl|Decoder0~6_combout ;
wire \impl|ram_impl|MXn~0_combout ;
wire \impl|ram_impl|MXn~q ;
wire \impl|ram_impl|Decoder0~5_combout ;
wire \impl|ram_impl|WR~0_combout ;
wire \impl|ram_impl|WR~q ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ;
wire \impl|ram_impl|comb~0_combout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store~q ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout ;
wire \impl|alu_impl|main_adder_impl|comb~1_combout ;
wire \impl|alu_impl|Z6_strobe~combout ;
wire \impl|alu_impl|Z6_strobe~clkctrl_outclk ;
wire \impl|ram_impl|MYn~0_combout ;
wire \impl|ram_impl|MYn~q ;
wire \impl|ram_impl|comb~1_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store~q ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout ;
wire \~GND~combout ;
wire \impl|ram_impl|Mux11~0_combout ;
wire \impl|ram_impl|MA[4]~feeder_combout ;
wire \impl|ram_impl|Mux10~0_combout ;
wire \impl|ram_impl|MA[5]~feeder_combout ;
wire \impl|ram_impl|Mux9~0_combout ;
wire \impl|ram_impl|MA[6]~feeder_combout ;
wire \impl|ram_impl|Mux8~0_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \impl|alu_impl|Z6[1]~1_combout ;
wire \impl|alu_impl|Z6[1]~feeder_combout ;
wire \impl|alu_impl|Z6_sel~0_combout ;
wire \impl|alu_impl|Z7_strobe~combout ;
wire \impl|alu_impl|Z7_strobe~clkctrl_outclk ;
wire \impl|alu_impl|Z7[1]~feeder_combout ;
wire \impl|alu_impl|beta1[1]~7_combout ;
wire \impl|alu_impl|beta1[1]~8_combout ;
wire \impl|alu_impl|beta1[1]~14_combout ;
wire \impl|alu_impl|compl_selector|q[1]~3_combout ;
wire \impl|alu_impl|main_adder_impl|comb~2_combout ;
wire \impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout ;
wire \impl|alu_impl|main_adder_impl|comb~3_combout ;
wire \impl|alu_impl|main_adder_impl|comb~0_combout ;
wire \impl|alu_impl|main_adder_impl|ZPR3~combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6_combout ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~3 ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7_combout ;
wire \impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \impl|alu_impl|Z7[3]~3_combout ;
wire \impl|alu_impl|Z7[3]~feeder_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \impl|alu_impl|Z6[3]~3_combout ;
wire \impl|alu_impl|Z6[3]~feeder_combout ;
wire \impl|alu_impl|beta1[3]~13_combout ;
wire \impl|alu_impl|compl_selector|q[3]~6_combout ;
wire \impl|alu_impl|beta1[3]~12_combout ;
wire \impl|alu_impl|compl_selector|q[3]~4_combout ;
wire \impl|alu_impl|compl_selector|q[3]~5_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2_combout ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3_combout ;
wire \impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \impl|alu_impl|Z7[2]~2_combout ;
wire \impl|alu_impl|Z7[2]~feeder_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \impl|alu_impl|Z6[2]~2_combout ;
wire \impl|alu_impl|Z6[2]~feeder_combout ;
wire \impl|alu_impl|beta1[2]~4_combout ;
wire \impl|alu_impl|beta1[2]~5_combout ;
wire \impl|alu_impl|beta1[2]~6_combout ;
wire \impl|alu_impl|compl_selector|q[2]~2_combout ;
wire \impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout ;
wire \impl|alu_impl|main_adder_impl|ADDER|Add0~4_combout ;
wire \impl|alu_impl|main_adder_impl|P2~0_combout ;
wire \impl|alu_impl|main_adder_impl|WideNand0~0_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5_combout ;
wire \impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \impl|alu_impl|Z6[0]~0_combout ;
wire \impl|alu_impl|Z6[0]~feeder_combout ;
wire \impl|alu_impl|beta1[0]~10_combout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \impl|alu_impl|Z7[0]~0_combout ;
wire \impl|alu_impl|Z7[0]~feeder_combout ;
wire \impl|alu_impl|beta1[0]~9_combout ;
wire \impl|alu_impl|beta1[0]~11_combout ;
wire \impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ;
wire \impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0_combout ;
wire \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0_combout ;
wire \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1_combout ;
wire \impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \impl|alu_impl|Z7[1]~1_combout ;
wire [0:0] \_wrnm|out ;
wire [3:0] \led7x8__impl|_datam|m ;
wire [2:0] \led7x8__impl|_addrm|m ;
wire [2:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w ;
wire [3:0] \led7x8__impl|_datam|out ;
wire [5:0] \impl|ucode_rom_impl|py_bus_n ;
wire [5:0] \impl|ucode_rom_impl|px_bus_n ;
wire [3:0] \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b ;
wire [23:0] div_sec;
wire [15:0] \impl|ram_impl|VA ;
wire [3:0] outchar;
wire [2:0] \led7x8__impl|_addrm|out ;
wire [3:0] \impl|ram_impl|page_reg2 ;
wire [2:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w ;
wire [7:0] \led7x8__impl|seg ;
wire [24:0] \impl|init_impl|resetcnt ;
wire [7:0] \led7x8__impl|pos ;
wire [2:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w ;
wire [47:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a ;
wire [3:0] \impl|alu_impl|Z7 ;
wire [0:0] \led7x8__impl|_wrnm|out ;
wire [3:0] \impl|alu_impl|main_adder_impl|src0 ;
wire [1:0] \impl|clocks2_impl|helper ;
wire [1:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \impl|alu_impl|Z6 ;
wire [2:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w ;
wire [2:0] \led7x8__impl|cur_pos ;
wire [0:0] \_wrnm|m ;
wire [4:0] \led7x8__impl|code ;
wire [0:0] \led7x8__impl|_wrnm|m ;
wire [3:0] div;
wire [16:0] \impl|ram_impl|MA ;
wire [2:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w ;
wire [2:0] pos_counter;
wire [15:8] \impl|ram_impl|ram8w ;
wire [2:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w ;
wire [3:0] \impl|alu_impl|main_adder_impl|alu_out_bus_n ;
wire [10:1] \impl|clocks2_impl|tn ;
wire [2:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w ;
wire [1:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w ;
wire [19:0] \led7x8__impl|div_cnt ;

wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [1:0] \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [21] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [22] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [23] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [20] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [32] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [30] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [31] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [28] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [29] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [34] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];
assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [43] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [1];

assign \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [33] = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \tn[1]~output (
	.i(!\impl|clocks2_impl|tn [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[1]~output .bus_hold = "false";
defparam \tn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \tn[2]~output (
	.i(!\impl|clocks2_impl|tn [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[2]~output .bus_hold = "false";
defparam \tn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \tn[3]~output (
	.i(!\impl|clocks2_impl|tn [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[3]~output .bus_hold = "false";
defparam \tn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \tn[4]~output (
	.i(!\impl|clocks2_impl|tn [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[4]~output .bus_hold = "false";
defparam \tn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \tn[5]~output (
	.i(!\impl|clocks2_impl|tn [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[5]~output .bus_hold = "false";
defparam \tn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \tn[6]~output (
	.i(!\impl|clocks2_impl|tn [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[6]~output .bus_hold = "false";
defparam \tn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \tn[7]~output (
	.i(!\impl|clocks2_impl|tn [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[7]~output .bus_hold = "false";
defparam \tn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \tn[8]~output (
	.i(!\impl|clocks2_impl|tn [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[8]~output .bus_hold = "false";
defparam \tn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \tn[9]~output (
	.i(!\impl|clocks2_impl|tn [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[9]~output .bus_hold = "false";
defparam \tn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \tn[10]~output (
	.i(!\impl|clocks2_impl|tn [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \tn[10]~output .bus_hold = "false";
defparam \tn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \MHZ_10~output (
	.i(\MHZ_10~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MHZ_10~output_o ),
	.obar());
// synopsys translate_off
defparam \MHZ_10~output .bus_hold = "false";
defparam \MHZ_10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \pos[0]~output (
	.i(\led7x8__impl|pos [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[0]~output .bus_hold = "false";
defparam \pos[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \pos[1]~output (
	.i(\led7x8__impl|pos [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[1]~output .bus_hold = "false";
defparam \pos[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \pos[2]~output (
	.i(\led7x8__impl|pos [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[2]~output .bus_hold = "false";
defparam \pos[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \pos[3]~output (
	.i(\led7x8__impl|pos [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[3]~output .bus_hold = "false";
defparam \pos[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \pos[4]~output (
	.i(\led7x8__impl|pos [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[4]~output .bus_hold = "false";
defparam \pos[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \pos[5]~output (
	.i(\led7x8__impl|pos [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[5]~output .bus_hold = "false";
defparam \pos[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \pos[6]~output (
	.i(\led7x8__impl|pos [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[6]~output .bus_hold = "false";
defparam \pos[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \pos[7]~output (
	.i(\led7x8__impl|pos [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pos[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pos[7]~output .bus_hold = "false";
defparam \pos[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \char[0]~output (
	.i(\led7x8__impl|seg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[0]~output .bus_hold = "false";
defparam \char[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \char[1]~output (
	.i(\led7x8__impl|seg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[1]~output .bus_hold = "false";
defparam \char[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \char[2]~output (
	.i(\led7x8__impl|seg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[2]~output .bus_hold = "false";
defparam \char[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \char[3]~output (
	.i(\led7x8__impl|seg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[3]~output .bus_hold = "false";
defparam \char[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \char[4]~output (
	.i(\led7x8__impl|seg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[4]~output .bus_hold = "false";
defparam \char[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \char[5]~output (
	.i(\led7x8__impl|seg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[5]~output .bus_hold = "false";
defparam \char[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \char[6]~output (
	.i(\led7x8__impl|seg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[6]~output .bus_hold = "false";
defparam \char[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \char[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\char[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \char[7]~output .bus_hold = "false";
defparam \char[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \io_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[0]~output .bus_hold = "false";
defparam \io_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \io_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[1]~output .bus_hold = "false";
defparam \io_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \io_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[2]~output .bus_hold = "false";
defparam \io_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \io_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[3]~output .bus_hold = "false";
defparam \io_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \io_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[4]~output .bus_hold = "false";
defparam \io_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \io_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[5]~output .bus_hold = "false";
defparam \io_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \io_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[6]~output .bus_hold = "false";
defparam \io_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \io_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_addr[7]~output .bus_hold = "false";
defparam \io_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \io_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[0]~output .bus_hold = "false";
defparam \io_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \io_data[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[1]~output .bus_hold = "false";
defparam \io_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \io_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[2]~output .bus_hold = "false";
defparam \io_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \io_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[3]~output .bus_hold = "false";
defparam \io_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \io_data[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[4]~output .bus_hold = "false";
defparam \io_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \io_data[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[5]~output .bus_hold = "false";
defparam \io_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \io_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[6]~output .bus_hold = "false";
defparam \io_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \io_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\io_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \io_data[7]~output .bus_hold = "false";
defparam \io_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \SIMn~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SIMn~output_o ),
	.obar());
// synopsys translate_off
defparam \SIMn~output .bus_hold = "false";
defparam \SIMn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \VV~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VV~output_o ),
	.obar());
// synopsys translate_off
defparam \VV~output .bus_hold = "false";
defparam \VV~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \test_point~output (
	.i(\impl|alu_impl|Z7[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\test_point~output_o ),
	.obar());
// synopsys translate_off
defparam \test_point~output .bus_hold = "false";
defparam \test_point~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \ext_clk~input (
	.i(ext_clk),
	.ibar(gnd),
	.o(\ext_clk~input_o ));
// synopsys translate_off
defparam \ext_clk~input .bus_hold = "false";
defparam \ext_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \ext_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ext_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ext_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ext_clk~inputclkctrl .clock_type = "global clock";
defparam \ext_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = div[2] $ (((!div[1] & !div[0])))

	.dataa(div[1]),
	.datab(gnd),
	.datac(div[2]),
	.datad(div[0]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'hF0A5;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \div[2] (
	.clk(\ext_clk~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div[2]),
	.prn(vcc));
// synopsys translate_off
defparam \div[2] .is_wysiwyg = "true";
defparam \div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \div~2 (
// Equation(s):
// \div~2_combout  = (div[3] & ((div[1]) # ((div[0]) # (!div[2]))))

	.dataa(div[1]),
	.datab(div[2]),
	.datac(div[3]),
	.datad(div[0]),
	.cin(gnd),
	.combout(\div~2_combout ),
	.cout());
// synopsys translate_off
defparam \div~2 .lut_mask = 16'hF0B0;
defparam \div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N29
dffeas \div[3] (
	.clk(\ext_clk~inputclkctrl_outclk ),
	.d(\div~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div[3]),
	.prn(vcc));
// synopsys translate_off
defparam \div[3] .is_wysiwyg = "true";
defparam \div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \div~1 (
// Equation(s):
// \div~1_combout  = (!div[0] & ((div[1]) # ((div[3]) # (!div[2]))))

	.dataa(div[1]),
	.datab(div[2]),
	.datac(div[0]),
	.datad(div[3]),
	.cin(gnd),
	.combout(\div~1_combout ),
	.cout());
// synopsys translate_off
defparam \div~1 .lut_mask = 16'h0F0B;
defparam \div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N11
dffeas \div[0] (
	.clk(\ext_clk~inputclkctrl_outclk ),
	.d(\div~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div[0]),
	.prn(vcc));
// synopsys translate_off
defparam \div[0] .is_wysiwyg = "true";
defparam \div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \div~0 (
// Equation(s):
// \div~0_combout  = (div[0] & (((div[1])))) # (!div[0] & (!div[1] & ((div[3]) # (!div[2]))))

	.dataa(div[0]),
	.datab(div[2]),
	.datac(div[1]),
	.datad(div[3]),
	.cin(gnd),
	.combout(\div~0_combout ),
	.cout());
// synopsys translate_off
defparam \div~0 .lut_mask = 16'hA5A1;
defparam \div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \div[1] (
	.clk(\ext_clk~inputclkctrl_outclk ),
	.d(\div~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div[1]),
	.prn(vcc));
// synopsys translate_off
defparam \div[1] .is_wysiwyg = "true";
defparam \div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!div[0] & div[2])

	.dataa(div[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(div[2]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h5500;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \MHZ_10~0 (
// Equation(s):
// \MHZ_10~0_combout  = (div[3] & (((\MHZ_10~reg0_q )))) # (!div[3] & ((\Equal1~0_combout  & (div[1])) # (!\Equal1~0_combout  & ((\MHZ_10~reg0_q )))))

	.dataa(div[1]),
	.datab(div[3]),
	.datac(\MHZ_10~reg0_q ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\MHZ_10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MHZ_10~0 .lut_mask = 16'hE2F0;
defparam \MHZ_10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \MHZ_10~reg0feeder (
// Equation(s):
// \MHZ_10~reg0feeder_combout  = \MHZ_10~0_combout 

	.dataa(\MHZ_10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MHZ_10~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MHZ_10~reg0feeder .lut_mask = 16'hAAAA;
defparam \MHZ_10~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \MHZ_10~reg0 (
	.clk(\ext_clk~inputclkctrl_outclk ),
	.d(\MHZ_10~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MHZ_10~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MHZ_10~reg0 .is_wysiwyg = "true";
defparam \MHZ_10~reg0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \MHZ_10~reg0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MHZ_10~reg0_q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MHZ_10~reg0clkctrl_outclk ));
// synopsys translate_off
defparam \MHZ_10~reg0clkctrl .clock_type = "global clock";
defparam \MHZ_10~reg0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \impl|clocks2_impl|tn~1 (
// Equation(s):
// \impl|clocks2_impl|tn~1_combout  = (\impl|clocks2_impl|tn [1] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|clocks2_impl|tn [1]),
	.datad(\impl|clocks2_impl|tn~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~1 .lut_mask = 16'h00F0;
defparam \impl|clocks2_impl|tn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \impl|init_impl|resetcnt[0]~25 (
// Equation(s):
// \impl|init_impl|resetcnt[0]~25_combout  = \impl|init_impl|resetcnt [0] $ (VCC)
// \impl|init_impl|resetcnt[0]~26  = CARRY(\impl|init_impl|resetcnt [0])

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\impl|init_impl|resetcnt[0]~25_combout ),
	.cout(\impl|init_impl|resetcnt[0]~26 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[0]~25 .lut_mask = 16'h33CC;
defparam \impl|init_impl|resetcnt[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \ext_reset_n~input (
	.i(ext_reset_n),
	.ibar(gnd),
	.o(\ext_reset_n~input_o ));
// synopsys translate_off
defparam \ext_reset_n~input .bus_hold = "false";
defparam \ext_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \impl|init_impl|reset0 (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ext_reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|reset0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|reset0 .is_wysiwyg = "true";
defparam \impl|init_impl|reset0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \impl|init_impl|reset1~feeder (
// Equation(s):
// \impl|init_impl|reset1~feeder_combout  = \impl|init_impl|reset0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|init_impl|reset0~q ),
	.cin(gnd),
	.combout(\impl|init_impl|reset1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|reset1~feeder .lut_mask = 16'hFF00;
defparam \impl|init_impl|reset1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \impl|init_impl|reset1 (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|reset1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|reset1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|reset1 .is_wysiwyg = "true";
defparam \impl|init_impl|reset1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \impl|init_impl|resetcnt[18]~61 (
// Equation(s):
// \impl|init_impl|resetcnt[18]~61_combout  = (\impl|init_impl|resetcnt [18] & (\impl|init_impl|resetcnt[17]~60  $ (GND))) # (!\impl|init_impl|resetcnt [18] & (!\impl|init_impl|resetcnt[17]~60  & VCC))
// \impl|init_impl|resetcnt[18]~62  = CARRY((\impl|init_impl|resetcnt [18] & !\impl|init_impl|resetcnt[17]~60 ))

	.dataa(\impl|init_impl|resetcnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[17]~60 ),
	.combout(\impl|init_impl|resetcnt[18]~61_combout ),
	.cout(\impl|init_impl|resetcnt[18]~62 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[18]~61 .lut_mask = 16'hA50A;
defparam \impl|init_impl|resetcnt[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \impl|init_impl|resetcnt[19]~63 (
// Equation(s):
// \impl|init_impl|resetcnt[19]~63_combout  = (\impl|init_impl|resetcnt [19] & (!\impl|init_impl|resetcnt[18]~62 )) # (!\impl|init_impl|resetcnt [19] & ((\impl|init_impl|resetcnt[18]~62 ) # (GND)))
// \impl|init_impl|resetcnt[19]~64  = CARRY((!\impl|init_impl|resetcnt[18]~62 ) # (!\impl|init_impl|resetcnt [19]))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[18]~62 ),
	.combout(\impl|init_impl|resetcnt[19]~63_combout ),
	.cout(\impl|init_impl|resetcnt[19]~64 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[19]~63 .lut_mask = 16'h3C3F;
defparam \impl|init_impl|resetcnt[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \impl|init_impl|resetcnt[19] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[19] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \impl|init_impl|resetcnt[20]~65 (
// Equation(s):
// \impl|init_impl|resetcnt[20]~65_combout  = (\impl|init_impl|resetcnt [20] & (\impl|init_impl|resetcnt[19]~64  $ (GND))) # (!\impl|init_impl|resetcnt [20] & (!\impl|init_impl|resetcnt[19]~64  & VCC))
// \impl|init_impl|resetcnt[20]~66  = CARRY((\impl|init_impl|resetcnt [20] & !\impl|init_impl|resetcnt[19]~64 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[19]~64 ),
	.combout(\impl|init_impl|resetcnt[20]~65_combout ),
	.cout(\impl|init_impl|resetcnt[20]~66 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[20]~65 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \impl|init_impl|resetcnt[20] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[20] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \impl|init_impl|resetcnt[21]~67 (
// Equation(s):
// \impl|init_impl|resetcnt[21]~67_combout  = (\impl|init_impl|resetcnt [21] & (!\impl|init_impl|resetcnt[20]~66 )) # (!\impl|init_impl|resetcnt [21] & ((\impl|init_impl|resetcnt[20]~66 ) # (GND)))
// \impl|init_impl|resetcnt[21]~68  = CARRY((!\impl|init_impl|resetcnt[20]~66 ) # (!\impl|init_impl|resetcnt [21]))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[20]~66 ),
	.combout(\impl|init_impl|resetcnt[21]~67_combout ),
	.cout(\impl|init_impl|resetcnt[21]~68 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[21]~67 .lut_mask = 16'h3C3F;
defparam \impl|init_impl|resetcnt[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \impl|init_impl|resetcnt[21] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[21] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \impl|init_impl|resetcnt[22]~69 (
// Equation(s):
// \impl|init_impl|resetcnt[22]~69_combout  = (\impl|init_impl|resetcnt [22] & (\impl|init_impl|resetcnt[21]~68  $ (GND))) # (!\impl|init_impl|resetcnt [22] & (!\impl|init_impl|resetcnt[21]~68  & VCC))
// \impl|init_impl|resetcnt[22]~70  = CARRY((\impl|init_impl|resetcnt [22] & !\impl|init_impl|resetcnt[21]~68 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[21]~68 ),
	.combout(\impl|init_impl|resetcnt[22]~69_combout ),
	.cout(\impl|init_impl|resetcnt[22]~70 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[22]~69 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \impl|init_impl|resetcnt[22] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[22] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \impl|init_impl|autoreset_short~0 (
// Equation(s):
// \impl|init_impl|autoreset_short~0_combout  = (!\impl|init_impl|resetcnt [19] & (!\impl|init_impl|resetcnt [22] & (!\impl|init_impl|resetcnt [16] & !\impl|init_impl|resetcnt [20])))

	.dataa(\impl|init_impl|resetcnt [19]),
	.datab(\impl|init_impl|resetcnt [22]),
	.datac(\impl|init_impl|resetcnt [16]),
	.datad(\impl|init_impl|resetcnt [20]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset_short~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset_short~0 .lut_mask = 16'h0001;
defparam \impl|init_impl|autoreset_short~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \impl|init_impl|resetcnt[23]~71 (
// Equation(s):
// \impl|init_impl|resetcnt[23]~71_combout  = (\impl|init_impl|resetcnt [23] & (!\impl|init_impl|resetcnt[22]~70 )) # (!\impl|init_impl|resetcnt [23] & ((\impl|init_impl|resetcnt[22]~70 ) # (GND)))
// \impl|init_impl|resetcnt[23]~72  = CARRY((!\impl|init_impl|resetcnt[22]~70 ) # (!\impl|init_impl|resetcnt [23]))

	.dataa(\impl|init_impl|resetcnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[22]~70 ),
	.combout(\impl|init_impl|resetcnt[23]~71_combout ),
	.cout(\impl|init_impl|resetcnt[23]~72 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[23]~71 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \impl|init_impl|resetcnt[23] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[23] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \impl|init_impl|resetcnt[24]~73 (
// Equation(s):
// \impl|init_impl|resetcnt[24]~73_combout  = \impl|init_impl|resetcnt [24] $ (!\impl|init_impl|resetcnt[23]~72 )

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\impl|init_impl|resetcnt[23]~72 ),
	.combout(\impl|init_impl|resetcnt[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|resetcnt[24]~73 .lut_mask = 16'hC3C3;
defparam \impl|init_impl|resetcnt[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \impl|init_impl|resetcnt[24] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[24]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[24] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \impl|init_impl|autoreset_short~1 (
// Equation(s):
// \impl|init_impl|autoreset_short~1_combout  = (\impl|init_impl|autoreset_short~0_combout  & (!\impl|init_impl|resetcnt [23] & !\impl|init_impl|resetcnt [24]))

	.dataa(\impl|init_impl|autoreset_short~0_combout ),
	.datab(gnd),
	.datac(\impl|init_impl|resetcnt [23]),
	.datad(\impl|init_impl|resetcnt [24]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset_short~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset_short~1 .lut_mask = 16'h000A;
defparam \impl|init_impl|autoreset_short~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \impl|init_impl|autoreset~1 (
// Equation(s):
// \impl|init_impl|autoreset~1_combout  = (\impl|init_impl|resetcnt [2]) # ((\impl|init_impl|resetcnt [3]) # ((\impl|init_impl|resetcnt [0]) # (\impl|init_impl|resetcnt [1])))

	.dataa(\impl|init_impl|resetcnt [2]),
	.datab(\impl|init_impl|resetcnt [3]),
	.datac(\impl|init_impl|resetcnt [0]),
	.datad(\impl|init_impl|resetcnt [1]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~1 .lut_mask = 16'hFFFE;
defparam \impl|init_impl|autoreset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \impl|init_impl|autoreset~0 (
// Equation(s):
// \impl|init_impl|autoreset~0_combout  = (((!\impl|init_impl|reset1~q ) # (!\impl|init_impl|resetcnt [17])) # (!\impl|init_impl|resetcnt [21])) # (!\impl|init_impl|resetcnt [18])

	.dataa(\impl|init_impl|resetcnt [18]),
	.datab(\impl|init_impl|resetcnt [21]),
	.datac(\impl|init_impl|resetcnt [17]),
	.datad(\impl|init_impl|reset1~q ),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~0 .lut_mask = 16'h7FFF;
defparam \impl|init_impl|autoreset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \impl|init_impl|autoreset~2 (
// Equation(s):
// \impl|init_impl|autoreset~2_combout  = ((\impl|init_impl|autoreset~1_combout ) # (\impl|init_impl|autoreset~0_combout )) # (!\impl|init_impl|autoreset_short~1_combout )

	.dataa(gnd),
	.datab(\impl|init_impl|autoreset_short~1_combout ),
	.datac(\impl|init_impl|autoreset~1_combout ),
	.datad(\impl|init_impl|autoreset~0_combout ),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~2 .lut_mask = 16'hFFF3;
defparam \impl|init_impl|autoreset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \impl|init_impl|autoreset~3 (
// Equation(s):
// \impl|init_impl|autoreset~3_combout  = (\impl|init_impl|resetcnt [4]) # (((\impl|init_impl|resetcnt [6]) # (!\impl|init_impl|resetcnt [7])) # (!\impl|init_impl|resetcnt [5]))

	.dataa(\impl|init_impl|resetcnt [4]),
	.datab(\impl|init_impl|resetcnt [5]),
	.datac(\impl|init_impl|resetcnt [7]),
	.datad(\impl|init_impl|resetcnt [6]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~3 .lut_mask = 16'hFFBF;
defparam \impl|init_impl|autoreset~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \impl|init_impl|autoreset~4 (
// Equation(s):
// \impl|init_impl|autoreset~4_combout  = (\impl|init_impl|resetcnt [11]) # (((\impl|init_impl|resetcnt [9]) # (!\impl|init_impl|resetcnt [8])) # (!\impl|init_impl|resetcnt [10]))

	.dataa(\impl|init_impl|resetcnt [11]),
	.datab(\impl|init_impl|resetcnt [10]),
	.datac(\impl|init_impl|resetcnt [9]),
	.datad(\impl|init_impl|resetcnt [8]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~4 .lut_mask = 16'hFBFF;
defparam \impl|init_impl|autoreset~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \impl|init_impl|autoreset~5 (
// Equation(s):
// \impl|init_impl|autoreset~5_combout  = (\impl|init_impl|resetcnt [15]) # ((\impl|init_impl|resetcnt [12]) # ((\impl|init_impl|resetcnt [14]) # (!\impl|init_impl|resetcnt [13])))

	.dataa(\impl|init_impl|resetcnt [15]),
	.datab(\impl|init_impl|resetcnt [12]),
	.datac(\impl|init_impl|resetcnt [14]),
	.datad(\impl|init_impl|resetcnt [13]),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~5 .lut_mask = 16'hFEFF;
defparam \impl|init_impl|autoreset~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \impl|init_impl|autoreset~6 (
// Equation(s):
// \impl|init_impl|autoreset~6_combout  = (\impl|init_impl|autoreset~2_combout ) # ((\impl|init_impl|autoreset~3_combout ) # ((\impl|init_impl|autoreset~4_combout ) # (\impl|init_impl|autoreset~5_combout )))

	.dataa(\impl|init_impl|autoreset~2_combout ),
	.datab(\impl|init_impl|autoreset~3_combout ),
	.datac(\impl|init_impl|autoreset~4_combout ),
	.datad(\impl|init_impl|autoreset~5_combout ),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~6 .lut_mask = 16'hFFFE;
defparam \impl|init_impl|autoreset~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \impl|init_impl|resetcnt[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[0] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \impl|init_impl|resetcnt[1]~27 (
// Equation(s):
// \impl|init_impl|resetcnt[1]~27_combout  = (\impl|init_impl|resetcnt [1] & (!\impl|init_impl|resetcnt[0]~26 )) # (!\impl|init_impl|resetcnt [1] & ((\impl|init_impl|resetcnt[0]~26 ) # (GND)))
// \impl|init_impl|resetcnt[1]~28  = CARRY((!\impl|init_impl|resetcnt[0]~26 ) # (!\impl|init_impl|resetcnt [1]))

	.dataa(\impl|init_impl|resetcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[0]~26 ),
	.combout(\impl|init_impl|resetcnt[1]~27_combout ),
	.cout(\impl|init_impl|resetcnt[1]~28 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[1]~27 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \impl|init_impl|resetcnt[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[1] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \impl|init_impl|resetcnt[2]~29 (
// Equation(s):
// \impl|init_impl|resetcnt[2]~29_combout  = (\impl|init_impl|resetcnt [2] & (\impl|init_impl|resetcnt[1]~28  $ (GND))) # (!\impl|init_impl|resetcnt [2] & (!\impl|init_impl|resetcnt[1]~28  & VCC))
// \impl|init_impl|resetcnt[2]~30  = CARRY((\impl|init_impl|resetcnt [2] & !\impl|init_impl|resetcnt[1]~28 ))

	.dataa(\impl|init_impl|resetcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[1]~28 ),
	.combout(\impl|init_impl|resetcnt[2]~29_combout ),
	.cout(\impl|init_impl|resetcnt[2]~30 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[2]~29 .lut_mask = 16'hA50A;
defparam \impl|init_impl|resetcnt[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \impl|init_impl|resetcnt[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[2] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \impl|init_impl|resetcnt[3]~31 (
// Equation(s):
// \impl|init_impl|resetcnt[3]~31_combout  = (\impl|init_impl|resetcnt [3] & (!\impl|init_impl|resetcnt[2]~30 )) # (!\impl|init_impl|resetcnt [3] & ((\impl|init_impl|resetcnt[2]~30 ) # (GND)))
// \impl|init_impl|resetcnt[3]~32  = CARRY((!\impl|init_impl|resetcnt[2]~30 ) # (!\impl|init_impl|resetcnt [3]))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[2]~30 ),
	.combout(\impl|init_impl|resetcnt[3]~31_combout ),
	.cout(\impl|init_impl|resetcnt[3]~32 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[3]~31 .lut_mask = 16'h3C3F;
defparam \impl|init_impl|resetcnt[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \impl|init_impl|resetcnt[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[3] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \impl|init_impl|resetcnt[4]~33 (
// Equation(s):
// \impl|init_impl|resetcnt[4]~33_combout  = (\impl|init_impl|resetcnt [4] & (\impl|init_impl|resetcnt[3]~32  $ (GND))) # (!\impl|init_impl|resetcnt [4] & (!\impl|init_impl|resetcnt[3]~32  & VCC))
// \impl|init_impl|resetcnt[4]~34  = CARRY((\impl|init_impl|resetcnt [4] & !\impl|init_impl|resetcnt[3]~32 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[3]~32 ),
	.combout(\impl|init_impl|resetcnt[4]~33_combout ),
	.cout(\impl|init_impl|resetcnt[4]~34 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[4]~33 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \impl|init_impl|resetcnt[4] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[4] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \impl|init_impl|resetcnt[5]~35 (
// Equation(s):
// \impl|init_impl|resetcnt[5]~35_combout  = (\impl|init_impl|resetcnt [5] & (!\impl|init_impl|resetcnt[4]~34 )) # (!\impl|init_impl|resetcnt [5] & ((\impl|init_impl|resetcnt[4]~34 ) # (GND)))
// \impl|init_impl|resetcnt[5]~36  = CARRY((!\impl|init_impl|resetcnt[4]~34 ) # (!\impl|init_impl|resetcnt [5]))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[4]~34 ),
	.combout(\impl|init_impl|resetcnt[5]~35_combout ),
	.cout(\impl|init_impl|resetcnt[5]~36 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[5]~35 .lut_mask = 16'h3C3F;
defparam \impl|init_impl|resetcnt[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \impl|init_impl|resetcnt[5] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[5] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \impl|init_impl|resetcnt[6]~37 (
// Equation(s):
// \impl|init_impl|resetcnt[6]~37_combout  = (\impl|init_impl|resetcnt [6] & (\impl|init_impl|resetcnt[5]~36  $ (GND))) # (!\impl|init_impl|resetcnt [6] & (!\impl|init_impl|resetcnt[5]~36  & VCC))
// \impl|init_impl|resetcnt[6]~38  = CARRY((\impl|init_impl|resetcnt [6] & !\impl|init_impl|resetcnt[5]~36 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[5]~36 ),
	.combout(\impl|init_impl|resetcnt[6]~37_combout ),
	.cout(\impl|init_impl|resetcnt[6]~38 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[6]~37 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \impl|init_impl|resetcnt[6] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[6] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \impl|init_impl|resetcnt[7]~39 (
// Equation(s):
// \impl|init_impl|resetcnt[7]~39_combout  = (\impl|init_impl|resetcnt [7] & (!\impl|init_impl|resetcnt[6]~38 )) # (!\impl|init_impl|resetcnt [7] & ((\impl|init_impl|resetcnt[6]~38 ) # (GND)))
// \impl|init_impl|resetcnt[7]~40  = CARRY((!\impl|init_impl|resetcnt[6]~38 ) # (!\impl|init_impl|resetcnt [7]))

	.dataa(\impl|init_impl|resetcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[6]~38 ),
	.combout(\impl|init_impl|resetcnt[7]~39_combout ),
	.cout(\impl|init_impl|resetcnt[7]~40 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[7]~39 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \impl|init_impl|resetcnt[7] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[7] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \impl|init_impl|resetcnt[8]~41 (
// Equation(s):
// \impl|init_impl|resetcnt[8]~41_combout  = (\impl|init_impl|resetcnt [8] & (\impl|init_impl|resetcnt[7]~40  $ (GND))) # (!\impl|init_impl|resetcnt [8] & (!\impl|init_impl|resetcnt[7]~40  & VCC))
// \impl|init_impl|resetcnt[8]~42  = CARRY((\impl|init_impl|resetcnt [8] & !\impl|init_impl|resetcnt[7]~40 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[7]~40 ),
	.combout(\impl|init_impl|resetcnt[8]~41_combout ),
	.cout(\impl|init_impl|resetcnt[8]~42 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[8]~41 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \impl|init_impl|resetcnt[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[8] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \impl|init_impl|resetcnt[9]~43 (
// Equation(s):
// \impl|init_impl|resetcnt[9]~43_combout  = (\impl|init_impl|resetcnt [9] & (!\impl|init_impl|resetcnt[8]~42 )) # (!\impl|init_impl|resetcnt [9] & ((\impl|init_impl|resetcnt[8]~42 ) # (GND)))
// \impl|init_impl|resetcnt[9]~44  = CARRY((!\impl|init_impl|resetcnt[8]~42 ) # (!\impl|init_impl|resetcnt [9]))

	.dataa(\impl|init_impl|resetcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[8]~42 ),
	.combout(\impl|init_impl|resetcnt[9]~43_combout ),
	.cout(\impl|init_impl|resetcnt[9]~44 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[9]~43 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \impl|init_impl|resetcnt[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[9] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \impl|init_impl|resetcnt[10]~45 (
// Equation(s):
// \impl|init_impl|resetcnt[10]~45_combout  = (\impl|init_impl|resetcnt [10] & (\impl|init_impl|resetcnt[9]~44  $ (GND))) # (!\impl|init_impl|resetcnt [10] & (!\impl|init_impl|resetcnt[9]~44  & VCC))
// \impl|init_impl|resetcnt[10]~46  = CARRY((\impl|init_impl|resetcnt [10] & !\impl|init_impl|resetcnt[9]~44 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[9]~44 ),
	.combout(\impl|init_impl|resetcnt[10]~45_combout ),
	.cout(\impl|init_impl|resetcnt[10]~46 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[10]~45 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \impl|init_impl|resetcnt[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[10] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \impl|init_impl|resetcnt[11]~47 (
// Equation(s):
// \impl|init_impl|resetcnt[11]~47_combout  = (\impl|init_impl|resetcnt [11] & (!\impl|init_impl|resetcnt[10]~46 )) # (!\impl|init_impl|resetcnt [11] & ((\impl|init_impl|resetcnt[10]~46 ) # (GND)))
// \impl|init_impl|resetcnt[11]~48  = CARRY((!\impl|init_impl|resetcnt[10]~46 ) # (!\impl|init_impl|resetcnt [11]))

	.dataa(\impl|init_impl|resetcnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[10]~46 ),
	.combout(\impl|init_impl|resetcnt[11]~47_combout ),
	.cout(\impl|init_impl|resetcnt[11]~48 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[11]~47 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \impl|init_impl|resetcnt[11] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[11] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \impl|init_impl|resetcnt[12]~49 (
// Equation(s):
// \impl|init_impl|resetcnt[12]~49_combout  = (\impl|init_impl|resetcnt [12] & (\impl|init_impl|resetcnt[11]~48  $ (GND))) # (!\impl|init_impl|resetcnt [12] & (!\impl|init_impl|resetcnt[11]~48  & VCC))
// \impl|init_impl|resetcnt[12]~50  = CARRY((\impl|init_impl|resetcnt [12] & !\impl|init_impl|resetcnt[11]~48 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[11]~48 ),
	.combout(\impl|init_impl|resetcnt[12]~49_combout ),
	.cout(\impl|init_impl|resetcnt[12]~50 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[12]~49 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \impl|init_impl|resetcnt[12] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[12] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \impl|init_impl|resetcnt[13]~51 (
// Equation(s):
// \impl|init_impl|resetcnt[13]~51_combout  = (\impl|init_impl|resetcnt [13] & (!\impl|init_impl|resetcnt[12]~50 )) # (!\impl|init_impl|resetcnt [13] & ((\impl|init_impl|resetcnt[12]~50 ) # (GND)))
// \impl|init_impl|resetcnt[13]~52  = CARRY((!\impl|init_impl|resetcnt[12]~50 ) # (!\impl|init_impl|resetcnt [13]))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[12]~50 ),
	.combout(\impl|init_impl|resetcnt[13]~51_combout ),
	.cout(\impl|init_impl|resetcnt[13]~52 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[13]~51 .lut_mask = 16'h3C3F;
defparam \impl|init_impl|resetcnt[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \impl|init_impl|resetcnt[13] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[13] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \impl|init_impl|resetcnt[14]~53 (
// Equation(s):
// \impl|init_impl|resetcnt[14]~53_combout  = (\impl|init_impl|resetcnt [14] & (\impl|init_impl|resetcnt[13]~52  $ (GND))) # (!\impl|init_impl|resetcnt [14] & (!\impl|init_impl|resetcnt[13]~52  & VCC))
// \impl|init_impl|resetcnt[14]~54  = CARRY((\impl|init_impl|resetcnt [14] & !\impl|init_impl|resetcnt[13]~52 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[13]~52 ),
	.combout(\impl|init_impl|resetcnt[14]~53_combout ),
	.cout(\impl|init_impl|resetcnt[14]~54 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[14]~53 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \impl|init_impl|resetcnt[14] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[14] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \impl|init_impl|resetcnt[15]~55 (
// Equation(s):
// \impl|init_impl|resetcnt[15]~55_combout  = (\impl|init_impl|resetcnt [15] & (!\impl|init_impl|resetcnt[14]~54 )) # (!\impl|init_impl|resetcnt [15] & ((\impl|init_impl|resetcnt[14]~54 ) # (GND)))
// \impl|init_impl|resetcnt[15]~56  = CARRY((!\impl|init_impl|resetcnt[14]~54 ) # (!\impl|init_impl|resetcnt [15]))

	.dataa(\impl|init_impl|resetcnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[14]~54 ),
	.combout(\impl|init_impl|resetcnt[15]~55_combout ),
	.cout(\impl|init_impl|resetcnt[15]~56 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[15]~55 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \impl|init_impl|resetcnt[15] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[15] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \impl|init_impl|resetcnt[16]~57 (
// Equation(s):
// \impl|init_impl|resetcnt[16]~57_combout  = (\impl|init_impl|resetcnt [16] & (\impl|init_impl|resetcnt[15]~56  $ (GND))) # (!\impl|init_impl|resetcnt [16] & (!\impl|init_impl|resetcnt[15]~56  & VCC))
// \impl|init_impl|resetcnt[16]~58  = CARRY((\impl|init_impl|resetcnt [16] & !\impl|init_impl|resetcnt[15]~56 ))

	.dataa(gnd),
	.datab(\impl|init_impl|resetcnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[15]~56 ),
	.combout(\impl|init_impl|resetcnt[16]~57_combout ),
	.cout(\impl|init_impl|resetcnt[16]~58 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[16]~57 .lut_mask = 16'hC30C;
defparam \impl|init_impl|resetcnt[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \impl|init_impl|resetcnt[16] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[16] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \impl|init_impl|resetcnt[17]~59 (
// Equation(s):
// \impl|init_impl|resetcnt[17]~59_combout  = (\impl|init_impl|resetcnt [17] & (!\impl|init_impl|resetcnt[16]~58 )) # (!\impl|init_impl|resetcnt [17] & ((\impl|init_impl|resetcnt[16]~58 ) # (GND)))
// \impl|init_impl|resetcnt[17]~60  = CARRY((!\impl|init_impl|resetcnt[16]~58 ) # (!\impl|init_impl|resetcnt [17]))

	.dataa(\impl|init_impl|resetcnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|init_impl|resetcnt[16]~58 ),
	.combout(\impl|init_impl|resetcnt[17]~59_combout ),
	.cout(\impl|init_impl|resetcnt[17]~60 ));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[17]~59 .lut_mask = 16'h5A5F;
defparam \impl|init_impl|resetcnt[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \impl|init_impl|resetcnt[17] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[17] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \impl|init_impl|resetcnt[18] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|resetcnt[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\impl|init_impl|reset1~q ),
	.sload(gnd),
	.ena(\impl|init_impl|autoreset~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|resetcnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|resetcnt[18] .is_wysiwyg = "true";
defparam \impl|init_impl|resetcnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \impl|init_impl|autoreset_short~2 (
// Equation(s):
// \impl|init_impl|autoreset_short~2_combout  = (!\impl|init_impl|resetcnt [18] & (!\impl|init_impl|resetcnt [21] & (!\impl|init_impl|resetcnt [17] & !\impl|init_impl|autoreset_short~q )))

	.dataa(\impl|init_impl|resetcnt [18]),
	.datab(\impl|init_impl|resetcnt [21]),
	.datac(\impl|init_impl|resetcnt [17]),
	.datad(\impl|init_impl|autoreset_short~q ),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset_short~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset_short~2 .lut_mask = 16'h0001;
defparam \impl|init_impl|autoreset_short~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \impl|init_impl|autoreset_short~3 (
// Equation(s):
// \impl|init_impl|autoreset_short~3_combout  = (\impl|init_impl|reset1~q  & ((!\impl|init_impl|autoreset_short~1_combout ) # (!\impl|init_impl|autoreset_short~2_combout )))

	.dataa(\impl|init_impl|autoreset_short~2_combout ),
	.datab(\impl|init_impl|autoreset_short~1_combout ),
	.datac(gnd),
	.datad(\impl|init_impl|reset1~q ),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset_short~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset_short~3 .lut_mask = 16'h7700;
defparam \impl|init_impl|autoreset_short~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \impl|init_impl|autoreset_short (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|autoreset_short~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|autoreset_short~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|autoreset_short .is_wysiwyg = "true";
defparam \impl|init_impl|autoreset_short .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \impl|init_impl|reset_out_short (
// Equation(s):
// \impl|init_impl|reset_out_short~combout  = (!\impl|init_impl|reset1~q ) # (!\impl|init_impl|autoreset_short~q )

	.dataa(gnd),
	.datab(\impl|init_impl|autoreset_short~q ),
	.datac(gnd),
	.datad(\impl|init_impl|reset1~q ),
	.cin(gnd),
	.combout(\impl|init_impl|reset_out_short~combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|reset_out_short .lut_mask = 16'h33FF;
defparam \impl|init_impl|reset_out_short .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \impl|clocks2_impl|tn[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|clocks2_impl|tn~1_combout ),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[2] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \impl|clocks2_impl|tn~2 (
// Equation(s):
// \impl|clocks2_impl|tn~2_combout  = (\impl|clocks2_impl|tn [2] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(\impl|clocks2_impl|tn [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|tn~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~2 .lut_mask = 16'h00AA;
defparam \impl|clocks2_impl|tn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \impl|clocks2_impl|tn[3]~feeder (
// Equation(s):
// \impl|clocks2_impl|tn[3]~feeder_combout  = \impl|clocks2_impl|tn~2_combout 

	.dataa(\impl|clocks2_impl|tn~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn[3]~feeder .lut_mask = 16'hAAAA;
defparam \impl|clocks2_impl|tn[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \impl|clocks2_impl|tn[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[3] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \impl|clocks2_impl|tn~3 (
// Equation(s):
// \impl|clocks2_impl|tn~3_combout  = (\impl|clocks2_impl|tn [3] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(gnd),
	.datab(\impl|clocks2_impl|tn [3]),
	.datac(\impl|clocks2_impl|tn~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~3 .lut_mask = 16'h0C0C;
defparam \impl|clocks2_impl|tn~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \impl|clocks2_impl|tn[4]~feeder (
// Equation(s):
// \impl|clocks2_impl|tn[4]~feeder_combout  = \impl|clocks2_impl|tn~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|tn~3_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn[4]~feeder .lut_mask = 16'hFF00;
defparam \impl|clocks2_impl|tn[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \impl|clocks2_impl|tn[4] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[4] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \impl|clocks2_impl|tn~4 (
// Equation(s):
// \impl|clocks2_impl|tn~4_combout  = (\impl|clocks2_impl|tn [4] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(\impl|clocks2_impl|tn [4]),
	.datab(gnd),
	.datac(\impl|clocks2_impl|tn~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~4 .lut_mask = 16'h0A0A;
defparam \impl|clocks2_impl|tn~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \impl|clocks2_impl|tn[5] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn~4_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[5] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \impl|clocks2_impl|tn~5 (
// Equation(s):
// \impl|clocks2_impl|tn~5_combout  = (\impl|clocks2_impl|tn [5] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|clocks2_impl|tn [5]),
	.datad(\impl|clocks2_impl|tn~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~5 .lut_mask = 16'h00F0;
defparam \impl|clocks2_impl|tn~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \impl|clocks2_impl|tn[6] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|clocks2_impl|tn~5_combout ),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [6]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[6] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \impl|clocks2_impl|Equal2~1 (
// Equation(s):
// \impl|clocks2_impl|Equal2~1_combout  = (\impl|clocks2_impl|tn [4]) # ((\impl|clocks2_impl|tn [5]) # ((\impl|clocks2_impl|tn [6]) # (\impl|clocks2_impl|tn [3])))

	.dataa(\impl|clocks2_impl|tn [4]),
	.datab(\impl|clocks2_impl|tn [5]),
	.datac(\impl|clocks2_impl|tn [6]),
	.datad(\impl|clocks2_impl|tn [3]),
	.cin(gnd),
	.combout(\impl|clocks2_impl|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|Equal2~1 .lut_mask = 16'hFFFE;
defparam \impl|clocks2_impl|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \impl|clocks2_impl|tn~6 (
// Equation(s):
// \impl|clocks2_impl|tn~6_combout  = (!\impl|clocks2_impl|tn~0_combout  & \impl|clocks2_impl|tn [6])

	.dataa(\impl|clocks2_impl|tn~0_combout ),
	.datab(gnd),
	.datac(\impl|clocks2_impl|tn [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~6 .lut_mask = 16'h5050;
defparam \impl|clocks2_impl|tn~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \impl|clocks2_impl|tn[7]~feeder (
// Equation(s):
// \impl|clocks2_impl|tn[7]~feeder_combout  = \impl|clocks2_impl|tn~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|tn~6_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn[7]~feeder .lut_mask = 16'hFF00;
defparam \impl|clocks2_impl|tn[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \impl|clocks2_impl|tn[7] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [7]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[7] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \impl|clocks2_impl|tn~7 (
// Equation(s):
// \impl|clocks2_impl|tn~7_combout  = (\impl|clocks2_impl|tn [7] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(\impl|clocks2_impl|tn [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|tn~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~7_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~7 .lut_mask = 16'h00AA;
defparam \impl|clocks2_impl|tn~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \impl|clocks2_impl|tn[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|clocks2_impl|tn~7_combout ),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [8]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[8] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \impl|clocks2_impl|tn~8 (
// Equation(s):
// \impl|clocks2_impl|tn~8_combout  = (\impl|clocks2_impl|tn [8] & !\impl|clocks2_impl|tn~0_combout )

	.dataa(gnd),
	.datab(\impl|clocks2_impl|tn [8]),
	.datac(gnd),
	.datad(\impl|clocks2_impl|tn~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~8_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~8 .lut_mask = 16'h00CC;
defparam \impl|clocks2_impl|tn~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \impl|clocks2_impl|tn[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|clocks2_impl|tn~8_combout ),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [9]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[9] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \impl|clocks2_impl|tn~9 (
// Equation(s):
// \impl|clocks2_impl|tn~9_combout  = (!\impl|clocks2_impl|tn~0_combout  & \impl|clocks2_impl|tn [9])

	.dataa(\impl|clocks2_impl|tn~0_combout ),
	.datab(\impl|clocks2_impl|tn [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~9_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~9 .lut_mask = 16'h4444;
defparam \impl|clocks2_impl|tn~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \impl|clocks2_impl|tn[10]~feeder (
// Equation(s):
// \impl|clocks2_impl|tn[10]~feeder_combout  = \impl|clocks2_impl|tn~9_combout 

	.dataa(\impl|clocks2_impl|tn~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn[10]~feeder .lut_mask = 16'hAAAA;
defparam \impl|clocks2_impl|tn[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \impl|clocks2_impl|tn[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [10]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[10] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \impl|clocks2_impl|Equal2~0 (
// Equation(s):
// \impl|clocks2_impl|Equal2~0_combout  = ((\impl|clocks2_impl|tn [7]) # ((\impl|clocks2_impl|tn [9]) # (\impl|clocks2_impl|tn [8]))) # (!\impl|clocks2_impl|tn [10])

	.dataa(\impl|clocks2_impl|tn [10]),
	.datab(\impl|clocks2_impl|tn [7]),
	.datac(\impl|clocks2_impl|tn [9]),
	.datad(\impl|clocks2_impl|tn [8]),
	.cin(gnd),
	.combout(\impl|clocks2_impl|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|Equal2~0 .lut_mask = 16'hFFFD;
defparam \impl|clocks2_impl|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \impl|clocks2_impl|Equal2~2 (
// Equation(s):
// \impl|clocks2_impl|Equal2~2_combout  = (\impl|clocks2_impl|tn [1]) # (\impl|clocks2_impl|tn [2])

	.dataa(gnd),
	.datab(\impl|clocks2_impl|tn [1]),
	.datac(\impl|clocks2_impl|tn [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|clocks2_impl|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|Equal2~2 .lut_mask = 16'hFCFC;
defparam \impl|clocks2_impl|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \impl|clocks2_impl|helper[0]~feeder (
// Equation(s):
// \impl|clocks2_impl|helper[0]~feeder_combout  = \impl|clocks2_impl|Equal1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|helper[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|helper[0]~feeder .lut_mask = 16'hFF00;
defparam \impl|clocks2_impl|helper[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \impl|clocks2_impl|helper[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|helper[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|helper [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|helper[0] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|helper[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \impl|clocks2_impl|helper[1]~0 (
// Equation(s):
// \impl|clocks2_impl|helper[1]~0_combout  = (\impl|clocks2_impl|helper [1]) # (\impl|clocks2_impl|helper [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|clocks2_impl|helper [1]),
	.datad(\impl|clocks2_impl|helper [0]),
	.cin(gnd),
	.combout(\impl|clocks2_impl|helper[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|helper[1]~0 .lut_mask = 16'hFFF0;
defparam \impl|clocks2_impl|helper[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \impl|clocks2_impl|helper[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|helper[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|helper [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|helper[1] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|helper[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \impl|clocks2_impl|Equal1~0 (
// Equation(s):
// \impl|clocks2_impl|Equal1~0_combout  = (\impl|clocks2_impl|helper [1]) # (!\impl|clocks2_impl|helper [0])

	.dataa(\impl|clocks2_impl|helper [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|clocks2_impl|helper [0]),
	.cin(gnd),
	.combout(\impl|clocks2_impl|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|Equal1~0 .lut_mask = 16'hAAFF;
defparam \impl|clocks2_impl|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \impl|clocks2_impl|tn~0 (
// Equation(s):
// \impl|clocks2_impl|tn~0_combout  = ((!\impl|clocks2_impl|Equal2~1_combout  & (!\impl|clocks2_impl|Equal2~0_combout  & !\impl|clocks2_impl|Equal2~2_combout ))) # (!\impl|clocks2_impl|Equal1~0_combout )

	.dataa(\impl|clocks2_impl|Equal2~1_combout ),
	.datab(\impl|clocks2_impl|Equal2~0_combout ),
	.datac(\impl|clocks2_impl|Equal2~2_combout ),
	.datad(\impl|clocks2_impl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|tn~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|tn~0 .lut_mask = 16'h01FF;
defparam \impl|clocks2_impl|tn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \impl|clocks2_impl|tn[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|clocks2_impl|tn~0_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|tn [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[1] .is_wysiwyg = "true";
defparam \impl|clocks2_impl|tn[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \led7x8__impl|Add0~0 (
// Equation(s):
// \led7x8__impl|Add0~0_combout  = \led7x8__impl|div_cnt [0] $ (VCC)
// \led7x8__impl|Add0~1  = CARRY(\led7x8__impl|div_cnt [0])

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\led7x8__impl|Add0~0_combout ),
	.cout(\led7x8__impl|Add0~1 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~0 .lut_mask = 16'h33CC;
defparam \led7x8__impl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N26
cycloneive_lcell_comb \led7x8__impl|div_cnt~1 (
// Equation(s):
// \led7x8__impl|div_cnt~1_combout  = (\led7x8__impl|Add0~0_combout  & ((!\led7x8__impl|Equal0~5_combout ) # (!\led7x8__impl|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~0_combout ),
	.datac(\led7x8__impl|Equal0~5_combout ),
	.datad(\led7x8__impl|Add0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~1 .lut_mask = 16'h3F00;
defparam \led7x8__impl|div_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \led7x8__impl|div_cnt[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[0] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \led7x8__impl|Add0~2 (
// Equation(s):
// \led7x8__impl|Add0~2_combout  = (\led7x8__impl|div_cnt [1] & (!\led7x8__impl|Add0~1 )) # (!\led7x8__impl|div_cnt [1] & (\led7x8__impl|Add0~1  & VCC))
// \led7x8__impl|Add0~3  = CARRY((\led7x8__impl|div_cnt [1] & !\led7x8__impl|Add0~1 ))

	.dataa(\led7x8__impl|div_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~1 ),
	.combout(\led7x8__impl|Add0~2_combout ),
	.cout(\led7x8__impl|Add0~3 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~2 .lut_mask = 16'h5A0A;
defparam \led7x8__impl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \led7x8__impl|div_cnt[1]~15 (
// Equation(s):
// \led7x8__impl|div_cnt[1]~15_combout  = !\led7x8__impl|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[1]~15 .lut_mask = 16'h0F0F;
defparam \led7x8__impl|div_cnt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \led7x8__impl|div_cnt[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[1] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \led7x8__impl|Add0~4 (
// Equation(s):
// \led7x8__impl|Add0~4_combout  = (\led7x8__impl|div_cnt [2] & ((GND) # (!\led7x8__impl|Add0~3 ))) # (!\led7x8__impl|div_cnt [2] & (\led7x8__impl|Add0~3  $ (GND)))
// \led7x8__impl|Add0~5  = CARRY((\led7x8__impl|div_cnt [2]) # (!\led7x8__impl|Add0~3 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~3 ),
	.combout(\led7x8__impl|Add0~4_combout ),
	.cout(\led7x8__impl|Add0~5 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~4 .lut_mask = 16'h3CCF;
defparam \led7x8__impl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \led7x8__impl|div_cnt~0 (
// Equation(s):
// \led7x8__impl|div_cnt~0_combout  = (\led7x8__impl|Add0~4_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(\led7x8__impl|Add0~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~0 .lut_mask = 16'h3F00;
defparam \led7x8__impl|div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \led7x8__impl|div_cnt[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[2] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \led7x8__impl|Add0~6 (
// Equation(s):
// \led7x8__impl|Add0~6_combout  = (\led7x8__impl|div_cnt [3] & (!\led7x8__impl|Add0~5 )) # (!\led7x8__impl|div_cnt [3] & (\led7x8__impl|Add0~5  & VCC))
// \led7x8__impl|Add0~7  = CARRY((\led7x8__impl|div_cnt [3] & !\led7x8__impl|Add0~5 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~5 ),
	.combout(\led7x8__impl|Add0~6_combout ),
	.cout(\led7x8__impl|Add0~7 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~6 .lut_mask = 16'h3C0C;
defparam \led7x8__impl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \led7x8__impl|div_cnt[3]~14 (
// Equation(s):
// \led7x8__impl|div_cnt[3]~14_combout  = !\led7x8__impl|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Add0~6_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[3]~14 .lut_mask = 16'h00FF;
defparam \led7x8__impl|div_cnt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N25
dffeas \led7x8__impl|div_cnt[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[3] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \led7x8__impl|Equal0~0 (
// Equation(s):
// \led7x8__impl|Equal0~0_combout  = (!\led7x8__impl|div_cnt [0] & (!\led7x8__impl|div_cnt [2] & (\led7x8__impl|div_cnt [1] & \led7x8__impl|div_cnt [3])))

	.dataa(\led7x8__impl|div_cnt [0]),
	.datab(\led7x8__impl|div_cnt [2]),
	.datac(\led7x8__impl|div_cnt [1]),
	.datad(\led7x8__impl|div_cnt [3]),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~0 .lut_mask = 16'h1000;
defparam \led7x8__impl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \led7x8__impl|Add0~8 (
// Equation(s):
// \led7x8__impl|Add0~8_combout  = (\led7x8__impl|div_cnt [4] & ((GND) # (!\led7x8__impl|Add0~7 ))) # (!\led7x8__impl|div_cnt [4] & (\led7x8__impl|Add0~7  $ (GND)))
// \led7x8__impl|Add0~9  = CARRY((\led7x8__impl|div_cnt [4]) # (!\led7x8__impl|Add0~7 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~7 ),
	.combout(\led7x8__impl|Add0~8_combout ),
	.cout(\led7x8__impl|Add0~9 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~8 .lut_mask = 16'h3CCF;
defparam \led7x8__impl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \led7x8__impl|div_cnt~13 (
// Equation(s):
// \led7x8__impl|div_cnt~13_combout  = (\led7x8__impl|Add0~8_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(\led7x8__impl|Add0~8_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~13 .lut_mask = 16'h3F00;
defparam \led7x8__impl|div_cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N9
dffeas \led7x8__impl|div_cnt[4] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[4] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \led7x8__impl|Add0~10 (
// Equation(s):
// \led7x8__impl|Add0~10_combout  = (\led7x8__impl|div_cnt [5] & (!\led7x8__impl|Add0~9 )) # (!\led7x8__impl|div_cnt [5] & (\led7x8__impl|Add0~9  & VCC))
// \led7x8__impl|Add0~11  = CARRY((\led7x8__impl|div_cnt [5] & !\led7x8__impl|Add0~9 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~9 ),
	.combout(\led7x8__impl|Add0~10_combout ),
	.cout(\led7x8__impl|Add0~11 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~10 .lut_mask = 16'h3C0C;
defparam \led7x8__impl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \led7x8__impl|div_cnt[5]~19 (
// Equation(s):
// \led7x8__impl|div_cnt[5]~19_combout  = !\led7x8__impl|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Add0~10_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[5]~19 .lut_mask = 16'h00FF;
defparam \led7x8__impl|div_cnt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y7_N19
dffeas \led7x8__impl|div_cnt[5] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[5] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \led7x8__impl|Add0~12 (
// Equation(s):
// \led7x8__impl|Add0~12_combout  = (\led7x8__impl|div_cnt [6] & (\led7x8__impl|Add0~11  $ (GND))) # (!\led7x8__impl|div_cnt [6] & ((GND) # (!\led7x8__impl|Add0~11 )))
// \led7x8__impl|Add0~13  = CARRY((!\led7x8__impl|Add0~11 ) # (!\led7x8__impl|div_cnt [6]))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~11 ),
	.combout(\led7x8__impl|Add0~12_combout ),
	.cout(\led7x8__impl|Add0~13 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~12 .lut_mask = 16'hC33F;
defparam \led7x8__impl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \led7x8__impl|div_cnt[6]~18 (
// Equation(s):
// \led7x8__impl|div_cnt[6]~18_combout  = !\led7x8__impl|Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Add0~12_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[6]~18 .lut_mask = 16'h00FF;
defparam \led7x8__impl|div_cnt[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \led7x8__impl|div_cnt[6] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt[6]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[6] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \led7x8__impl|Add0~14 (
// Equation(s):
// \led7x8__impl|Add0~14_combout  = (\led7x8__impl|div_cnt [7] & (\led7x8__impl|Add0~13  & VCC)) # (!\led7x8__impl|div_cnt [7] & (!\led7x8__impl|Add0~13 ))
// \led7x8__impl|Add0~15  = CARRY((!\led7x8__impl|div_cnt [7] & !\led7x8__impl|Add0~13 ))

	.dataa(\led7x8__impl|div_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~13 ),
	.combout(\led7x8__impl|Add0~14_combout ),
	.cout(\led7x8__impl|Add0~15 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~14 .lut_mask = 16'hA505;
defparam \led7x8__impl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \led7x8__impl|div_cnt~12 (
// Equation(s):
// \led7x8__impl|div_cnt~12_combout  = (\led7x8__impl|Add0~14_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Add0~14_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~12 .lut_mask = 16'h30F0;
defparam \led7x8__impl|div_cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y7_N7
dffeas \led7x8__impl|div_cnt[7] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[7] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \led7x8__impl|Add0~16 (
// Equation(s):
// \led7x8__impl|Add0~16_combout  = (\led7x8__impl|div_cnt [8] & ((GND) # (!\led7x8__impl|Add0~15 ))) # (!\led7x8__impl|div_cnt [8] & (\led7x8__impl|Add0~15  $ (GND)))
// \led7x8__impl|Add0~17  = CARRY((\led7x8__impl|div_cnt [8]) # (!\led7x8__impl|Add0~15 ))

	.dataa(\led7x8__impl|div_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~15 ),
	.combout(\led7x8__impl|Add0~16_combout ),
	.cout(\led7x8__impl|Add0~17 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~16 .lut_mask = 16'h5AAF;
defparam \led7x8__impl|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \led7x8__impl|div_cnt~11 (
// Equation(s):
// \led7x8__impl|div_cnt~11_combout  = (\led7x8__impl|Add0~16_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Add0~16_combout ),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~11 .lut_mask = 16'h2A2A;
defparam \led7x8__impl|div_cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N23
dffeas \led7x8__impl|div_cnt[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[8] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \led7x8__impl|Add0~18 (
// Equation(s):
// \led7x8__impl|Add0~18_combout  = (\led7x8__impl|div_cnt [9] & (\led7x8__impl|Add0~17  & VCC)) # (!\led7x8__impl|div_cnt [9] & (!\led7x8__impl|Add0~17 ))
// \led7x8__impl|Add0~19  = CARRY((!\led7x8__impl|div_cnt [9] & !\led7x8__impl|Add0~17 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~17 ),
	.combout(\led7x8__impl|Add0~18_combout ),
	.cout(\led7x8__impl|Add0~19 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~18 .lut_mask = 16'hC303;
defparam \led7x8__impl|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N18
cycloneive_lcell_comb \led7x8__impl|div_cnt~10 (
// Equation(s):
// \led7x8__impl|div_cnt~10_combout  = (\led7x8__impl|Add0~18_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Add0~18_combout ),
	.datac(\led7x8__impl|Equal0~5_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~10 .lut_mask = 16'h0CCC;
defparam \led7x8__impl|div_cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N15
dffeas \led7x8__impl|div_cnt[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[9] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \led7x8__impl|Add0~20 (
// Equation(s):
// \led7x8__impl|Add0~20_combout  = (\led7x8__impl|div_cnt [10] & ((GND) # (!\led7x8__impl|Add0~19 ))) # (!\led7x8__impl|div_cnt [10] & (\led7x8__impl|Add0~19  $ (GND)))
// \led7x8__impl|Add0~21  = CARRY((\led7x8__impl|div_cnt [10]) # (!\led7x8__impl|Add0~19 ))

	.dataa(\led7x8__impl|div_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~19 ),
	.combout(\led7x8__impl|Add0~20_combout ),
	.cout(\led7x8__impl|Add0~21 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~20 .lut_mask = 16'h5AAF;
defparam \led7x8__impl|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N0
cycloneive_lcell_comb \led7x8__impl|div_cnt~9 (
// Equation(s):
// \led7x8__impl|div_cnt~9_combout  = (\led7x8__impl|Add0~20_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Equal0~5_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~20_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~9 .lut_mask = 16'h50F0;
defparam \led7x8__impl|div_cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \led7x8__impl|div_cnt[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[10] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \led7x8__impl|Add0~22 (
// Equation(s):
// \led7x8__impl|Add0~22_combout  = (\led7x8__impl|div_cnt [11] & (!\led7x8__impl|Add0~21 )) # (!\led7x8__impl|div_cnt [11] & (\led7x8__impl|Add0~21  & VCC))
// \led7x8__impl|Add0~23  = CARRY((\led7x8__impl|div_cnt [11] & !\led7x8__impl|Add0~21 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~21 ),
	.combout(\led7x8__impl|Add0~22_combout ),
	.cout(\led7x8__impl|Add0~23 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~22 .lut_mask = 16'h3C0C;
defparam \led7x8__impl|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N30
cycloneive_lcell_comb \led7x8__impl|div_cnt[11]~17 (
// Equation(s):
// \led7x8__impl|div_cnt[11]~17_combout  = !\led7x8__impl|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[11]~17 .lut_mask = 16'h0F0F;
defparam \led7x8__impl|div_cnt[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \led7x8__impl|div_cnt[11] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt[11]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[11] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \led7x8__impl|Add0~24 (
// Equation(s):
// \led7x8__impl|Add0~24_combout  = (\led7x8__impl|div_cnt [12] & (\led7x8__impl|Add0~23  $ (GND))) # (!\led7x8__impl|div_cnt [12] & ((GND) # (!\led7x8__impl|Add0~23 )))
// \led7x8__impl|Add0~25  = CARRY((!\led7x8__impl|Add0~23 ) # (!\led7x8__impl|div_cnt [12]))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~23 ),
	.combout(\led7x8__impl|Add0~24_combout ),
	.cout(\led7x8__impl|Add0~25 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~24 .lut_mask = 16'hC33F;
defparam \led7x8__impl|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N4
cycloneive_lcell_comb \led7x8__impl|div_cnt[12]~16 (
// Equation(s):
// \led7x8__impl|div_cnt[12]~16_combout  = !\led7x8__impl|Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt[12]~16 .lut_mask = 16'h0F0F;
defparam \led7x8__impl|div_cnt[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N3
dffeas \led7x8__impl|div_cnt[12] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt[12]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[12] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \led7x8__impl|Add0~26 (
// Equation(s):
// \led7x8__impl|Add0~26_combout  = (\led7x8__impl|div_cnt [13] & (\led7x8__impl|Add0~25  & VCC)) # (!\led7x8__impl|div_cnt [13] & (!\led7x8__impl|Add0~25 ))
// \led7x8__impl|Add0~27  = CARRY((!\led7x8__impl|div_cnt [13] & !\led7x8__impl|Add0~25 ))

	.dataa(\led7x8__impl|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~25 ),
	.combout(\led7x8__impl|Add0~26_combout ),
	.cout(\led7x8__impl|Add0~27 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~26 .lut_mask = 16'hA505;
defparam \led7x8__impl|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N16
cycloneive_lcell_comb \led7x8__impl|div_cnt~8 (
// Equation(s):
// \led7x8__impl|div_cnt~8_combout  = (\led7x8__impl|Add0~26_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Add0~26_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|Equal0~5_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~8 .lut_mask = 16'h0AAA;
defparam \led7x8__impl|div_cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \led7x8__impl|div_cnt[13] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[13] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \led7x8__impl|Add0~28 (
// Equation(s):
// \led7x8__impl|Add0~28_combout  = (\led7x8__impl|div_cnt [14] & ((GND) # (!\led7x8__impl|Add0~27 ))) # (!\led7x8__impl|div_cnt [14] & (\led7x8__impl|Add0~27  $ (GND)))
// \led7x8__impl|Add0~29  = CARRY((\led7x8__impl|div_cnt [14]) # (!\led7x8__impl|Add0~27 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~27 ),
	.combout(\led7x8__impl|Add0~28_combout ),
	.cout(\led7x8__impl|Add0~29 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~28 .lut_mask = 16'h3CCF;
defparam \led7x8__impl|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N6
cycloneive_lcell_comb \led7x8__impl|div_cnt~7 (
// Equation(s):
// \led7x8__impl|div_cnt~7_combout  = (\led7x8__impl|Add0~28_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Equal0~5_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~28_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~7 .lut_mask = 16'h50F0;
defparam \led7x8__impl|div_cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N5
dffeas \led7x8__impl|div_cnt[14] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[14] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \led7x8__impl|Add0~30 (
// Equation(s):
// \led7x8__impl|Add0~30_combout  = (\led7x8__impl|div_cnt [15] & (\led7x8__impl|Add0~29  & VCC)) # (!\led7x8__impl|div_cnt [15] & (!\led7x8__impl|Add0~29 ))
// \led7x8__impl|Add0~31  = CARRY((!\led7x8__impl|div_cnt [15] & !\led7x8__impl|Add0~29 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~29 ),
	.combout(\led7x8__impl|Add0~30_combout ),
	.cout(\led7x8__impl|Add0~31 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~30 .lut_mask = 16'hC303;
defparam \led7x8__impl|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \led7x8__impl|div_cnt~6 (
// Equation(s):
// \led7x8__impl|div_cnt~6_combout  = (\led7x8__impl|Add0~30_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Add0~30_combout ),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~6 .lut_mask = 16'h2A2A;
defparam \led7x8__impl|div_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N21
dffeas \led7x8__impl|div_cnt[15] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[15] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N10
cycloneive_lcell_comb \led7x8__impl|Equal0~2 (
// Equation(s):
// \led7x8__impl|Equal0~2_combout  = (!\led7x8__impl|div_cnt [15] & (!\led7x8__impl|div_cnt [13] & (!\led7x8__impl|div_cnt [14] & \led7x8__impl|div_cnt [12])))

	.dataa(\led7x8__impl|div_cnt [15]),
	.datab(\led7x8__impl|div_cnt [13]),
	.datac(\led7x8__impl|div_cnt [14]),
	.datad(\led7x8__impl|div_cnt [12]),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~2 .lut_mask = 16'h0100;
defparam \led7x8__impl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N28
cycloneive_lcell_comb \led7x8__impl|Equal0~3 (
// Equation(s):
// \led7x8__impl|Equal0~3_combout  = (!\led7x8__impl|div_cnt [9] & (\led7x8__impl|div_cnt [11] & (!\led7x8__impl|div_cnt [10] & !\led7x8__impl|div_cnt [8])))

	.dataa(\led7x8__impl|div_cnt [9]),
	.datab(\led7x8__impl|div_cnt [11]),
	.datac(\led7x8__impl|div_cnt [10]),
	.datad(\led7x8__impl|div_cnt [8]),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~3 .lut_mask = 16'h0004;
defparam \led7x8__impl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \led7x8__impl|Equal0~4 (
// Equation(s):
// \led7x8__impl|Equal0~4_combout  = (!\led7x8__impl|div_cnt [7] & (\led7x8__impl|div_cnt [6] & (!\led7x8__impl|div_cnt [4] & \led7x8__impl|div_cnt [5])))

	.dataa(\led7x8__impl|div_cnt [7]),
	.datab(\led7x8__impl|div_cnt [6]),
	.datac(\led7x8__impl|div_cnt [4]),
	.datad(\led7x8__impl|div_cnt [5]),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~4 .lut_mask = 16'h0400;
defparam \led7x8__impl|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \led7x8__impl|Add0~32 (
// Equation(s):
// \led7x8__impl|Add0~32_combout  = (\led7x8__impl|div_cnt [16] & ((GND) # (!\led7x8__impl|Add0~31 ))) # (!\led7x8__impl|div_cnt [16] & (\led7x8__impl|Add0~31  $ (GND)))
// \led7x8__impl|Add0~33  = CARRY((\led7x8__impl|div_cnt [16]) # (!\led7x8__impl|Add0~31 ))

	.dataa(gnd),
	.datab(\led7x8__impl|div_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~31 ),
	.combout(\led7x8__impl|Add0~32_combout ),
	.cout(\led7x8__impl|Add0~33 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~32 .lut_mask = 16'h3CCF;
defparam \led7x8__impl|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \led7x8__impl|div_cnt~5 (
// Equation(s):
// \led7x8__impl|div_cnt~5_combout  = (\led7x8__impl|Add0~32_combout  & ((!\led7x8__impl|Equal0~5_combout ) # (!\led7x8__impl|Equal0~0_combout )))

	.dataa(\led7x8__impl|Equal0~0_combout ),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~5 .lut_mask = 16'h7070;
defparam \led7x8__impl|div_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \led7x8__impl|div_cnt[16] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[16] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \led7x8__impl|Add0~34 (
// Equation(s):
// \led7x8__impl|Add0~34_combout  = (\led7x8__impl|div_cnt [17] & (\led7x8__impl|Add0~33  & VCC)) # (!\led7x8__impl|div_cnt [17] & (!\led7x8__impl|Add0~33 ))
// \led7x8__impl|Add0~35  = CARRY((!\led7x8__impl|div_cnt [17] & !\led7x8__impl|Add0~33 ))

	.dataa(\led7x8__impl|div_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~33 ),
	.combout(\led7x8__impl|Add0~34_combout ),
	.cout(\led7x8__impl|Add0~35 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~34 .lut_mask = 16'hA505;
defparam \led7x8__impl|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N12
cycloneive_lcell_comb \led7x8__impl|div_cnt~4 (
// Equation(s):
// \led7x8__impl|div_cnt~4_combout  = (\led7x8__impl|Add0~34_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(\led7x8__impl|Equal0~5_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|Add0~34_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~4 .lut_mask = 16'h50F0;
defparam \led7x8__impl|div_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N17
dffeas \led7x8__impl|div_cnt[17] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|div_cnt~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[17] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \led7x8__impl|Add0~36 (
// Equation(s):
// \led7x8__impl|Add0~36_combout  = (\led7x8__impl|div_cnt [18] & ((GND) # (!\led7x8__impl|Add0~35 ))) # (!\led7x8__impl|div_cnt [18] & (\led7x8__impl|Add0~35  $ (GND)))
// \led7x8__impl|Add0~37  = CARRY((\led7x8__impl|div_cnt [18]) # (!\led7x8__impl|Add0~35 ))

	.dataa(\led7x8__impl|div_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\led7x8__impl|Add0~35 ),
	.combout(\led7x8__impl|Add0~36_combout ),
	.cout(\led7x8__impl|Add0~37 ));
// synopsys translate_off
defparam \led7x8__impl|Add0~36 .lut_mask = 16'h5AAF;
defparam \led7x8__impl|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N30
cycloneive_lcell_comb \led7x8__impl|div_cnt~3 (
// Equation(s):
// \led7x8__impl|div_cnt~3_combout  = (\led7x8__impl|Add0~36_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(\led7x8__impl|Add0~36_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~3 .lut_mask = 16'h3F00;
defparam \led7x8__impl|div_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \led7x8__impl|div_cnt[18] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[18] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \led7x8__impl|Add0~38 (
// Equation(s):
// \led7x8__impl|Add0~38_combout  = \led7x8__impl|Add0~37  $ (!\led7x8__impl|div_cnt [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|div_cnt [19]),
	.cin(\led7x8__impl|Add0~37 ),
	.combout(\led7x8__impl|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Add0~38 .lut_mask = 16'hF00F;
defparam \led7x8__impl|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \led7x8__impl|div_cnt~2 (
// Equation(s):
// \led7x8__impl|div_cnt~2_combout  = (\led7x8__impl|Add0~38_combout  & ((!\led7x8__impl|Equal0~0_combout ) # (!\led7x8__impl|Equal0~5_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|Equal0~5_combout ),
	.datac(\led7x8__impl|Equal0~0_combout ),
	.datad(\led7x8__impl|Add0~38_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|div_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|div_cnt~2 .lut_mask = 16'h3F00;
defparam \led7x8__impl|div_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y6_N29
dffeas \led7x8__impl|div_cnt[19] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|div_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|div_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|div_cnt[19] .is_wysiwyg = "true";
defparam \led7x8__impl|div_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \led7x8__impl|Equal0~1 (
// Equation(s):
// \led7x8__impl|Equal0~1_combout  = (!\led7x8__impl|div_cnt [17] & (!\led7x8__impl|div_cnt [19] & (!\led7x8__impl|div_cnt [18] & !\led7x8__impl|div_cnt [16])))

	.dataa(\led7x8__impl|div_cnt [17]),
	.datab(\led7x8__impl|div_cnt [19]),
	.datac(\led7x8__impl|div_cnt [18]),
	.datad(\led7x8__impl|div_cnt [16]),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~1 .lut_mask = 16'h0001;
defparam \led7x8__impl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N22
cycloneive_lcell_comb \led7x8__impl|Equal0~5 (
// Equation(s):
// \led7x8__impl|Equal0~5_combout  = (\led7x8__impl|Equal0~2_combout  & (\led7x8__impl|Equal0~3_combout  & (\led7x8__impl|Equal0~4_combout  & \led7x8__impl|Equal0~1_combout )))

	.dataa(\led7x8__impl|Equal0~2_combout ),
	.datab(\led7x8__impl|Equal0~3_combout ),
	.datac(\led7x8__impl|Equal0~4_combout ),
	.datad(\led7x8__impl|Equal0~1_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Equal0~5 .lut_mask = 16'h8000;
defparam \led7x8__impl|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y6_N24
cycloneive_lcell_comb \led7x8__impl|scan_clk~0 (
// Equation(s):
// \led7x8__impl|scan_clk~0_combout  = \led7x8__impl|scan_clk~q  $ (((\led7x8__impl|Equal0~5_combout  & \led7x8__impl|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\led7x8__impl|scan_clk~q ),
	.datac(\led7x8__impl|Equal0~5_combout ),
	.datad(\led7x8__impl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|scan_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|scan_clk~0 .lut_mask = 16'h3CCC;
defparam \led7x8__impl|scan_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \led7x8__impl|scan_clk (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|scan_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|scan_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|scan_clk .is_wysiwyg = "true";
defparam \led7x8__impl|scan_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \led7x8__impl|scan_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\led7x8__impl|scan_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\led7x8__impl|scan_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \led7x8__impl|scan_clk~clkctrl .clock_type = "global clock";
defparam \led7x8__impl|scan_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \led7x8__impl|cur_pos[0]~2 (
// Equation(s):
// \led7x8__impl|cur_pos[0]~2_combout  = !\led7x8__impl|cur_pos [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|cur_pos[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|cur_pos[0]~2 .lut_mask = 16'h0F0F;
defparam \led7x8__impl|cur_pos[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \led7x8__impl|cur_pos[0] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|cur_pos[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|cur_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|cur_pos[0] .is_wysiwyg = "true";
defparam \led7x8__impl|cur_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \led7x8__impl|cur_pos[1]~0 (
// Equation(s):
// \led7x8__impl|cur_pos[1]~0_combout  = \led7x8__impl|cur_pos [1] $ (\led7x8__impl|cur_pos [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [1]),
	.datad(\led7x8__impl|cur_pos [0]),
	.cin(gnd),
	.combout(\led7x8__impl|cur_pos[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|cur_pos[1]~0 .lut_mask = 16'h0FF0;
defparam \led7x8__impl|cur_pos[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \led7x8__impl|cur_pos[1] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|cur_pos[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|cur_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|cur_pos[1] .is_wysiwyg = "true";
defparam \led7x8__impl|cur_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \led7x8__impl|cur_pos[2]~1 (
// Equation(s):
// \led7x8__impl|cur_pos[2]~1_combout  = \led7x8__impl|cur_pos [2] $ (((\led7x8__impl|cur_pos [0] & \led7x8__impl|cur_pos [1])))

	.dataa(gnd),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|cur_pos[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|cur_pos[2]~1 .lut_mask = 16'h3CF0;
defparam \led7x8__impl|cur_pos[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \led7x8__impl|cur_pos[2] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|cur_pos[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|cur_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|cur_pos[2] .is_wysiwyg = "true";
defparam \led7x8__impl|cur_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \led7x8__impl|Decoder1~0 (
// Equation(s):
// \led7x8__impl|Decoder1~0_combout  = (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|cur_pos [1] & !\led7x8__impl|cur_pos [2]))

	.dataa(gnd),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|cur_pos [1]),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~0 .lut_mask = 16'h0030;
defparam \led7x8__impl|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \led7x8__impl|pos[0]~0 (
// Equation(s):
// \led7x8__impl|pos[0]~0_combout  = !\led7x8__impl|Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\led7x8__impl|Decoder1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|pos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[0]~0 .lut_mask = 16'h0F0F;
defparam \led7x8__impl|pos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \led7x8__impl|pos[0] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[0] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \led7x8__impl|Decoder1~1 (
// Equation(s):
// \led7x8__impl|Decoder1~1_combout  = (\led7x8__impl|cur_pos [0] & (!\led7x8__impl|cur_pos [2] & \led7x8__impl|cur_pos [1]))

	.dataa(\led7x8__impl|cur_pos [0]),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~1 .lut_mask = 16'h0A00;
defparam \led7x8__impl|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \led7x8__impl|pos[1]~1 (
// Equation(s):
// \led7x8__impl|pos[1]~1_combout  = !\led7x8__impl|Decoder1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[1]~1 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \led7x8__impl|pos[1] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[1] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \led7x8__impl|Decoder1~2 (
// Equation(s):
// \led7x8__impl|Decoder1~2_combout  = (!\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [2] & !\led7x8__impl|cur_pos [0]))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [2]),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~2 .lut_mask = 16'h0404;
defparam \led7x8__impl|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \led7x8__impl|pos[2]~2 (
// Equation(s):
// \led7x8__impl|pos[2]~2_combout  = !\led7x8__impl|Decoder1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~2_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[2]~2 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \led7x8__impl|pos[2] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[2] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \led7x8__impl|Decoder1~3 (
// Equation(s):
// \led7x8__impl|Decoder1~3_combout  = (!\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [2] & \led7x8__impl|cur_pos [0]))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [2]),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~3 .lut_mask = 16'h4040;
defparam \led7x8__impl|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \led7x8__impl|pos[3]~3 (
// Equation(s):
// \led7x8__impl|pos[3]~3_combout  = !\led7x8__impl|Decoder1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[3]~3 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \led7x8__impl|pos[3] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[3] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \led7x8__impl|Decoder1~4 (
// Equation(s):
// \led7x8__impl|Decoder1~4_combout  = (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|cur_pos [1] & \led7x8__impl|cur_pos [2]))

	.dataa(gnd),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|cur_pos [1]),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~4 .lut_mask = 16'h3000;
defparam \led7x8__impl|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \led7x8__impl|pos[4]~4 (
// Equation(s):
// \led7x8__impl|pos[4]~4_combout  = !\led7x8__impl|Decoder1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[4]~4 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \led7x8__impl|pos[4] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[4] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \led7x8__impl|Decoder1~5 (
// Equation(s):
// \led7x8__impl|Decoder1~5_combout  = (\led7x8__impl|cur_pos [0] & (\led7x8__impl|cur_pos [1] & \led7x8__impl|cur_pos [2]))

	.dataa(gnd),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|cur_pos [1]),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~5 .lut_mask = 16'hC000;
defparam \led7x8__impl|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \led7x8__impl|pos[5]~5 (
// Equation(s):
// \led7x8__impl|pos[5]~5_combout  = !\led7x8__impl|Decoder1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[5]~5 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \led7x8__impl|pos[5] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[5] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \led7x8__impl|Decoder1~6 (
// Equation(s):
// \led7x8__impl|Decoder1~6_combout  = (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & !\led7x8__impl|cur_pos [2]))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~6 .lut_mask = 16'h0005;
defparam \led7x8__impl|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N8
cycloneive_lcell_comb \led7x8__impl|pos[6]~6 (
// Equation(s):
// \led7x8__impl|pos[6]~6_combout  = !\led7x8__impl|Decoder1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~6_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[6]~6 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N9
dffeas \led7x8__impl|pos[6] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[6] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \led7x8__impl|Decoder1~7 (
// Equation(s):
// \led7x8__impl|Decoder1~7_combout  = (!\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0] & !\led7x8__impl|cur_pos [2]))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder1~7 .lut_mask = 16'h0050;
defparam \led7x8__impl|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N2
cycloneive_lcell_comb \led7x8__impl|pos[7]~7 (
// Equation(s):
// \led7x8__impl|pos[7]~7_combout  = !\led7x8__impl|Decoder1~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|pos[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|pos[7]~7 .lut_mask = 16'h00FF;
defparam \led7x8__impl|pos[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N3
dffeas \led7x8__impl|pos[7] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|pos[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|pos[7] .is_wysiwyg = "true";
defparam \led7x8__impl|pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = div_sec[0] $ (VCC)
// \Add1~1  = CARRY(div_sec[0])

	.dataa(gnd),
	.datab(div_sec[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (div_sec[7] & (\Add1~13  & VCC)) # (!div_sec[7] & (!\Add1~13 ))
// \Add1~15  = CARRY((!div_sec[7] & !\Add1~13 ))

	.dataa(gnd),
	.datab(div_sec[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hC303;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (div_sec[8] & (\Add1~15  $ (GND))) # (!div_sec[8] & ((GND) # (!\Add1~15 )))
// \Add1~17  = CARRY((!\Add1~15 ) # (!div_sec[8]))

	.dataa(gnd),
	.datab(div_sec[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC33F;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \div_sec[8]~28 (
// Equation(s):
// \div_sec[8]~28_combout  = !\Add1~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_sec[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[8]~28 .lut_mask = 16'h0F0F;
defparam \div_sec[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \div_sec[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[8] .is_wysiwyg = "true";
defparam \div_sec[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (div_sec[9] & (!\Add1~17 )) # (!div_sec[9] & (\Add1~17  & VCC))
// \Add1~19  = CARRY((div_sec[9] & !\Add1~17 ))

	.dataa(gnd),
	.datab(div_sec[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C0C;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \div_sec[9]~27 (
// Equation(s):
// \div_sec[9]~27_combout  = !\Add1~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_sec[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[9]~27 .lut_mask = 16'h0F0F;
defparam \div_sec[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \div_sec[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[9] .is_wysiwyg = "true";
defparam \div_sec[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (div_sec[10] & ((GND) # (!\Add1~19 ))) # (!div_sec[10] & (\Add1~19  $ (GND)))
// \Add1~21  = CARRY((div_sec[10]) # (!\Add1~19 ))

	.dataa(div_sec[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h5AAF;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \div_sec~11 (
// Equation(s):
// \div_sec~11_combout  = (\Add1~20_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add1~20_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~11_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~11 .lut_mask = 16'h70F0;
defparam \div_sec~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \div_sec[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[10] .is_wysiwyg = "true";
defparam \div_sec[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (div_sec[11] & (!\Add1~21 )) # (!div_sec[11] & (\Add1~21  & VCC))
// \Add1~23  = CARRY((div_sec[11] & !\Add1~21 ))

	.dataa(gnd),
	.datab(div_sec[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C0C;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \div_sec[11]~26 (
// Equation(s):
// \div_sec[11]~26_combout  = !\Add1~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\div_sec[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[11]~26 .lut_mask = 16'h0F0F;
defparam \div_sec[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \div_sec[11] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[11] .is_wysiwyg = "true";
defparam \div_sec[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (div_sec[12] & ((GND) # (!\Add1~23 ))) # (!div_sec[12] & (\Add1~23  $ (GND)))
// \Add1~25  = CARRY((div_sec[12]) # (!\Add1~23 ))

	.dataa(gnd),
	.datab(div_sec[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h3CCF;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \div_sec~10 (
// Equation(s):
// \div_sec~10_combout  = (\Add1~24_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add1~24_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~10_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~10 .lut_mask = 16'h70F0;
defparam \div_sec~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \div_sec[12] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[12] .is_wysiwyg = "true";
defparam \div_sec[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (div_sec[13] & (\Add1~25  & VCC)) # (!div_sec[13] & (!\Add1~25 ))
// \Add1~27  = CARRY((!div_sec[13] & !\Add1~25 ))

	.dataa(gnd),
	.datab(div_sec[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hC303;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \div_sec~9 (
// Equation(s):
// \div_sec~9_combout  = (\Add1~26_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Add1~26_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~9_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~9 .lut_mask = 16'h2AAA;
defparam \div_sec~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \div_sec[13] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[13] .is_wysiwyg = "true";
defparam \div_sec[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (div_sec[14] & (\Add1~27  $ (GND))) # (!div_sec[14] & ((GND) # (!\Add1~27 )))
// \Add1~29  = CARRY((!\Add1~27 ) # (!div_sec[14]))

	.dataa(div_sec[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hA55F;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \div_sec[14]~25 (
// Equation(s):
// \div_sec[14]~25_combout  = !\Add1~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~28_combout ),
	.cin(gnd),
	.combout(\div_sec[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[14]~25 .lut_mask = 16'h00FF;
defparam \div_sec[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \div_sec[14] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[14]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[14] .is_wysiwyg = "true";
defparam \div_sec[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (div_sec[15] & (\Add1~29  & VCC)) # (!div_sec[15] & (!\Add1~29 ))
// \Add1~31  = CARRY((!div_sec[15] & !\Add1~29 ))

	.dataa(gnd),
	.datab(div_sec[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hC303;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \div_sec~8 (
// Equation(s):
// \div_sec~8_combout  = (\Add1~30_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Add1~30_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~8 .lut_mask = 16'h4CCC;
defparam \div_sec~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \div_sec[15] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[15] .is_wysiwyg = "true";
defparam \div_sec[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (div_sec[16] & ((GND) # (!\Add1~31 ))) # (!div_sec[16] & (\Add1~31  $ (GND)))
// \Add1~33  = CARRY((div_sec[16]) # (!\Add1~31 ))

	.dataa(div_sec[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h5AAF;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \div_sec~7 (
// Equation(s):
// \div_sec~7_combout  = (\Add1~32_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Add1~32_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~7 .lut_mask = 16'h2AAA;
defparam \div_sec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \div_sec[16] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[16] .is_wysiwyg = "true";
defparam \div_sec[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (div_sec[17] & (\Add1~33  & VCC)) # (!div_sec[17] & (!\Add1~33 ))
// \Add1~35  = CARRY((!div_sec[17] & !\Add1~33 ))

	.dataa(div_sec[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hA505;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \div_sec~6 (
// Equation(s):
// \div_sec~6_combout  = (\Add1~34_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Add1~34_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~6 .lut_mask = 16'h2AAA;
defparam \div_sec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \div_sec[17] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[17] .is_wysiwyg = "true";
defparam \div_sec[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (div_sec[18] & (\Add1~35  $ (GND))) # (!div_sec[18] & ((GND) # (!\Add1~35 )))
// \Add1~37  = CARRY((!\Add1~35 ) # (!div_sec[18]))

	.dataa(div_sec[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hA55F;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \div_sec[18]~24 (
// Equation(s):
// \div_sec[18]~24_combout  = !\Add1~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~36_combout ),
	.cin(gnd),
	.combout(\div_sec[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[18]~24 .lut_mask = 16'h00FF;
defparam \div_sec[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \div_sec[18] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[18]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[18] .is_wysiwyg = "true";
defparam \div_sec[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (div_sec[19] & (!\Add1~37 )) # (!div_sec[19] & (\Add1~37  & VCC))
// \Add1~39  = CARRY((div_sec[19] & !\Add1~37 ))

	.dataa(div_sec[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A0A;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \div_sec[19]~23 (
// Equation(s):
// \div_sec[19]~23_combout  = !\Add1~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(\div_sec[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[19]~23 .lut_mask = 16'h00FF;
defparam \div_sec[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \div_sec[19] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[19]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[19] .is_wysiwyg = "true";
defparam \div_sec[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (div_sec[20] & ((GND) # (!\Add1~39 ))) # (!div_sec[20] & (\Add1~39  $ (GND)))
// \Add1~41  = CARRY((div_sec[20]) # (!\Add1~39 ))

	.dataa(gnd),
	.datab(div_sec[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h3CCF;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \div_sec~20 (
// Equation(s):
// \div_sec~20_combout  = (\Add1~40_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Add1~40_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~20_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~20 .lut_mask = 16'h70F0;
defparam \div_sec~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \div_sec[20] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[20] .is_wysiwyg = "true";
defparam \div_sec[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (div_sec[21] & (\Add1~41  & VCC)) # (!div_sec[21] & (!\Add1~41 ))
// \Add1~43  = CARRY((!div_sec[21] & !\Add1~41 ))

	.dataa(gnd),
	.datab(div_sec[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'hC303;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \div_sec~19 (
// Equation(s):
// \div_sec~19_combout  = (\Add1~42_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Add1~42_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~19_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~19 .lut_mask = 16'h2AAA;
defparam \div_sec~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \div_sec[21] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[21] .is_wysiwyg = "true";
defparam \div_sec[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (div_sec[22] & (\Add1~43  $ (GND))) # (!div_sec[22] & ((GND) # (!\Add1~43 )))
// \Add1~45  = CARRY((!\Add1~43 ) # (!div_sec[22]))

	.dataa(gnd),
	.datab(div_sec[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hC33F;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \div_sec[22]~22 (
// Equation(s):
// \div_sec[22]~22_combout  = !\Add1~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~44_combout ),
	.cin(gnd),
	.combout(\div_sec[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[22]~22 .lut_mask = 16'h00FF;
defparam \div_sec[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \div_sec[22] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[22] .is_wysiwyg = "true";
defparam \div_sec[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = \Add1~45  $ (!div_sec[23])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(div_sec[23]),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hF00F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \div_sec~21 (
// Equation(s):
// \div_sec~21_combout  = (\Add1~46_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Equal2~4_combout ),
	.datab(\Add1~46_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~21_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~21 .lut_mask = 16'h4CCC;
defparam \div_sec~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \div_sec[23] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[23] .is_wysiwyg = "true";
defparam \div_sec[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!div_sec[2] & (!div_sec[0] & (!div_sec[23] & !div_sec[1])))

	.dataa(div_sec[2]),
	.datab(div_sec[0]),
	.datac(div_sec[23]),
	.datad(div_sec[1]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h0001;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \div_sec~17 (
// Equation(s):
// \div_sec~17_combout  = (\Add1~0_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Equal2~4_combout ),
	.datab(\Add1~0_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~17_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~17 .lut_mask = 16'h4CCC;
defparam \div_sec~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \div_sec[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[0] .is_wysiwyg = "true";
defparam \div_sec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (div_sec[1] & (\Add1~1  & VCC)) # (!div_sec[1] & (!\Add1~1 ))
// \Add1~3  = CARRY((!div_sec[1] & !\Add1~1 ))

	.dataa(gnd),
	.datab(div_sec[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \div_sec~18 (
// Equation(s):
// \div_sec~18_combout  = (\Add1~2_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Add1~2_combout ),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~18_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~18 .lut_mask = 16'h2AAA;
defparam \div_sec~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \div_sec[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[1] .is_wysiwyg = "true";
defparam \div_sec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (div_sec[2] & ((GND) # (!\Add1~3 ))) # (!div_sec[2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((div_sec[2]) # (!\Add1~3 ))

	.dataa(gnd),
	.datab(div_sec[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3CCF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \div_sec~16 (
// Equation(s):
// \div_sec~16_combout  = (\Add1~4_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Add1~4_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~16_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~16 .lut_mask = 16'h4CCC;
defparam \div_sec~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \div_sec[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[2] .is_wysiwyg = "true";
defparam \div_sec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (div_sec[3] & (\Add1~5  & VCC)) # (!div_sec[3] & (!\Add1~5 ))
// \Add1~7  = CARRY((!div_sec[3] & !\Add1~5 ))

	.dataa(gnd),
	.datab(div_sec[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC303;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb \div_sec~15 (
// Equation(s):
// \div_sec~15_combout  = (\Add1~6_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Equal2~4_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~15_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~15 .lut_mask = 16'h70F0;
defparam \div_sec~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \div_sec[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[3] .is_wysiwyg = "true";
defparam \div_sec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (div_sec[4] & ((GND) # (!\Add1~7 ))) # (!div_sec[4] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((div_sec[4]) # (!\Add1~7 ))

	.dataa(gnd),
	.datab(div_sec[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h3CCF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb \div_sec~14 (
// Equation(s):
// \div_sec~14_combout  = (\Add1~8_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Equal2~4_combout ),
	.datab(\Add1~8_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~14_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~14 .lut_mask = 16'h4CCC;
defparam \div_sec~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \div_sec[4] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[4] .is_wysiwyg = "true";
defparam \div_sec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (div_sec[5] & (\Add1~9  & VCC)) # (!div_sec[5] & (!\Add1~9 ))
// \Add1~11  = CARRY((!div_sec[5] & !\Add1~9 ))

	.dataa(gnd),
	.datab(div_sec[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hC303;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (div_sec[6] & (\Add1~11  $ (GND))) # (!div_sec[6] & ((GND) # (!\Add1~11 )))
// \Add1~13  = CARRY((!\Add1~11 ) # (!div_sec[6]))

	.dataa(gnd),
	.datab(div_sec[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC33F;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \div_sec[6]~29 (
// Equation(s):
// \div_sec[6]~29_combout  = !\Add1~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\div_sec[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec[6]~29 .lut_mask = 16'h00FF;
defparam \div_sec[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N17
dffeas \div_sec[6] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[6] .is_wysiwyg = "true";
defparam \div_sec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \div_sec~12 (
// Equation(s):
// \div_sec~12_combout  = (\Add1~14_combout  & (((!\Equal2~6_combout ) # (!\Equal2~4_combout )) # (!\Equal2~5_combout )))

	.dataa(\Equal2~5_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~12_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~12 .lut_mask = 16'h4CCC;
defparam \div_sec~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \div_sec[7] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[7] .is_wysiwyg = "true";
defparam \div_sec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!div_sec[7] & (!div_sec[10] & (div_sec[9] & div_sec[8])))

	.dataa(div_sec[7]),
	.datab(div_sec[10]),
	.datac(div_sec[9]),
	.datad(div_sec[8]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h1000;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (div_sec[14] & (!div_sec[12] & (div_sec[11] & !div_sec[13])))

	.dataa(div_sec[14]),
	.datab(div_sec[12]),
	.datac(div_sec[11]),
	.datad(div_sec[13]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0020;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (div_sec[18] & (!div_sec[15] & (!div_sec[17] & !div_sec[16])))

	.dataa(div_sec[18]),
	.datab(div_sec[15]),
	.datac(div_sec[17]),
	.datad(div_sec[16]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0002;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (div_sec[19] & (div_sec[22] & (!div_sec[20] & !div_sec[21])))

	.dataa(div_sec[19]),
	.datab(div_sec[22]),
	.datac(div_sec[20]),
	.datad(div_sec[21]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0008;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~3_combout  & (\Equal2~2_combout  & (\Equal2~1_combout  & \Equal2~0_combout )))

	.dataa(\Equal2~3_combout ),
	.datab(\Equal2~2_combout ),
	.datac(\Equal2~1_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \div_sec~13 (
// Equation(s):
// \div_sec~13_combout  = (\Add1~10_combout  & (((!\Equal2~6_combout ) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(\Equal2~4_combout ),
	.datab(\Add1~10_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\div_sec~13_combout ),
	.cout());
// synopsys translate_off
defparam \div_sec~13 .lut_mask = 16'h4CCC;
defparam \div_sec~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \div_sec[5] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\div_sec~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(div_sec[5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_sec[5] .is_wysiwyg = "true";
defparam \div_sec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!div_sec[5] & (!div_sec[4] & (!div_sec[3] & div_sec[6])))

	.dataa(div_sec[5]),
	.datab(div_sec[4]),
	.datac(div_sec[3]),
	.datad(div_sec[6]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0100;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \one_sec_pulse~0 (
// Equation(s):
// \one_sec_pulse~0_combout  = \one_sec_pulse~q  $ (((\Equal2~5_combout  & (\Equal2~4_combout  & \Equal2~6_combout ))))

	.dataa(\Equal2~5_combout ),
	.datab(\one_sec_pulse~q ),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\one_sec_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \one_sec_pulse~0 .lut_mask = 16'h6CCC;
defparam \one_sec_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \one_sec_pulse~feeder (
// Equation(s):
// \one_sec_pulse~feeder_combout  = \one_sec_pulse~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\one_sec_pulse~0_combout ),
	.cin(gnd),
	.combout(\one_sec_pulse~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \one_sec_pulse~feeder .lut_mask = 16'hFF00;
defparam \one_sec_pulse~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N25
dffeas one_sec_pulse(
	.clk(\MHZ_10~reg0_q ),
	.d(\one_sec_pulse~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\one_sec_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam one_sec_pulse.is_wysiwyg = "true";
defparam one_sec_pulse.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N6
cycloneive_lcell_comb \_wrnm|m[0]~feeder (
// Equation(s):
// \_wrnm|m[0]~feeder_combout  = \one_sec_pulse~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\one_sec_pulse~q ),
	.cin(gnd),
	.combout(\_wrnm|m[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_wrnm|m[0]~feeder .lut_mask = 16'hFF00;
defparam \_wrnm|m[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N7
dffeas \_wrnm|m[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\_wrnm|m[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_wrnm|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_wrnm|m[0] .is_wysiwyg = "true";
defparam \_wrnm|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N10
cycloneive_lcell_comb \_wrnm|out[0]~feeder (
// Equation(s):
// \_wrnm|out[0]~feeder_combout  = \_wrnm|m [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_wrnm|m [0]),
	.cin(gnd),
	.combout(\_wrnm|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_wrnm|out[0]~feeder .lut_mask = 16'hFF00;
defparam \_wrnm|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N11
dffeas \_wrnm|out[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\_wrnm|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_wrnm|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_wrnm|out[0] .is_wysiwyg = "true";
defparam \_wrnm|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N12
cycloneive_lcell_comb \new_dataf~feeder (
// Equation(s):
// \new_dataf~feeder_combout  = \_wrnm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_wrnm|out [0]),
	.cin(gnd),
	.combout(\new_dataf~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \new_dataf~feeder .lut_mask = 16'hFF00;
defparam \new_dataf~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N13
dffeas new_dataf(
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\new_dataf~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\new_dataf~q ),
	.prn(vcc));
// synopsys translate_off
defparam new_dataf.is_wysiwyg = "true";
defparam new_dataf.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneive_lcell_comb \wrn~0 (
// Equation(s):
// \wrn~0_combout  = (\new_dataf~q ) # (!\_wrnm|out [0])

	.dataa(\_wrnm|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\new_dataf~q ),
	.cin(gnd),
	.combout(\wrn~0_combout ),
	.cout());
// synopsys translate_off
defparam \wrn~0 .lut_mask = 16'hFF55;
defparam \wrn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N25
dffeas \led7x8__impl|_wrnm|m[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\wrn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_wrnm|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_wrnm|m[0] .is_wysiwyg = "true";
defparam \led7x8__impl|_wrnm|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \led7x8__impl|_wrnm|out[0]~feeder (
// Equation(s):
// \led7x8__impl|_wrnm|out[0]~feeder_combout  = \led7x8__impl|_wrnm|m [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_wrnm|m [0]),
	.cin(gnd),
	.combout(\led7x8__impl|_wrnm|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_wrnm|out[0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_wrnm|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N21
dffeas \led7x8__impl|_wrnm|out[0] (
	.clk(\MHZ_10~reg0_q ),
	.d(\led7x8__impl|_wrnm|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_wrnm|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_wrnm|out[0] .is_wysiwyg = "true";
defparam \led7x8__impl|_wrnm|out[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \led7x8__impl|_wrnm|out[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\led7x8__impl|_wrnm|out [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \led7x8__impl|_wrnm|out[0]~clkctrl .clock_type = "global clock";
defparam \led7x8__impl|_wrnm|out[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \one_sec_pulse~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\one_sec_pulse~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\one_sec_pulse~clkctrl_outclk ));
// synopsys translate_off
defparam \one_sec_pulse~clkctrl .clock_type = "global clock";
defparam \one_sec_pulse~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \outchar[0]~2 (
// Equation(s):
// \outchar[0]~2_combout  = !outchar[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(outchar[0]),
	.cin(gnd),
	.combout(\outchar[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \outchar[0]~2 .lut_mask = 16'h00FF;
defparam \outchar[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \impl|init_impl|autoreset~7 (
// Equation(s):
// \impl|init_impl|autoreset~7_combout  = !\impl|init_impl|autoreset~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|init_impl|autoreset~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|init_impl|autoreset~7_combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|autoreset~7 .lut_mask = 16'h0F0F;
defparam \impl|init_impl|autoreset~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \impl|init_impl|autoreset (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|init_impl|autoreset~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|init_impl|autoreset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|init_impl|autoreset .is_wysiwyg = "true";
defparam \impl|init_impl|autoreset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \impl|init_impl|reset_out (
// Equation(s):
// \impl|init_impl|reset_out~combout  = (!\impl|init_impl|reset1~q ) # (!\impl|init_impl|autoreset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|init_impl|autoreset~q ),
	.datad(\impl|init_impl|reset1~q ),
	.cin(gnd),
	.combout(\impl|init_impl|reset_out~combout ),
	.cout());
// synopsys translate_off
defparam \impl|init_impl|reset_out .lut_mask = 16'h0FFF;
defparam \impl|init_impl|reset_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \outchar[0] (
	.clk(\one_sec_pulse~clkctrl_outclk ),
	.d(gnd),
	.asdata(\outchar[0]~2_combout ),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(outchar[0]),
	.prn(vcc));
// synopsys translate_off
defparam \outchar[0] .is_wysiwyg = "true";
defparam \outchar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \led7x8__impl|_addrm|m[0]~feeder (
// Equation(s):
// \led7x8__impl|_addrm|m[0]~feeder_combout  = outchar[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(outchar[0]),
	.cin(gnd),
	.combout(\led7x8__impl|_addrm|m[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_addrm|m[0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_addrm|m[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \led7x8__impl|_addrm|m[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_addrm|m[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|m[0] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \led7x8__impl|_addrm|out[0]~feeder (
// Equation(s):
// \led7x8__impl|_addrm|out[0]~feeder_combout  = \led7x8__impl|_addrm|m [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|m [0]),
	.cin(gnd),
	.combout(\led7x8__impl|_addrm|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_addrm|out[0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_addrm|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \led7x8__impl|_addrm|out[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_addrm|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|out[0] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \led7x8__impl|buffer[3][0]~feeder (
// Equation(s):
// \led7x8__impl|buffer[3][0]~feeder_combout  = \led7x8__impl|_addrm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[3][0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \pos_counter[2]~0 (
// Equation(s):
// \pos_counter[2]~0_combout  = !pos_counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(pos_counter[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pos_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pos_counter[2]~0 .lut_mask = 16'h0F0F;
defparam \pos_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \pos_counter[2]~feeder (
// Equation(s):
// \pos_counter[2]~feeder_combout  = \pos_counter[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pos_counter[2]~0_combout ),
	.cin(gnd),
	.combout(\pos_counter[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pos_counter[2]~feeder .lut_mask = 16'hFF00;
defparam \pos_counter[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \outchar[1]~0 (
// Equation(s):
// \outchar[1]~0_combout  = outchar[1] $ (outchar[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(outchar[1]),
	.datad(outchar[0]),
	.cin(gnd),
	.combout(\outchar[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \outchar[1]~0 .lut_mask = 16'h0FF0;
defparam \outchar[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \outchar[1]~feeder (
// Equation(s):
// \outchar[1]~feeder_combout  = \outchar[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outchar[1]~0_combout ),
	.cin(gnd),
	.combout(\outchar[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \outchar[1]~feeder .lut_mask = 16'hFF00;
defparam \outchar[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \outchar[1] (
	.clk(\one_sec_pulse~clkctrl_outclk ),
	.d(\outchar[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(outchar[1]),
	.prn(vcc));
// synopsys translate_off
defparam \outchar[1] .is_wysiwyg = "true";
defparam \outchar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (outchar[1] & outchar[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(outchar[1]),
	.datad(outchar[0]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'hF000;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \pos_counter[2] (
	.clk(\one_sec_pulse~clkctrl_outclk ),
	.d(\pos_counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Add3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pos_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pos_counter[2] .is_wysiwyg = "true";
defparam \pos_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \led7x8__impl|_addrm|m[2]~feeder (
// Equation(s):
// \led7x8__impl|_addrm|m[2]~feeder_combout  = pos_counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pos_counter[2]),
	.cin(gnd),
	.combout(\led7x8__impl|_addrm|m[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_addrm|m[2]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_addrm|m[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \led7x8__impl|_addrm|m[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_addrm|m[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|m[2] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \led7x8__impl|_addrm|out[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|m [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|out[2] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \led7x8__impl|_addrm|m[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(outchar[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|m[1] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \led7x8__impl|_addrm|out[1]~feeder (
// Equation(s):
// \led7x8__impl|_addrm|out[1]~feeder_combout  = \led7x8__impl|_addrm|m [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|m [1]),
	.cin(gnd),
	.combout(\led7x8__impl|_addrm|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_addrm|out[1]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_addrm|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \led7x8__impl|_addrm|out[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_addrm|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_addrm|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_addrm|out[1] .is_wysiwyg = "true";
defparam \led7x8__impl|_addrm|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \led7x8__impl|Decoder0~7 (
// Equation(s):
// \led7x8__impl|Decoder0~7_combout  = (!\led7x8__impl|_addrm|out [2] & (\led7x8__impl|_addrm|out [0] & \led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~7 .lut_mask = 16'h4400;
defparam \led7x8__impl|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \led7x8__impl|buffer[3][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[3][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \led7x8__impl|buffer[1][0]~feeder (
// Equation(s):
// \led7x8__impl|buffer[1][0]~feeder_combout  = \led7x8__impl|_addrm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[1][0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \led7x8__impl|Decoder0~4 (
// Equation(s):
// \led7x8__impl|Decoder0~4_combout  = (!\led7x8__impl|_addrm|out [2] & (\led7x8__impl|_addrm|out [0] & !\led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~4 .lut_mask = 16'h0044;
defparam \led7x8__impl|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \led7x8__impl|buffer[1][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[1][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \led7x8__impl|Decoder0~5 (
// Equation(s):
// \led7x8__impl|Decoder0~5_combout  = (!\led7x8__impl|_addrm|out [2] & (!\led7x8__impl|_addrm|out [0] & \led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~5 .lut_mask = 16'h1100;
defparam \led7x8__impl|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \led7x8__impl|buffer[2][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [0]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[2][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \led7x8__impl|Decoder0~6 (
// Equation(s):
// \led7x8__impl|Decoder0~6_combout  = (!\led7x8__impl|_addrm|out [2] & (!\led7x8__impl|_addrm|out [0] & !\led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~6 .lut_mask = 16'h0011;
defparam \led7x8__impl|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \led7x8__impl|buffer[0][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [0]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[0][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \led7x8__impl|Mux4~2 (
// Equation(s):
// \led7x8__impl|Mux4~2_combout  = (\led7x8__impl|cur_pos [0] & (((\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|cur_pos [0] & ((\led7x8__impl|cur_pos [1] & (\led7x8__impl|buffer[2][0]~q )) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|buffer[0][0]~q 
// )))))

	.dataa(\led7x8__impl|buffer[2][0]~q ),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[0][0]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux4~2 .lut_mask = 16'hEE30;
defparam \led7x8__impl|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \led7x8__impl|Mux4~3 (
// Equation(s):
// \led7x8__impl|Mux4~3_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|Mux4~2_combout  & (\led7x8__impl|buffer[3][0]~q )) # (!\led7x8__impl|Mux4~2_combout  & ((\led7x8__impl|buffer[1][0]~q ))))) # (!\led7x8__impl|cur_pos [0] & 
// (((\led7x8__impl|Mux4~2_combout ))))

	.dataa(\led7x8__impl|cur_pos [0]),
	.datab(\led7x8__impl|buffer[3][0]~q ),
	.datac(\led7x8__impl|buffer[1][0]~q ),
	.datad(\led7x8__impl|Mux4~2_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux4~3 .lut_mask = 16'hDDA0;
defparam \led7x8__impl|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \led7x8__impl|buffer[6][0]~feeder (
// Equation(s):
// \led7x8__impl|buffer[6][0]~feeder_combout  = \led7x8__impl|_addrm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[6][0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \led7x8__impl|Decoder0~0 (
// Equation(s):
// \led7x8__impl|Decoder0~0_combout  = (\led7x8__impl|_addrm|out [2] & (!\led7x8__impl|_addrm|out [0] & \led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~0 .lut_mask = 16'h2200;
defparam \led7x8__impl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \led7x8__impl|buffer[6][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[6][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \led7x8__impl|buffer[7][0]~feeder (
// Equation(s):
// \led7x8__impl|buffer[7][0]~feeder_combout  = \led7x8__impl|_addrm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[7][0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \led7x8__impl|Decoder0~3 (
// Equation(s):
// \led7x8__impl|Decoder0~3_combout  = (\led7x8__impl|_addrm|out [2] & (\led7x8__impl|_addrm|out [0] & \led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~3 .lut_mask = 16'h8800;
defparam \led7x8__impl|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \led7x8__impl|buffer[7][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[7][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \led7x8__impl|buffer[5][0]~feeder (
// Equation(s):
// \led7x8__impl|buffer[5][0]~feeder_combout  = \led7x8__impl|_addrm|out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[5][0]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \led7x8__impl|Decoder0~1 (
// Equation(s):
// \led7x8__impl|Decoder0~1_combout  = (\led7x8__impl|_addrm|out [2] & (\led7x8__impl|_addrm|out [0] & !\led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~1 .lut_mask = 16'h0088;
defparam \led7x8__impl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \led7x8__impl|buffer[5][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[5][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \led7x8__impl|Decoder0~2 (
// Equation(s):
// \led7x8__impl|Decoder0~2_combout  = (\led7x8__impl|_addrm|out [2] & (!\led7x8__impl|_addrm|out [0] & !\led7x8__impl|_addrm|out [1]))

	.dataa(\led7x8__impl|_addrm|out [2]),
	.datab(\led7x8__impl|_addrm|out [0]),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Decoder0~2 .lut_mask = 16'h0022;
defparam \led7x8__impl|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \led7x8__impl|buffer[4][0] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [0]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[4][0] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \led7x8__impl|Mux4~0 (
// Equation(s):
// \led7x8__impl|Mux4~0_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer[5][0]~q ) # ((\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|cur_pos [0] & (((\led7x8__impl|buffer[4][0]~q  & !\led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|buffer[5][0]~q ),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[4][0]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux4~0 .lut_mask = 16'hCCB8;
defparam \led7x8__impl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \led7x8__impl|Mux4~1 (
// Equation(s):
// \led7x8__impl|Mux4~1_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|Mux4~0_combout  & ((\led7x8__impl|buffer[7][0]~q ))) # (!\led7x8__impl|Mux4~0_combout  & (\led7x8__impl|buffer[6][0]~q )))) # (!\led7x8__impl|cur_pos [1] & 
// (((\led7x8__impl|Mux4~0_combout ))))

	.dataa(\led7x8__impl|buffer[6][0]~q ),
	.datab(\led7x8__impl|cur_pos [1]),
	.datac(\led7x8__impl|buffer[7][0]~q ),
	.datad(\led7x8__impl|Mux4~0_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux4~1 .lut_mask = 16'hF388;
defparam \led7x8__impl|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \led7x8__impl|Mux4~4 (
// Equation(s):
// \led7x8__impl|Mux4~4_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|Mux4~1_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|Mux4~3_combout ))

	.dataa(\led7x8__impl|Mux4~3_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|Mux4~1_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux4~4 .lut_mask = 16'hFA0A;
defparam \led7x8__impl|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \led7x8__impl|buffer_disp~10feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~10feeder_combout  = \led7x8__impl|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux4~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~10feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \led7x8__impl|buffer_disp~10 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~10 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \led7x8__impl|buffer_disp~0 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~0 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \led7x8__impl|buffer_disp~5 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~5 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \led7x8__impl|buffer_disp~47 (
// Equation(s):
// \led7x8__impl|buffer_disp~47_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~5_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~0_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~0_q ),
	.datad(\led7x8__impl|buffer_disp~5_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~47_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~47 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \led7x8__impl|buffer_disp~15 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~15 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \led7x8__impl|buffer_disp~48 (
// Equation(s):
// \led7x8__impl|buffer_disp~48_combout  = (\led7x8__impl|buffer_disp~47_combout  & (((\led7x8__impl|buffer_disp~15_q ) # (!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|buffer_disp~47_combout  & (\led7x8__impl|buffer_disp~10_q  & ((\led7x8__impl|cur_pos 
// [1]))))

	.dataa(\led7x8__impl|buffer_disp~10_q ),
	.datab(\led7x8__impl|buffer_disp~47_combout ),
	.datac(\led7x8__impl|buffer_disp~15_q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~48_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~48 .lut_mask = 16'hE2CC;
defparam \led7x8__impl|buffer_disp~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \led7x8__impl|buffer_disp~20 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~20 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \led7x8__impl|buffer_disp~25 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~25 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \led7x8__impl|buffer_disp~45 (
// Equation(s):
// \led7x8__impl|buffer_disp~45_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~25_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~20_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~20_q ),
	.datad(\led7x8__impl|buffer_disp~25_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~45_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~45 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \led7x8__impl|buffer_disp~35 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux4~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~35 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \led7x8__impl|buffer_disp~30feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~30feeder_combout  = \led7x8__impl|Mux4~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux4~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~30feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \led7x8__impl|buffer_disp~30 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~30 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \led7x8__impl|buffer_disp~46 (
// Equation(s):
// \led7x8__impl|buffer_disp~46_combout  = (\led7x8__impl|buffer_disp~45_combout  & (((\led7x8__impl|buffer_disp~35_q )) # (!\led7x8__impl|cur_pos [1]))) # (!\led7x8__impl|buffer_disp~45_combout  & (\led7x8__impl|cur_pos [1] & 
// ((\led7x8__impl|buffer_disp~30_q ))))

	.dataa(\led7x8__impl|buffer_disp~45_combout ),
	.datab(\led7x8__impl|cur_pos [1]),
	.datac(\led7x8__impl|buffer_disp~35_q ),
	.datad(\led7x8__impl|buffer_disp~30_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~46_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~46 .lut_mask = 16'hE6A2;
defparam \led7x8__impl|buffer_disp~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \led7x8__impl|buffer_disp~49 (
// Equation(s):
// \led7x8__impl|buffer_disp~49_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|buffer_disp~46_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|buffer_disp~48_combout ))

	.dataa(gnd),
	.datab(\led7x8__impl|buffer_disp~48_combout ),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|buffer_disp~46_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~49_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~49 .lut_mask = 16'hFC0C;
defparam \led7x8__impl|buffer_disp~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \led7x8__impl|code[0] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|code[0] .is_wysiwyg = "true";
defparam \led7x8__impl|code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \outchar[3]~1 (
// Equation(s):
// \outchar[3]~1_combout  = outchar[3] $ (((outchar[0] & (outchar[1] & pos_counter[2]))))

	.dataa(outchar[3]),
	.datab(outchar[0]),
	.datac(outchar[1]),
	.datad(pos_counter[2]),
	.cin(gnd),
	.combout(\outchar[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \outchar[3]~1 .lut_mask = 16'h6AAA;
defparam \outchar[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \outchar[3]~feeder (
// Equation(s):
// \outchar[3]~feeder_combout  = \outchar[3]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\outchar[3]~1_combout ),
	.cin(gnd),
	.combout(\outchar[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \outchar[3]~feeder .lut_mask = 16'hFF00;
defparam \outchar[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \outchar[3] (
	.clk(\one_sec_pulse~clkctrl_outclk ),
	.d(\outchar[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(outchar[3]),
	.prn(vcc));
// synopsys translate_off
defparam \outchar[3] .is_wysiwyg = "true";
defparam \outchar[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \led7x8__impl|_datam|m[3]~feeder (
// Equation(s):
// \led7x8__impl|_datam|m[3]~feeder_combout  = outchar[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(outchar[3]),
	.cin(gnd),
	.combout(\led7x8__impl|_datam|m[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_datam|m[3]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_datam|m[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \led7x8__impl|_datam|m[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_datam|m[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_datam|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_datam|m[3] .is_wysiwyg = "true";
defparam \led7x8__impl|_datam|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \led7x8__impl|_datam|out[3]~feeder (
// Equation(s):
// \led7x8__impl|_datam|out[3]~feeder_combout  = \led7x8__impl|_datam|m [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|m [3]),
	.cin(gnd),
	.combout(\led7x8__impl|_datam|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_datam|out[3]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_datam|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \led7x8__impl|_datam|out[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_datam|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_datam|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_datam|out[3] .is_wysiwyg = "true";
defparam \led7x8__impl|_datam|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \led7x8__impl|buffer[0][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [3]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[0][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \led7x8__impl|buffer[2][3]~feeder (
// Equation(s):
// \led7x8__impl|buffer[2][3]~feeder_combout  = \led7x8__impl|_datam|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|out [3]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[2][3]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \led7x8__impl|buffer[2][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[2][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \led7x8__impl|Mux1~2 (
// Equation(s):
// \led7x8__impl|Mux1~2_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer[2][3]~q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer[0][3]~q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[0][3]~q ),
	.datad(\led7x8__impl|buffer[2][3]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux1~2 .lut_mask = 16'hBA98;
defparam \led7x8__impl|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \led7x8__impl|buffer[1][3]~feeder (
// Equation(s):
// \led7x8__impl|buffer[1][3]~feeder_combout  = \led7x8__impl|_datam|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|out [3]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[1][3]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \led7x8__impl|buffer[1][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[1][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \led7x8__impl|buffer[3][3]~feeder (
// Equation(s):
// \led7x8__impl|buffer[3][3]~feeder_combout  = \led7x8__impl|_datam|out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|out [3]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[3][3]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \led7x8__impl|buffer[3][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[3][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \led7x8__impl|Mux1~3 (
// Equation(s):
// \led7x8__impl|Mux1~3_combout  = (\led7x8__impl|Mux1~2_combout  & (((\led7x8__impl|buffer[3][3]~q ) # (!\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|Mux1~2_combout  & (\led7x8__impl|buffer[1][3]~q  & (\led7x8__impl|cur_pos [0])))

	.dataa(\led7x8__impl|Mux1~2_combout ),
	.datab(\led7x8__impl|buffer[1][3]~q ),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|buffer[3][3]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux1~3 .lut_mask = 16'hEA4A;
defparam \led7x8__impl|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \led7x8__impl|buffer[5][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [3]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[5][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \led7x8__impl|buffer[4][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [3]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[4][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \led7x8__impl|Mux1~0 (
// Equation(s):
// \led7x8__impl|Mux1~0_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer[5][3]~q ) # ((\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|cur_pos [0] & (((\led7x8__impl|buffer[4][3]~q  & !\led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|buffer[5][3]~q ),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[4][3]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux1~0 .lut_mask = 16'hCCB8;
defparam \led7x8__impl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \led7x8__impl|buffer[7][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [3]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[7][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \led7x8__impl|buffer[6][3] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [3]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[6][3] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \led7x8__impl|Mux1~1 (
// Equation(s):
// \led7x8__impl|Mux1~1_combout  = (\led7x8__impl|Mux1~0_combout  & ((\led7x8__impl|buffer[7][3]~q ) # ((!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|Mux1~0_combout  & (((\led7x8__impl|buffer[6][3]~q  & \led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|Mux1~0_combout ),
	.datab(\led7x8__impl|buffer[7][3]~q ),
	.datac(\led7x8__impl|buffer[6][3]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux1~1 .lut_mask = 16'hD8AA;
defparam \led7x8__impl|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \led7x8__impl|Mux1~4 (
// Equation(s):
// \led7x8__impl|Mux1~4_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|Mux1~1_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|Mux1~3_combout ))

	.dataa(\led7x8__impl|Mux1~3_combout ),
	.datab(\led7x8__impl|cur_pos [2]),
	.datac(gnd),
	.datad(\led7x8__impl|Mux1~1_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux1~4 .lut_mask = 16'hEE22;
defparam \led7x8__impl|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \led7x8__impl|buffer_disp~3 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~3 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \led7x8__impl|buffer_disp~13 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~13 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \led7x8__impl|buffer_disp~62 (
// Equation(s):
// \led7x8__impl|buffer_disp~62_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer_disp~13_q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer_disp~3_q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~3_q ),
	.datad(\led7x8__impl|buffer_disp~13_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~62_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~62 .lut_mask = 16'hBA98;
defparam \led7x8__impl|buffer_disp~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \led7x8__impl|buffer_disp~8 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~8 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \led7x8__impl|buffer_disp~18 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~18 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \led7x8__impl|buffer_disp~63 (
// Equation(s):
// \led7x8__impl|buffer_disp~63_combout  = (\led7x8__impl|buffer_disp~62_combout  & (((\led7x8__impl|buffer_disp~18_q ) # (!\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|buffer_disp~62_combout  & (\led7x8__impl|buffer_disp~8_q  & ((\led7x8__impl|cur_pos 
// [0]))))

	.dataa(\led7x8__impl|buffer_disp~62_combout ),
	.datab(\led7x8__impl|buffer_disp~8_q ),
	.datac(\led7x8__impl|buffer_disp~18_q ),
	.datad(\led7x8__impl|cur_pos [0]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~63_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~63 .lut_mask = 16'hE4AA;
defparam \led7x8__impl|buffer_disp~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \led7x8__impl|buffer_disp~33feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~33feeder_combout  = \led7x8__impl|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux1~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~33feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \led7x8__impl|buffer_disp~33 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~33 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \led7x8__impl|buffer_disp~23 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~23 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \led7x8__impl|buffer_disp~28feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~28feeder_combout  = \led7x8__impl|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux1~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~28feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \led7x8__impl|buffer_disp~28 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~28 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \led7x8__impl|buffer_disp~60 (
// Equation(s):
// \led7x8__impl|buffer_disp~60_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~28_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~23_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~23_q ),
	.datad(\led7x8__impl|buffer_disp~28_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~60_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~60 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \led7x8__impl|buffer_disp~38 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~38 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \led7x8__impl|buffer_disp~61 (
// Equation(s):
// \led7x8__impl|buffer_disp~61_combout  = (\led7x8__impl|buffer_disp~60_combout  & (((\led7x8__impl|buffer_disp~38_q ) # (!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|buffer_disp~60_combout  & (\led7x8__impl|buffer_disp~33_q  & ((\led7x8__impl|cur_pos 
// [1]))))

	.dataa(\led7x8__impl|buffer_disp~33_q ),
	.datab(\led7x8__impl|buffer_disp~60_combout ),
	.datac(\led7x8__impl|buffer_disp~38_q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~61_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~61 .lut_mask = 16'hE2CC;
defparam \led7x8__impl|buffer_disp~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \led7x8__impl|buffer_disp~64 (
// Equation(s):
// \led7x8__impl|buffer_disp~64_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|buffer_disp~61_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|buffer_disp~63_combout ))

	.dataa(\led7x8__impl|buffer_disp~63_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|buffer_disp~61_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~64_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~64 .lut_mask = 16'hFA0A;
defparam \led7x8__impl|buffer_disp~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \led7x8__impl|code[3] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|code[3] .is_wysiwyg = "true";
defparam \led7x8__impl|code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \led7x8__impl|_datam|m[2]~feeder (
// Equation(s):
// \led7x8__impl|_datam|m[2]~feeder_combout  = pos_counter[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(pos_counter[2]),
	.cin(gnd),
	.combout(\led7x8__impl|_datam|m[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_datam|m[2]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_datam|m[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \led7x8__impl|_datam|m[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_datam|m[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_datam|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_datam|m[2] .is_wysiwyg = "true";
defparam \led7x8__impl|_datam|m[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \led7x8__impl|_datam|out[2]~feeder (
// Equation(s):
// \led7x8__impl|_datam|out[2]~feeder_combout  = \led7x8__impl|_datam|m [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|m [2]),
	.cin(gnd),
	.combout(\led7x8__impl|_datam|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|_datam|out[2]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|_datam|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \led7x8__impl|_datam|out[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\led7x8__impl|_datam|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|_datam|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|_datam|out[2] .is_wysiwyg = "true";
defparam \led7x8__impl|_datam|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \led7x8__impl|buffer[6][2]~feeder (
// Equation(s):
// \led7x8__impl|buffer[6][2]~feeder_combout  = \led7x8__impl|_datam|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|out [2]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[6][2]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \led7x8__impl|buffer[6][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[6][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \led7x8__impl|buffer[5][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[5][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \led7x8__impl|buffer[4][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[4][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \led7x8__impl|Mux2~0 (
// Equation(s):
// \led7x8__impl|Mux2~0_combout  = (\led7x8__impl|cur_pos [1] & (((\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer[5][2]~q )) # (!\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer[4][2]~q 
// )))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|buffer[5][2]~q ),
	.datac(\led7x8__impl|buffer[4][2]~q ),
	.datad(\led7x8__impl|cur_pos [0]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux2~0 .lut_mask = 16'hEE50;
defparam \led7x8__impl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \led7x8__impl|buffer[7][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[7][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \led7x8__impl|Mux2~1 (
// Equation(s):
// \led7x8__impl|Mux2~1_combout  = (\led7x8__impl|Mux2~0_combout  & (((\led7x8__impl|buffer[7][2]~q ) # (!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|Mux2~0_combout  & (\led7x8__impl|buffer[6][2]~q  & ((\led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|buffer[6][2]~q ),
	.datab(\led7x8__impl|Mux2~0_combout ),
	.datac(\led7x8__impl|buffer[7][2]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux2~1 .lut_mask = 16'hE2CC;
defparam \led7x8__impl|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \led7x8__impl|buffer[0][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[0][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \led7x8__impl|buffer[2][2]~feeder (
// Equation(s):
// \led7x8__impl|buffer[2][2]~feeder_combout  = \led7x8__impl|_datam|out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_datam|out [2]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[2][2]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \led7x8__impl|buffer[2][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[2][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \led7x8__impl|Mux2~2 (
// Equation(s):
// \led7x8__impl|Mux2~2_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer[2][2]~q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer[0][2]~q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[0][2]~q ),
	.datad(\led7x8__impl|buffer[2][2]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux2~2 .lut_mask = 16'hBA98;
defparam \led7x8__impl|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \led7x8__impl|buffer[3][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[3][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \led7x8__impl|buffer[1][2] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_datam|out [2]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[1][2] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \led7x8__impl|Mux2~3 (
// Equation(s):
// \led7x8__impl|Mux2~3_combout  = (\led7x8__impl|Mux2~2_combout  & (((\led7x8__impl|buffer[3][2]~q )) # (!\led7x8__impl|cur_pos [0]))) # (!\led7x8__impl|Mux2~2_combout  & (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer[1][2]~q ))))

	.dataa(\led7x8__impl|Mux2~2_combout ),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[3][2]~q ),
	.datad(\led7x8__impl|buffer[1][2]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux2~3 .lut_mask = 16'hE6A2;
defparam \led7x8__impl|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \led7x8__impl|Mux2~4 (
// Equation(s):
// \led7x8__impl|Mux2~4_combout  = (\led7x8__impl|cur_pos [2] & (\led7x8__impl|Mux2~1_combout )) # (!\led7x8__impl|cur_pos [2] & ((\led7x8__impl|Mux2~3_combout )))

	.dataa(\led7x8__impl|Mux2~1_combout ),
	.datab(\led7x8__impl|Mux2~3_combout ),
	.datac(gnd),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux2~4 .lut_mask = 16'hAACC;
defparam \led7x8__impl|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \led7x8__impl|buffer_disp~2 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~2 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \led7x8__impl|buffer_disp~12 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~12 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \led7x8__impl|buffer_disp~57 (
// Equation(s):
// \led7x8__impl|buffer_disp~57_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer_disp~12_q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer_disp~2_q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~2_q ),
	.datad(\led7x8__impl|buffer_disp~12_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~57_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~57 .lut_mask = 16'hBA98;
defparam \led7x8__impl|buffer_disp~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \led7x8__impl|buffer_disp~17 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~17 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \led7x8__impl|buffer_disp~7 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~7 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \led7x8__impl|buffer_disp~58 (
// Equation(s):
// \led7x8__impl|buffer_disp~58_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~57_combout  & (\led7x8__impl|buffer_disp~17_q )) # (!\led7x8__impl|buffer_disp~57_combout  & ((\led7x8__impl|buffer_disp~7_q ))))) # (!\led7x8__impl|cur_pos 
// [0] & (\led7x8__impl|buffer_disp~57_combout ))

	.dataa(\led7x8__impl|cur_pos [0]),
	.datab(\led7x8__impl|buffer_disp~57_combout ),
	.datac(\led7x8__impl|buffer_disp~17_q ),
	.datad(\led7x8__impl|buffer_disp~7_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~58_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~58 .lut_mask = 16'hE6C4;
defparam \led7x8__impl|buffer_disp~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \led7x8__impl|buffer_disp~22 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~22 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \led7x8__impl|buffer_disp~27feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~27feeder_combout  = \led7x8__impl|Mux2~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux2~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~27feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \led7x8__impl|buffer_disp~27 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~27 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \led7x8__impl|buffer_disp~55 (
// Equation(s):
// \led7x8__impl|buffer_disp~55_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~27_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~22_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~22_q ),
	.datad(\led7x8__impl|buffer_disp~27_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~55_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~55 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \led7x8__impl|buffer_disp~37 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~37 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \led7x8__impl|buffer_disp~32 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux2~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~32 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \led7x8__impl|buffer_disp~56 (
// Equation(s):
// \led7x8__impl|buffer_disp~56_combout  = (\led7x8__impl|buffer_disp~55_combout  & (((\led7x8__impl|buffer_disp~37_q )) # (!\led7x8__impl|cur_pos [1]))) # (!\led7x8__impl|buffer_disp~55_combout  & (\led7x8__impl|cur_pos [1] & 
// ((\led7x8__impl|buffer_disp~32_q ))))

	.dataa(\led7x8__impl|buffer_disp~55_combout ),
	.datab(\led7x8__impl|cur_pos [1]),
	.datac(\led7x8__impl|buffer_disp~37_q ),
	.datad(\led7x8__impl|buffer_disp~32_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~56_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~56 .lut_mask = 16'hE6A2;
defparam \led7x8__impl|buffer_disp~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \led7x8__impl|buffer_disp~59 (
// Equation(s):
// \led7x8__impl|buffer_disp~59_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|buffer_disp~56_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|buffer_disp~58_combout ))

	.dataa(gnd),
	.datab(\led7x8__impl|buffer_disp~58_combout ),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|buffer_disp~56_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~59_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~59 .lut_mask = 16'hFC0C;
defparam \led7x8__impl|buffer_disp~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \led7x8__impl|code[2] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|code[2] .is_wysiwyg = "true";
defparam \led7x8__impl|code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \led7x8__impl|buffer[0][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[0][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \led7x8__impl|buffer[2][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[2][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \led7x8__impl|Mux3~2 (
// Equation(s):
// \led7x8__impl|Mux3~2_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer[2][1]~q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer[0][1]~q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer[0][1]~q ),
	.datad(\led7x8__impl|buffer[2][1]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux3~2 .lut_mask = 16'hBA98;
defparam \led7x8__impl|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \led7x8__impl|buffer[3][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[3][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \led7x8__impl|buffer[1][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[1][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \led7x8__impl|Mux3~3 (
// Equation(s):
// \led7x8__impl|Mux3~3_combout  = (\led7x8__impl|Mux3~2_combout  & ((\led7x8__impl|buffer[3][1]~q ) # ((!\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|Mux3~2_combout  & (((\led7x8__impl|cur_pos [0] & \led7x8__impl|buffer[1][1]~q ))))

	.dataa(\led7x8__impl|Mux3~2_combout ),
	.datab(\led7x8__impl|buffer[3][1]~q ),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|buffer[1][1]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux3~3 .lut_mask = 16'hDA8A;
defparam \led7x8__impl|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \led7x8__impl|buffer[6][1]~feeder (
// Equation(s):
// \led7x8__impl|buffer[6][1]~feeder_combout  = \led7x8__impl|_addrm|out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|_addrm|out [1]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[6][1]~feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \led7x8__impl|buffer[6][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[6][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \led7x8__impl|buffer[5][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[5][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \led7x8__impl|buffer[4][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[4][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \led7x8__impl|Mux3~0 (
// Equation(s):
// \led7x8__impl|Mux3~0_combout  = (\led7x8__impl|cur_pos [1] & (((\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer[5][1]~q )) # (!\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer[4][1]~q 
// )))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|buffer[5][1]~q ),
	.datac(\led7x8__impl|buffer[4][1]~q ),
	.datad(\led7x8__impl|cur_pos [0]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux3~0 .lut_mask = 16'hEE50;
defparam \led7x8__impl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \led7x8__impl|buffer[7][1] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|_addrm|out [1]),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[7][1] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \led7x8__impl|Mux3~1 (
// Equation(s):
// \led7x8__impl|Mux3~1_combout  = (\led7x8__impl|Mux3~0_combout  & (((\led7x8__impl|buffer[7][1]~q ) # (!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|Mux3~0_combout  & (\led7x8__impl|buffer[6][1]~q  & ((\led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|buffer[6][1]~q ),
	.datab(\led7x8__impl|Mux3~0_combout ),
	.datac(\led7x8__impl|buffer[7][1]~q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux3~1 .lut_mask = 16'hE2CC;
defparam \led7x8__impl|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \led7x8__impl|Mux3~4 (
// Equation(s):
// \led7x8__impl|Mux3~4_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|Mux3~1_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|Mux3~3_combout ))

	.dataa(\led7x8__impl|Mux3~3_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|Mux3~1_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux3~4 .lut_mask = 16'hFA0A;
defparam \led7x8__impl|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \led7x8__impl|buffer_disp~6feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~6feeder_combout  = \led7x8__impl|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux3~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~6feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \led7x8__impl|buffer_disp~6 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~6 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \led7x8__impl|buffer_disp~16 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~16 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \led7x8__impl|buffer_disp~11 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~11 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \led7x8__impl|buffer_disp~1 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~1 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \led7x8__impl|buffer_disp~52 (
// Equation(s):
// \led7x8__impl|buffer_disp~52_combout  = (\led7x8__impl|cur_pos [0] & (((\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|cur_pos [0] & ((\led7x8__impl|cur_pos [1] & (\led7x8__impl|buffer_disp~11_q )) # (!\led7x8__impl|cur_pos [1] & 
// ((\led7x8__impl|buffer_disp~1_q )))))

	.dataa(\led7x8__impl|buffer_disp~11_q ),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~1_q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~52_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~52 .lut_mask = 16'hEE30;
defparam \led7x8__impl|buffer_disp~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \led7x8__impl|buffer_disp~53 (
// Equation(s):
// \led7x8__impl|buffer_disp~53_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~52_combout  & ((\led7x8__impl|buffer_disp~16_q ))) # (!\led7x8__impl|buffer_disp~52_combout  & (\led7x8__impl|buffer_disp~6_q )))) # (!\led7x8__impl|cur_pos 
// [0] & (((\led7x8__impl|buffer_disp~52_combout ))))

	.dataa(\led7x8__impl|cur_pos [0]),
	.datab(\led7x8__impl|buffer_disp~6_q ),
	.datac(\led7x8__impl|buffer_disp~16_q ),
	.datad(\led7x8__impl|buffer_disp~52_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~53_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~53 .lut_mask = 16'hF588;
defparam \led7x8__impl|buffer_disp~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \led7x8__impl|buffer_disp~31feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~31feeder_combout  = \led7x8__impl|Mux3~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux3~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~31feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \led7x8__impl|buffer_disp~31 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~31 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \led7x8__impl|buffer_disp~21 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~21 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \led7x8__impl|buffer_disp~26 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~26 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \led7x8__impl|buffer_disp~50 (
// Equation(s):
// \led7x8__impl|buffer_disp~50_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~26_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~21_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~21_q ),
	.datad(\led7x8__impl|buffer_disp~26_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~50_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~50 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \led7x8__impl|buffer_disp~36 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~36 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \led7x8__impl|buffer_disp~51 (
// Equation(s):
// \led7x8__impl|buffer_disp~51_combout  = (\led7x8__impl|buffer_disp~50_combout  & (((\led7x8__impl|buffer_disp~36_q ) # (!\led7x8__impl|cur_pos [1])))) # (!\led7x8__impl|buffer_disp~50_combout  & (\led7x8__impl|buffer_disp~31_q  & ((\led7x8__impl|cur_pos 
// [1]))))

	.dataa(\led7x8__impl|buffer_disp~31_q ),
	.datab(\led7x8__impl|buffer_disp~50_combout ),
	.datac(\led7x8__impl|buffer_disp~36_q ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~51_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~51 .lut_mask = 16'hE2CC;
defparam \led7x8__impl|buffer_disp~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \led7x8__impl|buffer_disp~54 (
// Equation(s):
// \led7x8__impl|buffer_disp~54_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|buffer_disp~51_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|buffer_disp~53_combout ))

	.dataa(\led7x8__impl|buffer_disp~53_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|buffer_disp~51_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~54_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~54 .lut_mask = 16'hFA0A;
defparam \led7x8__impl|buffer_disp~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \led7x8__impl|code[1] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|code[1] .is_wysiwyg = "true";
defparam \led7x8__impl|code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \led7x8__impl|char_rom~0 (
// Equation(s):
// \led7x8__impl|char_rom~0_combout  = (\led7x8__impl|code [3] & (\led7x8__impl|code [0] & (\led7x8__impl|code [2] $ (\led7x8__impl|code [1])))) # (!\led7x8__impl|code [3] & (!\led7x8__impl|code [1] & (\led7x8__impl|code [0] $ (\led7x8__impl|code [2]))))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~0 .lut_mask = 16'h0892;
defparam \led7x8__impl|char_rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \led7x8__impl|buffer[2][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[2][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[2][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \led7x8__impl|buffer[2][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[2][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \led7x8__impl|buffer[0][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[0][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[0][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \led7x8__impl|buffer[0][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[0][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \led7x8__impl|Mux0~2 (
// Equation(s):
// \led7x8__impl|Mux0~2_combout  = (\led7x8__impl|cur_pos [1] & (((\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|buffer[2][4]~q ))) # (!\led7x8__impl|cur_pos [1] & (((!\led7x8__impl|cur_pos [0] & !\led7x8__impl|buffer[0][4]~q ))))

	.dataa(\led7x8__impl|buffer[2][4]~q ),
	.datab(\led7x8__impl|cur_pos [1]),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|buffer[0][4]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux0~2 .lut_mask = 16'hC4C7;
defparam \led7x8__impl|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \led7x8__impl|buffer[3][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[3][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[3][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \led7x8__impl|buffer[3][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[3][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \led7x8__impl|buffer[1][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[1][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[1][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \led7x8__impl|buffer[1][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[1][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \led7x8__impl|Mux0~3 (
// Equation(s):
// \led7x8__impl|Mux0~3_combout  = (\led7x8__impl|Mux0~2_combout  & (((!\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|buffer[3][4]~q ))) # (!\led7x8__impl|Mux0~2_combout  & (((\led7x8__impl|cur_pos [0] & !\led7x8__impl|buffer[1][4]~q ))))

	.dataa(\led7x8__impl|Mux0~2_combout ),
	.datab(\led7x8__impl|buffer[3][4]~q ),
	.datac(\led7x8__impl|cur_pos [0]),
	.datad(\led7x8__impl|buffer[1][4]~q ),
	.cin(gnd),
	.combout(\led7x8__impl|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux0~3 .lut_mask = 16'h2A7A;
defparam \led7x8__impl|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \led7x8__impl|buffer[7][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[7][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[7][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \led7x8__impl|buffer[7][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[7][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \led7x8__impl|buffer[6][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[6][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[6][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \led7x8__impl|buffer[6][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[6][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \led7x8__impl|buffer[5][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[5][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[5][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \led7x8__impl|buffer[5][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[5][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \led7x8__impl|buffer[4][4]~feeder (
// Equation(s):
// \led7x8__impl|buffer[4][4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\led7x8__impl|buffer[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer[4][4]~feeder .lut_mask = 16'hFFFF;
defparam \led7x8__impl|buffer[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \led7x8__impl|buffer[4][4] (
	.clk(!\led7x8__impl|_wrnm|out[0]~clkctrl_outclk ),
	.d(\led7x8__impl|buffer[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer[4][4] .is_wysiwyg = "true";
defparam \led7x8__impl|buffer[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \led7x8__impl|Mux0~0 (
// Equation(s):
// \led7x8__impl|Mux0~0_combout  = (\led7x8__impl|cur_pos [1] & (((\led7x8__impl|cur_pos [0])))) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & (!\led7x8__impl|buffer[5][4]~q )) # (!\led7x8__impl|cur_pos [0] & ((!\led7x8__impl|buffer[4][4]~q 
// )))))

	.dataa(\led7x8__impl|buffer[5][4]~q ),
	.datab(\led7x8__impl|buffer[4][4]~q ),
	.datac(\led7x8__impl|cur_pos [1]),
	.datad(\led7x8__impl|cur_pos [0]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux0~0 .lut_mask = 16'hF503;
defparam \led7x8__impl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \led7x8__impl|Mux0~1 (
// Equation(s):
// \led7x8__impl|Mux0~1_combout  = (\led7x8__impl|Mux0~0_combout  & (((!\led7x8__impl|cur_pos [1])) # (!\led7x8__impl|buffer[7][4]~q ))) # (!\led7x8__impl|Mux0~0_combout  & (((!\led7x8__impl|buffer[6][4]~q  & \led7x8__impl|cur_pos [1]))))

	.dataa(\led7x8__impl|buffer[7][4]~q ),
	.datab(\led7x8__impl|buffer[6][4]~q ),
	.datac(\led7x8__impl|Mux0~0_combout ),
	.datad(\led7x8__impl|cur_pos [1]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux0~1 .lut_mask = 16'h53F0;
defparam \led7x8__impl|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \led7x8__impl|Mux0~4 (
// Equation(s):
// \led7x8__impl|Mux0~4_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|Mux0~1_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|Mux0~3_combout ))

	.dataa(\led7x8__impl|Mux0~3_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|Mux0~1_combout ),
	.datad(\led7x8__impl|cur_pos [2]),
	.cin(gnd),
	.combout(\led7x8__impl|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|Mux0~4 .lut_mask = 16'hF0AA;
defparam \led7x8__impl|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \led7x8__impl|buffer_disp~4 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~4 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \led7x8__impl|buffer_disp~14feeder (
// Equation(s):
// \led7x8__impl|buffer_disp~14feeder_combout  = \led7x8__impl|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|Mux0~4_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~14feeder .lut_mask = 16'hFF00;
defparam \led7x8__impl|buffer_disp~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \led7x8__impl|buffer_disp~14 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led7x8__impl|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~14 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \led7x8__impl|buffer_disp~42 (
// Equation(s):
// \led7x8__impl|buffer_disp~42_combout  = (\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0]) # ((\led7x8__impl|buffer_disp~14_q )))) # (!\led7x8__impl|cur_pos [1] & (!\led7x8__impl|cur_pos [0] & (\led7x8__impl|buffer_disp~4_q )))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~4_q ),
	.datad(\led7x8__impl|buffer_disp~14_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~42_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~42 .lut_mask = 16'hBA98;
defparam \led7x8__impl|buffer_disp~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \led7x8__impl|buffer_disp~19 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~19 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \led7x8__impl|buffer_disp~9 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~9 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \led7x8__impl|buffer_disp~43 (
// Equation(s):
// \led7x8__impl|buffer_disp~43_combout  = (\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~42_combout  & (\led7x8__impl|buffer_disp~19_q )) # (!\led7x8__impl|buffer_disp~42_combout  & ((\led7x8__impl|buffer_disp~9_q ))))) # (!\led7x8__impl|cur_pos 
// [0] & (\led7x8__impl|buffer_disp~42_combout ))

	.dataa(\led7x8__impl|cur_pos [0]),
	.datab(\led7x8__impl|buffer_disp~42_combout ),
	.datac(\led7x8__impl|buffer_disp~19_q ),
	.datad(\led7x8__impl|buffer_disp~9_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~43_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~43 .lut_mask = 16'hE6C4;
defparam \led7x8__impl|buffer_disp~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \led7x8__impl|buffer_disp~24 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~24 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \led7x8__impl|buffer_disp~29 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~29 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \led7x8__impl|buffer_disp~40 (
// Equation(s):
// \led7x8__impl|buffer_disp~40_combout  = (\led7x8__impl|cur_pos [1] & (\led7x8__impl|cur_pos [0])) # (!\led7x8__impl|cur_pos [1] & ((\led7x8__impl|cur_pos [0] & ((\led7x8__impl|buffer_disp~29_q ))) # (!\led7x8__impl|cur_pos [0] & 
// (\led7x8__impl|buffer_disp~24_q ))))

	.dataa(\led7x8__impl|cur_pos [1]),
	.datab(\led7x8__impl|cur_pos [0]),
	.datac(\led7x8__impl|buffer_disp~24_q ),
	.datad(\led7x8__impl|buffer_disp~29_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~40_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~40 .lut_mask = 16'hDC98;
defparam \led7x8__impl|buffer_disp~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \led7x8__impl|buffer_disp~39 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~39 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \led7x8__impl|buffer_disp~34 (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\led7x8__impl|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led7x8__impl|Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|buffer_disp~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~34 .is_wysiwyg = "true";
defparam \led7x8__impl|buffer_disp~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \led7x8__impl|buffer_disp~41 (
// Equation(s):
// \led7x8__impl|buffer_disp~41_combout  = (\led7x8__impl|buffer_disp~40_combout  & (((\led7x8__impl|buffer_disp~39_q )) # (!\led7x8__impl|cur_pos [1]))) # (!\led7x8__impl|buffer_disp~40_combout  & (\led7x8__impl|cur_pos [1] & 
// ((\led7x8__impl|buffer_disp~34_q ))))

	.dataa(\led7x8__impl|buffer_disp~40_combout ),
	.datab(\led7x8__impl|cur_pos [1]),
	.datac(\led7x8__impl|buffer_disp~39_q ),
	.datad(\led7x8__impl|buffer_disp~34_q ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~41_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~41 .lut_mask = 16'hE6A2;
defparam \led7x8__impl|buffer_disp~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \led7x8__impl|buffer_disp~44 (
// Equation(s):
// \led7x8__impl|buffer_disp~44_combout  = (\led7x8__impl|cur_pos [2] & ((\led7x8__impl|buffer_disp~41_combout ))) # (!\led7x8__impl|cur_pos [2] & (\led7x8__impl|buffer_disp~43_combout ))

	.dataa(\led7x8__impl|buffer_disp~43_combout ),
	.datab(gnd),
	.datac(\led7x8__impl|cur_pos [2]),
	.datad(\led7x8__impl|buffer_disp~41_combout ),
	.cin(gnd),
	.combout(\led7x8__impl|buffer_disp~44_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|buffer_disp~44 .lut_mask = 16'hFA0A;
defparam \led7x8__impl|buffer_disp~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \led7x8__impl|code[4] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|buffer_disp~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|code[4] .is_wysiwyg = "true";
defparam \led7x8__impl|code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \led7x8__impl|char_rom~1 (
// Equation(s):
// \led7x8__impl|char_rom~1_combout  = (\led7x8__impl|char_rom~0_combout ) # (\led7x8__impl|code [4])

	.dataa(\led7x8__impl|char_rom~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~1 .lut_mask = 16'hFFAA;
defparam \led7x8__impl|char_rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \led7x8__impl|seg[0] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[0] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \led7x8__impl|char_rom~2 (
// Equation(s):
// \led7x8__impl|char_rom~2_combout  = (\led7x8__impl|code [3] & ((\led7x8__impl|code [0] & ((\led7x8__impl|code [1]))) # (!\led7x8__impl|code [0] & (\led7x8__impl|code [2])))) # (!\led7x8__impl|code [3] & (\led7x8__impl|code [2] & (\led7x8__impl|code [0] $ 
// (\led7x8__impl|code [1]))))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~2 .lut_mask = 16'hD860;
defparam \led7x8__impl|char_rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \led7x8__impl|char_rom~3 (
// Equation(s):
// \led7x8__impl|char_rom~3_combout  = (\led7x8__impl|char_rom~2_combout ) # (\led7x8__impl|code [4])

	.dataa(gnd),
	.datab(\led7x8__impl|char_rom~2_combout ),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~3 .lut_mask = 16'hFFCC;
defparam \led7x8__impl|char_rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \led7x8__impl|seg[1] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[1] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \led7x8__impl|char_rom~4 (
// Equation(s):
// \led7x8__impl|char_rom~4_combout  = (\led7x8__impl|code [3] & (\led7x8__impl|code [2] & ((\led7x8__impl|code [1]) # (!\led7x8__impl|code [0])))) # (!\led7x8__impl|code [3] & (!\led7x8__impl|code [0] & (!\led7x8__impl|code [2] & \led7x8__impl|code [1])))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~4 .lut_mask = 16'hC140;
defparam \led7x8__impl|char_rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \led7x8__impl|char_rom~5 (
// Equation(s):
// \led7x8__impl|char_rom~5_combout  = (\led7x8__impl|char_rom~4_combout ) # (\led7x8__impl|code [4])

	.dataa(gnd),
	.datab(\led7x8__impl|char_rom~4_combout ),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~5 .lut_mask = 16'hFFCC;
defparam \led7x8__impl|char_rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \led7x8__impl|seg[2] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[2] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \led7x8__impl|char_rom~6 (
// Equation(s):
// \led7x8__impl|char_rom~6_combout  = (\led7x8__impl|code [1] & ((\led7x8__impl|code [0] & ((\led7x8__impl|code [2]))) # (!\led7x8__impl|code [0] & (\led7x8__impl|code [3] & !\led7x8__impl|code [2])))) # (!\led7x8__impl|code [1] & (!\led7x8__impl|code [3] & 
// (\led7x8__impl|code [0] $ (\led7x8__impl|code [2]))))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~6 .lut_mask = 16'hA412;
defparam \led7x8__impl|char_rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \led7x8__impl|char_rom~7 (
// Equation(s):
// \led7x8__impl|char_rom~7_combout  = (\led7x8__impl|char_rom~6_combout ) # (\led7x8__impl|code [4])

	.dataa(gnd),
	.datab(\led7x8__impl|char_rom~6_combout ),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~7 .lut_mask = 16'hFFCC;
defparam \led7x8__impl|char_rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \led7x8__impl|seg[3] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[3] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \led7x8__impl|char_rom~8 (
// Equation(s):
// \led7x8__impl|char_rom~8_combout  = (\led7x8__impl|code [1] & (\led7x8__impl|code [0] & (!\led7x8__impl|code [3]))) # (!\led7x8__impl|code [1] & ((\led7x8__impl|code [2] & ((!\led7x8__impl|code [3]))) # (!\led7x8__impl|code [2] & (\led7x8__impl|code 
// [0]))))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~8 .lut_mask = 16'h223A;
defparam \led7x8__impl|char_rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \led7x8__impl|char_rom~9 (
// Equation(s):
// \led7x8__impl|char_rom~9_combout  = (\led7x8__impl|char_rom~8_combout ) # (\led7x8__impl|code [4])

	.dataa(gnd),
	.datab(\led7x8__impl|char_rom~8_combout ),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~9 .lut_mask = 16'hFFCC;
defparam \led7x8__impl|char_rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \led7x8__impl|seg[4] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[4] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \led7x8__impl|char_rom~10 (
// Equation(s):
// \led7x8__impl|char_rom~10_combout  = (\led7x8__impl|code [0] & (\led7x8__impl|code [3] $ (((\led7x8__impl|code [1]) # (!\led7x8__impl|code [2]))))) # (!\led7x8__impl|code [0] & (!\led7x8__impl|code [3] & (!\led7x8__impl|code [2] & \led7x8__impl|code 
// [1])))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~10 .lut_mask = 16'h2382;
defparam \led7x8__impl|char_rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \led7x8__impl|char_rom~11 (
// Equation(s):
// \led7x8__impl|char_rom~11_combout  = (\led7x8__impl|char_rom~10_combout ) # (\led7x8__impl|code [4])

	.dataa(\led7x8__impl|char_rom~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~11 .lut_mask = 16'hFFAA;
defparam \led7x8__impl|char_rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \led7x8__impl|seg[5] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[5] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \led7x8__impl|char_rom~12 (
// Equation(s):
// \led7x8__impl|char_rom~12_combout  = (\led7x8__impl|code [0] & ((\led7x8__impl|code [3]) # (\led7x8__impl|code [2] $ (\led7x8__impl|code [1])))) # (!\led7x8__impl|code [0] & ((\led7x8__impl|code [1]) # (\led7x8__impl|code [3] $ (\led7x8__impl|code [2]))))

	.dataa(\led7x8__impl|code [0]),
	.datab(\led7x8__impl|code [3]),
	.datac(\led7x8__impl|code [2]),
	.datad(\led7x8__impl|code [1]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~12 .lut_mask = 16'hDFBC;
defparam \led7x8__impl|char_rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \led7x8__impl|char_rom~13 (
// Equation(s):
// \led7x8__impl|char_rom~13_combout  = (\led7x8__impl|code [4]) # (!\led7x8__impl|char_rom~12_combout )

	.dataa(\led7x8__impl|char_rom~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\led7x8__impl|code [4]),
	.cin(gnd),
	.combout(\led7x8__impl|char_rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \led7x8__impl|char_rom~13 .lut_mask = 16'hFF55;
defparam \led7x8__impl|char_rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \led7x8__impl|seg[6] (
	.clk(\led7x8__impl|scan_clk~clkctrl_outclk ),
	.d(\led7x8__impl|char_rom~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led7x8__impl|seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led7x8__impl|seg[6] .is_wysiwyg = "true";
defparam \led7x8__impl|seg[6] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \impl|clocks2_impl|tn[7]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\impl|clocks2_impl|tn [7]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\impl|clocks2_impl|tn[7]~clkctrl_outclk ));
// synopsys translate_off
defparam \impl|clocks2_impl|tn[7]~clkctrl .clock_type = "global clock";
defparam \impl|clocks2_impl|tn[7]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \impl|clocks2_impl|t_romn~0 (
// Equation(s):
// \impl|clocks2_impl|t_romn~0_combout  = (\impl|clocks2_impl|Equal1~0_combout  & (!\impl|clocks2_impl|tn [6] & ((\impl|clocks2_impl|tn [2]) # (\impl|clocks2_impl|t_romn~q )))) # (!\impl|clocks2_impl|Equal1~0_combout  & (((\impl|clocks2_impl|t_romn~q ))))

	.dataa(\impl|clocks2_impl|tn [2]),
	.datab(\impl|clocks2_impl|tn [6]),
	.datac(\impl|clocks2_impl|t_romn~q ),
	.datad(\impl|clocks2_impl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\impl|clocks2_impl|t_romn~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|clocks2_impl|t_romn~0 .lut_mask = 16'h32F0;
defparam \impl|clocks2_impl|t_romn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \impl|clocks2_impl|t_romn (
	.clk(\MHZ_10~reg0_q ),
	.d(\impl|clocks2_impl|t_romn~0_combout ),
	.asdata(vcc),
	.clrn(!\impl|init_impl|reset_out_short~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|clocks2_impl|t_romn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|clocks2_impl|t_romn .is_wysiwyg = "true";
defparam \impl|clocks2_impl|t_romn .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \impl|clocks2_impl|t_romn~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\impl|clocks2_impl|t_romn~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\impl|clocks2_impl|t_romn~clkctrl_outclk ));
// synopsys translate_off
defparam \impl|clocks2_impl|t_romn~clkctrl .clock_type = "global clock";
defparam \impl|clocks2_impl|t_romn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000444014000010440004040400044000000000010000000000001001040401155001000400004004100150044145010004040000010100100000000044010000000000000100000000400000000114000000000001000044010000010000004000004504540001150110501054054010000004004000010000040004100405001100000000401101000000000000000040051041101010010140151000055000000555000400000555540540100000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000040004040141005000000001045400100504144000441000010000040051;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000004000000000000000000100000104040000000005501000011050000000000004000000000000010000004500100000000540000000000000000000100000000000000000010000000000100001000000000000000010401040000440000000040100004000000000000005500000004000000004000000000000000000000000000000054000000000005000000550000001100000000000100000000050005000101000000000400110100400000000000040000000000040000000000000045000001000000000004100045005400000100000000100000000004000044140000000004510040505010500000000000000000000000004000100000;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000040001001140400001005000000050100004410000000041105000010040000000000000500001000500400040000000000400000000000000000004540000010000011040000100401000400000000050151005041401010000000000100510011000011440001110401400000004050000101104041000050500400110400000000000000000000000000000040000051000000004001040140000001014000000000000400000000000100000000000000000000000000000000000000000140000000000000400001000400000000000000000000000000000000000000001000000000000000055400440100410005004000040000041005;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00004000000000000400000000000000000011000005400000000000550000000000000000000000400000004401100000000000000000000400000000000000000000000000000000000000000000004000000000004000444040000000051000000000040400000000000000555500000000000000005000000000000040005000004501000000000000000000000000000000000000000000000000000010000000000500000000000001010004000000000004501100000040400000014400001000010000000000010000000004000000000000000000000000000000000000544010050054014500000000110004000000001141010000000041000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[5]~5 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[5]~5_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[5]~5 .lut_mask = 16'h0F0F;
defparam \impl|ucode_rom_impl|px_bus_n[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \impl|ucode_rom_impl|px_bus_n[5] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[5] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h0000004010000802080120098000040090000013001C0004200204001000020030308422AA01200014104A408A0008100000801404008000002020000000000000000100140000140000048000080000000004020051000000545000800004000000005C100011700000050000008A0202908800000000040000000000000000820080A020040055104002A221000600400000004800660002004004445C022300201B100000440100C00004FFC000A00000000000000000000000000000000000000000000000000040110000000004000000000000000000000000000001001000484007C002800800000000004819000404000A00141060001080000841E7;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h020080082000000000340000100001101100510400001405110000014F0000100040004000100000000010000000501000000000100000100004000000000101004000000000000060400000000094000000400000000000031403001140CC4000000000600000000000100000400500510004000000008100000000C04400001000000000000154000000040550050000AF0000006650000000000200000015000000D00002001000052801220700C4000010040110400011000108004000100000005510040401000451224900000A00A8400041014010414000000000080000402410000205088110C9D0A031A00000020001000000000005008100300011;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h000500000000000008020829000000000000010A220000003000444000A00A000510090505000000150800002000842800290400140000810000000000000000004600000000000000042808402812000080205900000000040843C40022800500000000041100400000000002220A1A0811040010A00000000180804800A0A24C11301C2241040080000009000000000000008000FCA20500040015000D02800000024608000000000040000000000400000400000000000000000000001001000000000006A000000000000000000000000000000000000000000000000054A80001040EA020008800000000000A190000440200000000840008010008011B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h1202250000000000000000000010001000003311000F410001010100054050000001000054501400004000004401405000000050000041000000004040000140000000000000000000000000000000008004000040008000440040400501051100000000140400000041010000FF5000000000000100140000000000200040004000004511001001055541550000000004000000D05100000000000000000040000000001A00001440501040074000040000000008B111000000100000001388000100000200000190000204000001084541200201010001544000000100801440040080A00A00B0120110410000500154440501003328520005000000004000;
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[4]~4 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[4]~4_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[4]~4 .lut_mask = 16'h00FF;
defparam \impl|ucode_rom_impl|px_bus_n[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \impl|ucode_rom_impl|px_bus_n[4] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[4] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \impl|ucode_rom_impl|py_bus_n[5]~1 (
// Equation(s):
// \impl|ucode_rom_impl|py_bus_n[5]~1_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [43]),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|py_bus_n[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|py_bus_n[5]~1 .lut_mask = 16'h00FF;
defparam \impl|ucode_rom_impl|py_bus_n[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \impl|ucode_rom_impl|py_bus_n[5] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|py_bus_n[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|py_bus_n [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|py_bus_n[5] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|py_bus_n[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'hA004400080A2000000000D2114300CE18000070000400308C0005D09810C4C000001000000F0000014C0000100220004330000F00000000F02400623030000000303003B80000000F5C3004455A10102D310124000300000820030004700340C0000C00088F0400000000000060100000030000E030100000C03F00010190000009900000300000001000000400C0800830000001004000C500408C000000000100055008000AA0005100CCC05A59200E800008000000000000C0C403C90C000950000000C5000050000005A500310500000050000000000AAAAAAA20000C3000C001110000C000000000FE0074C00550300FA010000C30301800C4003F050A7;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h000C1280C3E0F4020A4003030C020000000A0020001014990005080400008010462888222A0000022040000450402055AAAAAAA8542A4405004000000000910040005010514018A208000000130004AA000007300AAAAAAA45AA2280240290005500340010000099A8901400000099551000002A0009000508109080001200F8048004090AAAA000AAAAAAA0000000AA0055005009110099AAAAAA44C00000000071C0003000000000001100040000C001000000444000002A00881C00A0000000F000000403C0140070000C1010B0000300000F00038411080800000020030009070002458030000C0C3F13000C0300F000C304000000000000C402480A34CC;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hA00000003F0A000081CC405201000C0540000000CC503040020001002200001040C00000300000001A2AC0300000000000000000C000041000000000000000000000000003000080F03300002A00C000040500003C30003300900008100B32C05104200F040000A000000000000040084126F001CF0000200333300383C0000000001503081093500AAAAAA003000040300009100400000000308200019000180213122013AA200080000000010080D00C000C0000000000800103600C0404200C05005000010500050080000034403030CC840C00000000000000400000000100060000F00DD04000000090C00800AAA00000000000000030004B031000405B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hC03000000C0500C40000F030008A0008A2A2AA009999400000A00000001500010000008000010055182200000010000F00000000220800000000000000090001000040004208000002000000AAAAAAAA0000000000F0200F0000000002480000AAAAAAAA000400140C440000999999900958042000000090064415000F0030300099100088AA8AA8A0000000A8AAAA000040009014400001AAAAA0140087240300C0000010C6030011006F0180000000001089000000003F52240400C000003000040103000F0FF0000A0000800428000303900FC30300C003002A00D0550D00004900000200308000100000101100D02200004000110000004000F403FF04FF;
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \impl|ucode_rom_impl|py_bus_n[4]~0 (
// Equation(s):
// \impl|ucode_rom_impl|py_bus_n[4]~0_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|py_bus_n[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|py_bus_n[4]~0 .lut_mask = 16'h0F0F;
defparam \impl|ucode_rom_impl|py_bus_n[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \impl|ucode_rom_impl|py_bus_n[4] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|py_bus_n[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|py_bus_n [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|py_bus_n[4] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|py_bus_n[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[3]~3 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[3]~3_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[3]~3 .lut_mask = 16'h00FF;
defparam \impl|ucode_rom_impl|px_bus_n[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \impl|ucode_rom_impl|px_bus_n[3] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[3] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'hF808C000E0FB000008B80A333CA308B2E0110E840000001C8000FF0ECF8C4C2E0802080800F20000BC208002203B800CA20000280300000A038C0F33030000000202A02EE0000200AFCB0AFFF3FB0303612033C0AAB20000CB803800CB0038E8012000FACCAAE20088000A220F032000803020AF0ECEA0100C32AF3A304E010000FF02000300000003000000800A0800C20000002008002CB20C8CA2880000003040FF088100FF020A2004CC0BFFE3A0BCBA03CA000000003E0828C82AF8A222FF202008CAF2208F280820FFA00238F8000A3FAC00000000FFFFFFFB0000C3000B002220000C00008000AAB0AB81A0FF0280FF320003AA2203C00CBC03A0F267;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h2C88F2800051AC310FC003820C0300222A2F823A003228FF080F8C282000C020EFBCCCB33F2A000B38CA200CF0E238EFFFFFFFFCFC3FEC0F00A002000202F200C000F030F3C03EFB8E0A000030000CFF203A0FB02FFFFFFFCFFF33C0BE83E088FF081C80B00208FFFCF22A000800FFAAA0A0083F800F000E2E32F0CA00B300A428C0080F2FFFFAAAFFFFFFF23AA00AFF00FF00E00FB322FFFFFFFFECC000000000B3C00030100000020A8380AC88A0A802000A00CEEC00A03F8ACC2C22B000008F8CAA20080280BCF0C0A000223260800300000F008BCCE30524020000102B888F3E002F8EC032000C0C2A33A08E2B0CA080CB0CFCFC030020004023C48FEC88;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hF00F00003F0F00FFC2B8C0B30208000F9001A00088322FE00F0800023B0000434A82020A3A0880883F3FC0320000080003C20900C00008B00000000000000000282082A0830080C000223008BF80800E0C8F02223C300033A0F8202C304C3383046CB80A0C2200FA002200000000802CCA3BF802CA0000038A232023C0C000008E2C3F230C20FBF00FFFFFF28220C0CBB8000F2008008088AA30CB228BE0022C033223AA33FF3080708003023322C0B288F0888800000000E80302F8280E2CB2CA0F22F8008B0F220FA0C208222EC220AF8ACE88000000000EC20ECE00000000000F0000A00EEAC0000000F0A04800FFF00088B300000000300CCF03A200C01B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hE0300A002C0A00000828A03C10CF802EF3FBFF00FFFF80AA02F20000002A020A828A28C0A82328FFBE3BA282083228AA00000000332C000000808080000F00030000C000CB0E028203080800FFFFFFFF8200300002E2300AA282828883CC0AA2FFFFFFFF2A2C002A0E880080FFFFFFF00FAC2C380E00A8F00BAEAE000F00200000FFA000ECFFEFFEFAAA82AAFCFFFF00088028F02C820002FFFFF0A400CD140300C00000200B030033004A83488000000010CF88E0A0222A50340E04000C002002CC030222AA0200000F000840303C080383F00F8303A38002023F0072FF030882CF820A039812C000B0FF82BA8000B233800082023B00000008002EA2558C55;
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[2]~2 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[2]~2_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[2]~2 .lut_mask = 16'h0F0F;
defparam \impl|ucode_rom_impl|px_bus_n[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \impl|ucode_rom_impl|px_bus_n[2] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[2] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[1]~1 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[1]~1_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[1]~1 .lut_mask = 16'h00FF;
defparam \impl|ucode_rom_impl|px_bus_n[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \impl|ucode_rom_impl|px_bus_n[1] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[1] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h000000101004400000011010000048000000000250000500040204440000400001000000000144440000080800000050001000002000040050040000040040000000000000510004001001000000000041000400000120101200104000000000000000000000100400400015001000004000000000005040044400004004410010000000110005055100000200000000001500000000000400400000440001000010550000000500000000000000000000004000000004400000000000000000000000000000000000000000000000000000000100000000000000000110410000010100000000000010000000010050000400000000000000000001040400CF;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h0520000000510001400000000000000041004000100054AA000010000F0000140000014000414100001004404000001600000000F8000010000000011014084401040000000040004000000000008624000400000AAAAAAA0004010000009C110000100400010000000005000000AA5500000401000504401000000000040004000005500AAAA000AAAAAAA0000500EB11AA40004A224400AAAAAA000040000005000100041100040000040018000080010000041005100000100000000000044000000040128001051405110000000001000000140050004040100010000000000800440000010200051C215000001504010000000000554004100001001100;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h000000001500010400102001001014000000014A0000000000405006400441004000004105000000002A880400000000000000009400000054540100000001000000000000000000500004400014000001110540000001410000000100000000000001000410004000110000000400000000000000040001000000010000401040000025000004100000000C40001A00104000000000000000101014400000000000000404BB0000001000000000000400000001010000000154000000100100000000000000000000400100000100000000004000000000400000000454545501000000000000000000040000100000000044025000004000001000040001B3;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h0004500000000045105000001100100000052200000A005504005441FF1504500044010100051400004050040000000044440000004401100101009000000000010000005840004000004000000000000010400000000400040000114011000000000000004900000001004410FFAA00000001000011000000000040100040050000450088AE8EA8A0000154BCEEAB504001000040000040AAAAA00000411400000000001550004100015002001010100000040000A10010410400000000000500080000040000100000000400000000000000000000040010500000100004510006401040000080146006100010000000914040002211540005100004000100;
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \impl|ucode_rom_impl|px_bus_n[0]~0 (
// Equation(s):
// \impl|ucode_rom_impl|px_bus_n[0]~0_combout  = !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\impl|ucode_rom_impl|px_bus_n[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[0]~0 .lut_mask = 16'h00FF;
defparam \impl|ucode_rom_impl|px_bus_n[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \impl|ucode_rom_impl|px_bus_n[0] (
	.clk(\impl|clocks2_impl|t_romn~clkctrl_outclk ),
	.d(\impl|ucode_rom_impl|px_bus_n[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ucode_rom_impl|px_bus_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ucode_rom_impl|px_bus_n[0] .is_wysiwyg = "true";
defparam \impl|ucode_rom_impl|px_bus_n[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h0AABEFBFF308FFFFFCFF43FF6B0F3533CF3FF3CFFFFF3CFFAD9F73EFCFFF53AF0CC0CBABFFFFCFFFEFFFDFBFFFFFFFE7FF3FFEFCFEFFFFFBFEFF3FBBFF7CFFFFABF3F3FFFFFF07EFF0FFFCF3FFFFFC3FFF2F7FF5FFAF5813FFF4EF3FF8FFFFBBFFFFFCFF3FFFFFFCFFC3FFFFFFBFFF0FDFFFFFFFFFFFACCFFCEEFFFF3FF33F8AFBAAAAAAFFFFEBAA3A410AA2208AA3A1B4FAAA0AABAAAAEAAAA2A2BBAAAAEAAAAA0AAFAAA0FFAAF3AAAA90A2AA0A2A58BBAE6AAAA6AAA6AAAA62AA68AAAAEAEAA8B22AAA8AA22AA22AAAA2AAAA8AAAAAAEAAAAAEAAAAAEAA0000000CAAAA28AA8AAAAAA2AAAEAAA288AAAAAAAAABAAAAFAAEEAAAAEAAAAAAAABAABE72A5AABA7;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hBE7917334000501245404F552F55555555555554155555555555555555555555555555D5575555D5571555555555571555555555555555545474555505555554454515450155515511559916D49C5555114545154AAAAAAB5555555555555554006494555555455071555514455555555555555555155595555555551D001202528500000000045440000014400A0030320000000000000010000000C00000001A08340009000010C53020302040000007550005201028AC0010D1F46000080899300FC715D4008000000022C003C0004000100820CC00010400003F807D33404300008000210000000C0003040830C00000C000565769A0000000CC10002180;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h0FBFFFFFFFF0CFFF3FFFEEBFFBFFC0F2FF3FFCCF84FF303F808E0F0C57F304FF8CFA0F3FFFFFCFFCCFBFF7FDFFDD3FFFAEB3FDEFCFF3FFEBFFFFFFFFFFFFFFFFCDFAFFF312FFDFD3B2BFF3CF73032FFFD3FFEBF7FFF0E83FFBFFAFFCFFFFFFFFFFF7FF3FFFFFF3FFFF33CC003FFFFFEFFFFFFCFFFFFF82FF77FFCFFFFFFF0F03ACC027A3BEEFB8FCA2AAAAA8AA28AFA802AAAAEAAB2AAAAAAA422ABBECAAAAAA0022AE34A0FF50030E0B2CFCFAAAAAAA8AABAFAAAAAAEAA8AEABA2AAA2AA6AAAEAFA23AA2AAB5AAA22AA82A8AACA8AEBAA2AAAAAAAAAAAAAAAEA8AAAAA0AABA8AB8A8ABAAAAAAAAA88AA2AAABBE0AAAA0F4AAAAAAAAAEABAA88BFFAAAA2ABE5B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h4250900254555500D41754773C45755555555555555541555555555555555555505555555555548851445551D55555551111145555555555755555555555555115574555471555515105744551555555155511518054556555555455451405545555555555555555555555405555555545555514440055555555555500005050050000000000405040000000A00F2AA40002000080000080000000000000000050084000000000004C00083C3001E2224000000008580C0000210033000010000000090004C0805CFC00C000C088C202480000000C0008030300000000A200200000000800028003000300301030400CC12000001101A3208000000800FF30FF;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h0E03CFBFBF00DDFFEFDC43FFFF5F363DCFBFF3EFFFFFBEFB67CFDBFDC1FFC7EF82DFBA84AAAA9AAAAAEEBAAAAAAAAAADAAEAABA9ABAAABAF64BF3AFEA72BEAAAFEB95D555555FD6550555555D147DCD5EDC7165DBBAD32D555517595515555112000071500000003003C0000001000F0000000000000FB102100000080481CDFCC00FFFF20000C0FFFA7AFFFFCFFF4F72E51FFFFFDFFFFFBFFF3F4FFFCCCFC3FEF6A05AAF155AAFFAAAA8B36AA0A2A5B59A66AAA596AA2A69A6EA669AAAAEAEA5671D5D55555D555D5559D5555555555A9A5555DAA6AA9A65555555255551455103C0C08C00C000C3300000000000300F00EC0000C00000000300084C0043BE7;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h9EF37C75D8ABF27F2EE9CAF3E63FFFFF39FFFFFDFFFFFFFFCFFFFFFFFFFFFFFFEAAAAAEAA9EAABCAAAA6AAAAA5AAABBA00000001008A2AA82A99AAAADAAAAAA965551565AF55515521555F6A9B0E5A6AC54573BA6AAAAAA9A55595455554FE9400B383002E62720F3C0000C3302000000000A00028C0008000000000AEFCFF565E29FFFFFFFFF3573FFFFFDB155FA565BFFFFFFFFFFFFFFFCFFFFFFFBFBFFFFFEFAFB6AAA5AAAABE28B5AABAAA6AAAAA7F00F547B8B6B9FAAA9A59CEDA6A5EA95176507195554AD0A041D866554D556535557559745515572D05544095DF3655F34011C900200041400800D3040C100000008020FFFFCBFF00000045900013E6;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h0F3FFFFFFFF0F5CF7EFAFAFFDFFDC4E2FFBFFEEFBD7F303B52BE0B480FB7A4DFF76AFA6AAAAABAAB8A6AAEA9AA996AA9A966ABBA96A2AABCAAAAAAAAAAAAAAAA445F55FD2D55656903955555D3152DD571556DDD575554155955275655755541000400C000008C0000CC33FFC00000300000030020006F0000000000403F2188F8B277F7D7FFFDAEFFFFFFFFFFFEC5BCBBFFFF7FFD7FFFFFFF68FFEEB8CF3CCCF466E9C4A4AA19964A1A79A89AAAAAA6BAABAAAAA9AAA6ABAD6ABEAAAEEAEA9AF5A5D655D5555555D5557D575945555455156555A995AA6525A51555F7F3F454033FF033000000003300C000004703000F310020FF00C0300333550030C0065B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hC8FA3A57FFEF55EF76BECCDD54EFFFBFBBFFFFF4FFFFD7FFFFFFFFFFFF3F0FFFAC6AAAEBAAAA08CCA248CAADEAAAABA0CCCC43008A20AAAE9AAAAAAAAAAAAA26D5554555449555555DF554755155555559509D05AED755755555575575D35057AAA8AAAA2022A2000000001700000000300000C33CAA001000000F0050FFC20E04FFBFFFFFFF3F5F7FFFFFFFF74A6AF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFFFAAEEAAAAAABAEAA37A6AE9652697BBB7AAAAA9BA8FEAE667BBB5288009A48A59519DDD524D59D59A945D55555497657F91115555D5511532300C055196C14760D91210840118C0F002300303030400C8B32000033017A01B800000C04FF30FF;
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \impl|ram_impl|Decoder0~3 (
// Equation(s):
// \impl|ram_impl|Decoder0~3_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] & 
// !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~3 .lut_mask = 16'h0080;
defparam \impl|ram_impl|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \impl|ram_impl|ram8w[11] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[11] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \impl|ram_impl|Decoder0~4 (
// Equation(s):
// \impl|ram_impl|Decoder0~4_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~4 .lut_mask = 16'h0400;
defparam \impl|ram_impl|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \impl|ram_impl|ram8w[12] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[12] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \impl|ram_impl|Decoder0~1 (
// Equation(s):
// \impl|ram_impl|Decoder0~1_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~1 .lut_mask = 16'h0040;
defparam \impl|ram_impl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \impl|ram_impl|ram8w[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[9] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \impl|ram_impl|Decoder0~0 (
// Equation(s):
// \impl|ram_impl|Decoder0~0_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~0 .lut_mask = 16'h0004;
defparam \impl|ram_impl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \impl|ram_impl|ram8w[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[8] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \impl|ram_impl|Decoder0~2 (
// Equation(s):
// \impl|ram_impl|Decoder0~2_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~2 .lut_mask = 16'h0008;
defparam \impl|ram_impl|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \impl|ram_impl|ram8w[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[10] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \impl|ram_impl|UAOZU~0 (
// Equation(s):
// \impl|ram_impl|UAOZU~0_combout  = (\impl|ram_impl|ram8w [9]) # ((\impl|ram_impl|ram8w [8]) # (\impl|ram_impl|ram8w [10]))

	.dataa(\impl|ram_impl|ram8w [9]),
	.datab(\impl|ram_impl|ram8w [8]),
	.datac(gnd),
	.datad(\impl|ram_impl|ram8w [10]),
	.cin(gnd),
	.combout(\impl|ram_impl|UAOZU~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|UAOZU~0 .lut_mask = 16'hFFEE;
defparam \impl|ram_impl|UAOZU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \impl|ram_impl|UAOZU (
// Equation(s):
// \impl|ram_impl|UAOZU~combout  = (\impl|ram_impl|ram8w [11]) # ((\impl|ram_impl|ram8w [12]) # (\impl|ram_impl|UAOZU~0_combout ))

	.dataa(\impl|ram_impl|ram8w [11]),
	.datab(\impl|ram_impl|ram8w [12]),
	.datac(gnd),
	.datad(\impl|ram_impl|UAOZU~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|UAOZU~combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|UAOZU .lut_mask = 16'hFFEE;
defparam \impl|ram_impl|UAOZU .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \impl|ram_impl|UAOZUn~feeder (
// Equation(s):
// \impl|ram_impl|UAOZUn~feeder_combout  = \impl|ram_impl|UAOZU~combout 

	.dataa(\impl|ram_impl|UAOZU~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|ram_impl|UAOZUn~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|UAOZUn~feeder .lut_mask = 16'hAAAA;
defparam \impl|ram_impl|UAOZUn~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N25
dffeas \impl|ram_impl|UAOZUn (
	.clk(\impl|clocks2_impl|tn [8]),
	.d(\impl|ram_impl|UAOZUn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|UAOZUn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|UAOZUn .is_wysiwyg = "true";
defparam \impl|ram_impl|UAOZUn .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \impl|ram_impl|UAOZUn~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\impl|ram_impl|UAOZUn~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\impl|ram_impl|UAOZUn~clkctrl_outclk ));
// synopsys translate_off
defparam \impl|ram_impl|UAOZUn~clkctrl .clock_type = "global clock";
defparam \impl|ram_impl|UAOZUn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \impl|ram_impl|VA[8]~0 (
// Equation(s):
// \impl|ram_impl|VA[8]~0_combout  = (\impl|ram_impl|ram8w [9]) # (\impl|ram_impl|ram8w [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|ram8w [9]),
	.datad(\impl|ram_impl|ram8w [10]),
	.cin(gnd),
	.combout(\impl|ram_impl|VA[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|VA[8]~0 .lut_mask = 16'hFFF0;
defparam \impl|ram_impl|VA[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \impl|ram_impl|VA[13] (
	.clk(!\impl|ram_impl|UAOZUn~clkctrl_outclk ),
	.d(\impl|ram_impl|VA[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|VA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|VA[13] .is_wysiwyg = "true";
defparam \impl|ram_impl|VA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \impl|ram_impl|Decoder0~7 (
// Equation(s):
// \impl|ram_impl|Decoder0~7_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] & 
// \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~7 .lut_mask = 16'h8000;
defparam \impl|ram_impl|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \impl|ram_impl|ram8w[15] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [15]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[15] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \impl|ram_impl|page_reg2[0] (
	.clk(\impl|clocks2_impl|tn [4]),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\impl|ram_impl|ram8w [15]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|page_reg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|page_reg2[0] .is_wysiwyg = "true";
defparam \impl|ram_impl|page_reg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \impl|ram_impl|Mux15~0 (
// Equation(s):
// \impl|ram_impl|Mux15~0_combout  = (!\impl|ram_impl|VA [13] & \impl|ram_impl|page_reg2 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|VA [13]),
	.datad(\impl|ram_impl|page_reg2 [0]),
	.cin(gnd),
	.combout(\impl|ram_impl|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Mux15~0 .lut_mask = 16'h0F00;
defparam \impl|ram_impl|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \impl|ram_impl|MA[13] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[13] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \impl|ram_impl|Decoder0~6 (
// Equation(s):
// \impl|ram_impl|Decoder0~6_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~6 .lut_mask = 16'h0800;
defparam \impl|ram_impl|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \impl|ram_impl|ram8w[14] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [14]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[14] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \impl|ram_impl|MXn~0 (
// Equation(s):
// \impl|ram_impl|MXn~0_combout  = (\impl|ram_impl|ram8w [12]) # (\impl|ram_impl|ram8w [14])

	.dataa(\impl|ram_impl|ram8w [12]),
	.datab(\impl|ram_impl|ram8w [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|ram_impl|MXn~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|MXn~0 .lut_mask = 16'hEEEE;
defparam \impl|ram_impl|MXn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \impl|ram_impl|MXn (
	.clk(!\impl|clocks2_impl|tn [10]),
	.d(gnd),
	.asdata(\impl|ram_impl|MXn~0_combout ),
	.clrn(!\impl|clocks2_impl|tn [5]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MXn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MXn .is_wysiwyg = "true";
defparam \impl|ram_impl|MXn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \impl|ram_impl|Decoder0~5 (
// Equation(s):
// \impl|ram_impl|Decoder0~5_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19] 
// & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\impl|ram_impl|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Decoder0~5 .lut_mask = 16'h4000;
defparam \impl|ram_impl|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \impl|ram_impl|ram8w[13] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram8w [13]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram8w[13] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram8w[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \impl|ram_impl|WR~0 (
// Equation(s):
// \impl|ram_impl|WR~0_combout  = (\impl|ram_impl|ram8w [12]) # ((\impl|ram_impl|ram8w [14]) # ((\impl|ram_impl|ram8w [13]) # (\impl|ram_impl|ram8w [11])))

	.dataa(\impl|ram_impl|ram8w [12]),
	.datab(\impl|ram_impl|ram8w [14]),
	.datac(\impl|ram_impl|ram8w [13]),
	.datad(\impl|ram_impl|ram8w [11]),
	.cin(gnd),
	.combout(\impl|ram_impl|WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|WR~0 .lut_mask = 16'hFFFE;
defparam \impl|ram_impl|WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \impl|ram_impl|WR (
	.clk(!\impl|clocks2_impl|tn [10]),
	.d(gnd),
	.asdata(\impl|ram_impl|WR~0_combout ),
	.clrn(!\impl|clocks2_impl|tn [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|WR .is_wysiwyg = "true";
defparam \impl|ram_impl|WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w[1] (
// Equation(s):
// \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1] = (\impl|ram_impl|MA [13] & (\impl|ram_impl|MXn~q  & \impl|ram_impl|WR~q ))

	.dataa(gnd),
	.datab(\impl|ram_impl|MA [13]),
	.datac(\impl|ram_impl|MXn~q ),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w[1] .lut_mask = 16'hC000;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder_combout  = \impl|ram_impl|UAOZU~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|UAOZU~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder .lut_mask = 16'hFF00;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \impl|ram_impl|comb~0 (
// Equation(s):
// \impl|ram_impl|comb~0_combout  = (\impl|ram_impl|MXn~q  & \impl|ram_impl|WR~q )

	.dataa(\impl|ram_impl|MXn~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|comb~0 .lut_mask = 16'hAA00;
defparam \impl|ram_impl|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store .is_wysiwyg = "true";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ) # ((\impl|ram_impl|comb~0_combout ) # 
// ((\impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store~q ) # (\impl|ram_impl|UAOZU~0_combout )))

	.dataa(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\impl|ram_impl|comb~0_combout ),
	.datac(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|wren_a_store~q ),
	.datad(\impl|ram_impl|UAOZU~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFFFE;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] (
// Equation(s):
// \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1] = (\impl|ram_impl|MA [13] & \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout )

	.dataa(gnd),
	.datab(\impl|ram_impl|MA [13]),
	.datac(gnd),
	.datad(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] .lut_mask = 16'hCC00;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn [7]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000020000021010080000000000000000000004400004000000002401040055508080220000210000801008200000002A0000000400000000000020002000100001880024010421020020400001200000000002000300800F2201000F1C800000488002000040588280024000000000000000005500050F00200200000000002000000002A0000080000104900000000008000000000020800080000F0000000000000000C4500000000002000800000000008000000080004400400000020000000000000200540800000800800000000000000000000000000000008088080020000000001000024000810000819040004400080980060040DB;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h0001002E0004000020088028008800040640010800001455400402000805004100001040000900040040020000000000000000000400000040001400000000000020000500000000002000000010102004010080A000000000000015010012010004000000000000000020100000A555A200000080004010020000101100110000000400000000000000000040000000010200000A0000000000002100000020000000200200402000000000080008002900208100008000004A0000800800202000000041000200008240000041000000000A040222000020008815000000014084080100030000005010100000000000000400A8A80A000880000020200000;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h000000005580005520100400000000000000000A040000230000000000000008010000000054404420A00080000000000000000002828406AAAAA2AA0202A0AA0000800000200820220002100003000040000000000A02A2000090084F0000000003000090002200000088000220001001A6A8214055000000000000002A000000120000000000020000000900040500000040000080000000400000000200000880004000005820000C00008400000000000000000000000000000000000000000000000010000000004080008008000000400200000000000800000000000000000200000500000000014A00002000050002000200000000021108101042E7;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000008000001000002800A0000010000400100000000050000108880001000002080000101400000000400800205000000000001000002000000054000800050008800000404000022400000000001005004000008000040000404000008A0001000028140000044008001000A5050000010000001000000000000A00400008004000A80010A900000000000000000408000520061008800000000100200058020000000020008400002922008088808005041000800000000400008002408008008010000000400A0000000080000A2200202282000000000015000000000002200000000040002040000000000080000400000600000005000020000200;
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|comb~1 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|comb~1_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|comb~1 .lut_mask = 16'hCC00;
defparam \impl|alu_impl|main_adder_impl|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'hF2D79FFF77F3E822D9FFC7EFDACA2F96C5445C605018930EF741A54A0210CCF01220DA06FFAA9AEAAFB3FFFFEAAAAABF9555575540000032551BF5AA0115C0001073B7BFAFAE5E8BAFFBE8F77289AB6E9D56D55FCCEDF5541552755546504055FFFFF5C0EAAAAAE9EFD7FFFFFA86AA5A499555555002FD60545555554084208AAC44FFFF3E3A29AF4EABFFF6F29AA5A3195445551700048F951552778A2343C030AF05FE5A55FFF4FFAAC513AAFAEE0D245D55555D154151555450D710004051B89B7FFECAAE6AA36BBF36FFFE8AAAAA0D8555550A520D85FFFFFFFCAAAB6DFAFFC3F3F72EAFBAA69DEEAFBAAEE9A8AAF559C0140D0155115175555C50041BB3;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h2BF77C678F01A1A5CEE49BE37E6AAAAAAC555565C50040553044414554005000BFFFF233EA63AB7ABF73AFFFA0AAE9AAAAAAAAA8AA2080030731145071015401DBB9FA9F56AFFEBB0FAF9B3D6D0BA2AA6B78D150DFFFFFFDA555950541014700FFADCDEEE76978A093BBAA3DCFDFAAAAE55535045845008045555555F37F65F7DE38FFCAFFFFFE573FFFFFCA3FFFAFFFD655D550400030050FFFFF14C0800000AFFFC2FFECBAAAB630DA77CBEF2A0BAEED00AA86333CA2AC555514CDF040BC0B47DEA06155D684ED00C6B9F7BBD7E89AF500755973CD500359705600D0FBE3409D7F8DF1BEA8AAAAABFD7FCAF7F2AA765DDCD959FDFCFB5AD555D51B70300755;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFBFFFFFAAAF958A3CE5EFBFDAAA8587454455501A040FD86814ACF9A8C0B40096B1537AEAAA9AA9BF7FFEF6BED9EAABF7D9566534040020FFFFFFFF00000000EB7FEF07B6BABF9E996EFBEFE79ADE6ABD553559FCF0EA85095520514000003CFFFBFF7FAAAAF7AAAA77DD556AAEAABA555555193000D6010055755580001044F16FF8FA9FDFBA43F2AAAAADEA6B902BDC0155D403C0000055B555557730C2335FFFEE92A2FF02EFF2BEEAAB7E6280AA55545F540654C902500365155890C0246F5B70FF7BE8FAEE63FFD7FDE23B8AAB55D545590525009545C53565A6AD9557FFD01FFCFAABAAAADDAA7BFEADA5A8AAFE16557515559575551740103450128F;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hE5F5FF02B9AA5455F73E8DFD0C9A46EA9155555200002800055505944480E000F63FFF6DFE62B9BBFFFFFFEE6AAAABA0EEEE95A5228A200921100000445541C86FE3EEFB5B6AAEA39D53D25F5D55555532699F02E44EFF70555553446060F012FFFFFFFF8A89FB9D5FBBFAF4FFFFFAFA555555555FFF4010515558551A55C20BE3FFFFEFAFAA2A0A09E6EA5DFEDFFFF655C7D455D0000470BFFFC51740100800AFFAEBFAEAA9A2AA3FFFFE96D6B06AAB243F55555EFC44959557054CFF38810A2AFF71BB85ABF657B78B3AEAEEEFDBA85DD9D50409016802747A7F1588058220E79D4FFB7EAB96BDFF8D55DEBB4A6A62DB7A7D5A7744A0CE916551540C001000;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn [7]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00006800400000222000000008000000000000000012000004404304800000000420060000010A0A1000408000080000000008000080800000010400000000008000000460000902000400080000880100010110002100006008000802250400404A00002205514420000088A000000A12201008000000002200000500010489000001000000000000405080800000A1C0102200012000800000040000000000000550000080000000001012000010080C000000000000000000802000C0080000800A20000112201202000080004004008000400000000000000001000000000000111200211080088000025800400021200010208800880100224208004567;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h080120040400000220000000000800100400420000002800E1000088B05500620C0020C0800C000400408080000000450000000008000000A08850200850020008080185002000104000A000000110104501000A000000000000000E3001200000088080080800000048A818800055AA200500804000804200C00000154011024AC008008000000200000000000A000008100A2000C0D05000000003800880005A00000001004000800000220380000050AA00040000800040C05600120080AA00820A0459000C00000050800181020080000000004500000000002A000000014000000000E2208000101200040080820200818800000000000F00080000CC00;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0E000200552000AA03001000400000A00000020F0000002082000000000000000100010105044A448000000000010402014100000030000300000800FCFC0A0080000802008A4240008000100080000000000080000000000000210005000008000098001099B300550000002AA24000000000000000208000000080800000020010008020000008800000090806004000AA8000A100000000400000001080100880104080008208000000000700C0300200402000000000000300C0400002000000100600210018001A00208000C0000020000000000000400000C000000000548008000005000088082004880080000580440000000000000000001000409B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00004002000A000000020020000008100000022000008000A0020200002A80020000802000010400000008000480005500000000001000020000001255002020050000200003232011000402000000002025024000040A8004002040000000010000000010380028048880000500050A00A10E0000001000088C22000000000100002A0008001009000040010000000004820200A18000080000002081000038580AE2A00008C000040583000006000C000005041000110000080022000280802006044810001000020020200000420085010000010100020200003F0900800000000C0000000000000C200800000800000004C088800000C000A20003004C00;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \impl|alu_impl|Z6_strobe (
// Equation(s):
// \impl|alu_impl|Z6_strobe~combout  = LCELL((!\impl|clocks2_impl|tn [4] & (\impl|clocks2_impl|tn [5] & ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7]) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\impl|clocks2_impl|tn [4]),
	.datad(\impl|clocks2_impl|tn [5]),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6_strobe .lut_mask = 16'h0700;
defparam \impl|alu_impl|Z6_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \impl|alu_impl|Z6_strobe~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\impl|alu_impl|Z6_strobe~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\impl|alu_impl|Z6_strobe~clkctrl_outclk ));
// synopsys translate_off
defparam \impl|alu_impl|Z6_strobe~clkctrl .clock_type = "global clock";
defparam \impl|alu_impl|Z6_strobe~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \impl|ram_impl|MYn~0 (
// Equation(s):
// \impl|ram_impl|MYn~0_combout  = (!\impl|ram_impl|ram8w [13] & \impl|ram_impl|ram8w [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|ram8w [13]),
	.datad(\impl|ram_impl|ram8w [11]),
	.cin(gnd),
	.combout(\impl|ram_impl|MYn~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|MYn~0 .lut_mask = 16'h0F00;
defparam \impl|ram_impl|MYn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \impl|ram_impl|MYn (
	.clk(!\impl|clocks2_impl|tn [10]),
	.d(gnd),
	.asdata(\impl|ram_impl|MYn~0_combout ),
	.clrn(!\impl|clocks2_impl|tn [5]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MYn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MYn .is_wysiwyg = "true";
defparam \impl|ram_impl|MYn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w[1] (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1] = (\impl|ram_impl|MA [13] & (\impl|ram_impl|MYn~q  & \impl|ram_impl|WR~q ))

	.dataa(gnd),
	.datab(\impl|ram_impl|MA [13]),
	.datac(\impl|ram_impl|MYn~q ),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w[1] .lut_mask = 16'hC000;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \impl|ram_impl|comb~1 (
// Equation(s):
// \impl|ram_impl|comb~1_combout  = (\impl|ram_impl|MYn~q  & \impl|ram_impl|WR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|MYn~q ),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|comb~1 .lut_mask = 16'hF000;
defparam \impl|ram_impl|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|comb~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store .is_wysiwyg = "true";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ) # ((\impl|ram_impl|comb~1_combout ) # 
// ((\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store~q ) # (\impl|ram_impl|UAOZU~0_combout )))

	.dataa(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_a_store~q ),
	.datab(\impl|ram_impl|comb~1_combout ),
	.datac(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|wren_a_store~q ),
	.datad(\impl|ram_impl|UAOZU~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFFFE;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1] = (\impl|ram_impl|MA [13] & \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|MA [13]),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] .lut_mask = 16'hF000;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h088030003204400000010020000000200000004000000C00080080C80000000023061B300001CACA2800800000000250005200000000000062080000000040000000200010F2500A00104100000000000000040000020020900010D100000000000000002000A0010240001500300000410020000000F14004880000C00C080020EE082CC100CB85D3C0000C08000000001C10000000000300C00008F8C003801FC05F03320B0A00000000000000000002004000000008400080000000000000020000002020000200000000002000E00000020000008000000000000220410000C033309C30000100200000000000F00004300000000000C80000110C0C0267;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h080300000000000000000C08530020004A0240C02000D4000200230006AA0524000001428B82450000F01880E00000DA0000000050000330000080F3101C004C2B0C0020C200C00040800C0000C418CA000000000000000002CA0200000CD413000000042080000000028E00640000AA0000042E800A0AC03000000000044400000007F0000000A820000000000F00CE1A30C000C000440020000000008000001F0051000C0280C0000004C0900000000200000410011000002000000000308800000000409000010F843900000400000100000218004000424020003E020020000000400000010000393A02500000090A0002000000005540081100C00C0000;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h000000003F0011CA002200823010080000000140000000000040500440008000800000C10500120100000300003003000833021014040003A8A80200000001000102C000002200000000004040000000012B0740C30B0141000000030000000000008100A420004000550000000000000000000000CA00028C02000D000000008020001A820C0FB00000000D00003000004000000000000800182024C0300030000000C0003E0000001000000000000C00000001820008000000000000000100000E0C20000302000240010100C120000000004000000880C000A00006B4AB54031010E000000000000008000C100000000A8F00FC0000C000C030000820019B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000A400000000000302000000102300082060032000000BE0400AF4266BE285004C80205020D78000040800001000000CCAA0000008A01200303201000000080020000009C400040000040000000000000A0800000000A0004000012403100200000000000400000000300C830FA00050000024110320003000000800000400F00004FCF03CA0A2020020000F88AA2F8C422C0008330004020000002008C0800000000051A008240000300000010101008000AC00001002200000000003002C9000050002400002010000208000000001000000E000C040C10700000200020900004602000000000DA400808001020008013848020000046C00A320002004000;
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \impl|ram_impl|Mux11~0 (
// Equation(s):
// \impl|ram_impl|Mux11~0_combout  = (\impl|ram_impl|ram8w [10] & (\impl|ram_impl|ram8w [9] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\impl|ram_impl|ram8w [10]),
	.datab(\impl|ram_impl|ram8w [9]),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\impl|ram_impl|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Mux11~0 .lut_mask = 16'h8800;
defparam \impl|ram_impl|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \impl|ram_impl|VA[4] (
	.clk(!\impl|ram_impl|UAOZUn~clkctrl_outclk ),
	.d(\impl|ram_impl|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|VA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|VA[4] .is_wysiwyg = "true";
defparam \impl|ram_impl|VA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \impl|ram_impl|MA[4]~feeder (
// Equation(s):
// \impl|ram_impl|MA[4]~feeder_combout  = \impl|ram_impl|VA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|VA [4]),
	.cin(gnd),
	.combout(\impl|ram_impl|MA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|MA[4]~feeder .lut_mask = 16'hFF00;
defparam \impl|ram_impl|MA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \impl|ram_impl|MA[4] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|MA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[4] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \impl|ram_impl|Mux10~0 (
// Equation(s):
// \impl|ram_impl|Mux10~0_combout  = (\impl|ram_impl|ram8w [10] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [22] & \impl|ram_impl|ram8w [9]))

	.dataa(\impl|ram_impl|ram8w [10]),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\impl|ram_impl|ram8w [9]),
	.cin(gnd),
	.combout(\impl|ram_impl|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Mux10~0 .lut_mask = 16'hA000;
defparam \impl|ram_impl|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \impl|ram_impl|VA[5] (
	.clk(!\impl|ram_impl|UAOZUn~clkctrl_outclk ),
	.d(\impl|ram_impl|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|VA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|VA[5] .is_wysiwyg = "true";
defparam \impl|ram_impl|VA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \impl|ram_impl|MA[5]~feeder (
// Equation(s):
// \impl|ram_impl|MA[5]~feeder_combout  = \impl|ram_impl|VA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|VA [5]),
	.cin(gnd),
	.combout(\impl|ram_impl|MA[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|MA[5]~feeder .lut_mask = 16'hFF00;
defparam \impl|ram_impl|MA[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \impl|ram_impl|MA[5] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|MA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[5] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h09955560640CD1554D0368601101D57510150154B5105515181155DD12505D41201C311000009A4251058100C14142A104F210410100C929D600055559A9D555544115155005F1C55065C2114541505054444D5011164557E15821B7515511444445154017552C9B45D555F70511155445155554051107C51D4400159559D565441151756B065C5AB414555954554158643614554775011915505000109440813525A01530125555005555555505115155519545245D05D54514545555551504110557555555555555571555555555570705555380700127555555552001BE5545966665B150411455045505550400505448044155545555DC51117741501427;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h034614005409090585404958E6414700CB1550505055055507F5761152FA50341144010284F3011140B104C2801145B05555555500500A20110209AF652D51FE57C5357556551145C1950055554854CA0B4810401000000142AA13065458C11000354544655751001055C86184D0F5BE54055855CD650AC0210550253648EC551455011550002555E0000008500550657130451090050100F0000010550E45454501EA505440055551501D91C015011155000549445F20045555554D55151748C555504547215A1250494266440C4521570010024444F0418A9925D574540336545581095500041011DEC514A441C50E5B522210575751AA8550044049103766;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h055500000050778A5505459574747F4054155685101440005150F32DE05513145450504505047147111556895D74165054130645681C54410000040054540000121350044480010440441932912C14D0533709D542D50292510014064001001450000240C064041555FF5555544800144000014455001501CD1044424115D070E1014404021011E04000000580405500545440414501400A556061D944641565544C041D599544034421D1015000000810000501020004A303B8140004680200404045004421500864401403004110415000000080300040400090304C58B9FC017071745441451151545C041C71045500164640C2A0553051D555441065075B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h453FA5A90115544544C5455497554C55075141645505D7FF0408FE97223F0D045DCD075100517E4C50C0E509440564507777EAAA010A765041575520554051544F425000308004001550905051555555552A40E214010A8014210157145355180001000054D255115502154650AA0505D51052D335555453551054E5A555014511550555019ACA24B00643BC0010405444521450465105942000150201541140411014FA304559D15105115455E4652514152A211056000011115044155506480804C0416900140800655167575454557509150B5458195630B140D52945157325184020C4041550FF54402D543D3111C00070C8010133EF514E404545006100;
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \impl|ram_impl|Mux9~0 (
// Equation(s):
// \impl|ram_impl|Mux9~0_combout  = (\impl|ram_impl|ram8w [10] & (\impl|ram_impl|ram8w [9] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\impl|ram_impl|ram8w [10]),
	.datab(\impl|ram_impl|ram8w [9]),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\impl|ram_impl|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Mux9~0 .lut_mask = 16'h8800;
defparam \impl|ram_impl|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \impl|ram_impl|VA[6] (
	.clk(!\impl|ram_impl|UAOZUn~clkctrl_outclk ),
	.d(\impl|ram_impl|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|VA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|VA[6] .is_wysiwyg = "true";
defparam \impl|ram_impl|VA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \impl|ram_impl|MA[6]~feeder (
// Equation(s):
// \impl|ram_impl|MA[6]~feeder_combout  = \impl|ram_impl|VA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|VA [6]),
	.cin(gnd),
	.combout(\impl|ram_impl|MA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|MA[6]~feeder .lut_mask = 16'hFF00;
defparam \impl|ram_impl|MA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \impl|ram_impl|MA[6] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|MA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[6] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \impl|ram_impl|Mux8~0 (
// Equation(s):
// \impl|ram_impl|Mux8~0_combout  = (\impl|ram_impl|ram8w [10] & (\impl|ram_impl|ram8w [9] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\impl|ram_impl|ram8w [10]),
	.datab(\impl|ram_impl|ram8w [9]),
	.datac(gnd),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\impl|ram_impl|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|Mux8~0 .lut_mask = 16'h8800;
defparam \impl|ram_impl|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \impl|ram_impl|VA[7] (
	.clk(!\impl|ram_impl|UAOZUn~clkctrl_outclk ),
	.d(\impl|ram_impl|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|VA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|VA[7] .is_wysiwyg = "true";
defparam \impl|ram_impl|VA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \impl|ram_impl|MA[7] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[7] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \impl|ram_impl|MA[8] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[8] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \impl|ram_impl|MA[9] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[9] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \impl|ram_impl|MA[10] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[10] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \impl|ram_impl|MA[11] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[11] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \impl|ram_impl|MA[12] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|VA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|MA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|MA[12] .is_wysiwyg = "true";
defparam \impl|ram_impl|MA[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(gnd),
	.asdata(\impl|ram_impl|MA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\impl|ram_impl|UAOZU~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w[1] (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1] = (\impl|ram_impl|MYn~q  & (!\impl|ram_impl|MA [13] & \impl|ram_impl|WR~q ))

	.dataa(\impl|ram_impl|MYn~q ),
	.datab(gnd),
	.datac(\impl|ram_impl|MA [13]),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w[1] .lut_mask = 16'h0A00;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] (
// Equation(s):
// \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1] = (!\impl|ram_impl|MA [13] & \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout )

	.dataa(gnd),
	.datab(\impl|ram_impl|MA [13]),
	.datac(gnd),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] .lut_mask = 16'h3300;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \impl|alu_impl|Z6[1]~1 (
// Equation(s):
// \impl|alu_impl|Z6[1]~1_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[1]~1 .lut_mask = 16'hBB88;
defparam \impl|alu_impl|Z6[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \impl|alu_impl|Z6[1]~feeder (
// Equation(s):
// \impl|alu_impl|Z6[1]~feeder_combout  = \impl|alu_impl|Z6[1]~1_combout 

	.dataa(\impl|alu_impl|Z6[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[1]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \impl|alu_impl|Z6_sel~0 (
// Equation(s):
// \impl|alu_impl|Z6_sel~0_combout  = (\impl|clocks2_impl|tn [4]) # ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\impl|clocks2_impl|tn [4]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6_sel~0 .lut_mask = 16'hEAEA;
defparam \impl|alu_impl|Z6_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \impl|alu_impl|Z6[1] (
	.clk(\impl|alu_impl|Z6_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z6[1]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z6[1] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \impl|alu_impl|Z7_strobe (
// Equation(s):
// \impl|alu_impl|Z7_strobe~combout  = LCELL((!\impl|clocks2_impl|tn [4] & (\impl|clocks2_impl|tn [5] & ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7]) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\impl|clocks2_impl|tn [4]),
	.datad(\impl|clocks2_impl|tn [5]),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7_strobe .lut_mask = 16'h0700;
defparam \impl|alu_impl|Z7_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \impl|alu_impl|Z7_strobe~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\impl|alu_impl|Z7_strobe~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\impl|alu_impl|Z7_strobe~clkctrl_outclk ));
// synopsys translate_off
defparam \impl|alu_impl|Z7_strobe~clkctrl .clock_type = "global clock";
defparam \impl|alu_impl|Z7_strobe~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \impl|alu_impl|Z7[1]~feeder (
// Equation(s):
// \impl|alu_impl|Z7[1]~feeder_combout  = \impl|alu_impl|Z7[1]~1_combout 

	.dataa(\impl|alu_impl|Z7[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[1]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \impl|alu_impl|Z7[1] (
	.clk(\impl|alu_impl|Z7_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z7[1]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z7[1] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z7[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn[7]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hF3C3AAAA1AFFDDAA725561118D1594580A3FFE9EAAA259B26C589804D0C455542931AA88FAFABABAA9045741111511042BAAEBBBBABFB3B7D9B5C145A93E6AAAEA136ABBAAAEA2D8FF085451141003808AAAFCB0CCA7F3BFD9142451D4405054DBBAF280FBFABB3E31285515050D51A0823FABAFEBACFEDB5400511054449111C844BEBBEACFD85AD260F11CCD2510023CF8BEAFE2BEEA7D11835800DC321390705A00BA9972BB0BAA400A2C11F1C95A6BF6BB8F046A10053599150305110151340EBA6A9FEEAAACA8004900141501115E1EBBB610A51B0AFFFFFFFAEBF3F710DF82B3BE3BAD9BFBE232F05505111151ABE58587ABA9969A9D24802981047C9B;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h5883AD20D3FA56BAB275351D911C0041DDBABE8BBFFAFF5589800515085570103BAFAA2BBFFAECBB9094A51115115275AAAAAAA8FFAABBAB0071871E915151BDCBEBDB9A58A06FBC3DE1AC0142235F2F28B361100FFFFFFD055515600041BE16FF0A2ABFF0BAACAAE91114C2300000557AFACEBF8AB0BA6B65051045086FA8ACAE05FFBFA00002A85555554E2AA0AF6529FEBABAFFAF9BF59000009095C5011150F3D3BBFDABAACB084A596434C15451D9004B8FECD2060C5535E610E000F68A26EEBA55FEBBC2AAAA0B0215400B5271ABABEAE6E523AEBA80A3020008DA5190EC3E3C81ABADCF2C7D0BD1EA5C1C4144FECFBB9FAAA9BA558500D19075850262;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFAAFABAAFFAFEB8A1214599414406021FA2FEECA666E3FFEA0250865F500FA07E035ACFABAAEEAEEA101411001774542FEA3ACFED7E3AFF600000000ABABFAFFBC6CABFBF98AB98713BF14260114E1416FF59648FF4F556EA111301150351129EABEEFBAABBB88BA559966AA80001170AFBEAAF3BFBA2BB9EE10F14100158524BB8DB6F0A6148CB21D555552118C3A13AAFEFBEFFEFBABBB001E904423748477ABAAAE0A07BF37397C953455E005150CAAFBBFA81F3D940512AA0911050190305FFEAEFAB3AA1EA3AC80298215F21093BFEB9EF0135A514C9951B11507AD3757FFA46AF9AEF8BAAE22F6991187420444FA2EAB9B14FFFF4A1AE6D51020B45E67;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hCDBF7A009E8FAB8A9DDC8647F15498C4BBEEFEC2AEFAFEAAA50000C008952151EB2BBB6B032AED334D73600091105700AAAAD1E4BBBAEBF0E08FFF980015050CAAEE1AADEFFAE2A7AAA96EA4FFFFFFFF4DE87EB61B6C00BA451547543594F42700020000AEEE0CB7F4450A5A005500002AFEAABAE100FF8E0D4115009AAA505525AF3ABABEAA7A0F28236A01A13A7F5DFBFCBEEA3AFAEA6F8555609310441D05ABBBAEAAFFEEB2EB735D08404C5F01019ED0AA9EEB53AADD22300540EA32CE4A7AFABE6F5E723BFC2ED9014444B96543A7A3EEEA67AB47E589B2BF15C8189451888BEABE7F9EAB980069BF81234787D8B4A5C3A1CDC02C65A5410C9160550055;
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \impl|alu_impl|beta1[1]~7 (
// Equation(s):
// \impl|alu_impl|beta1[1]~7_combout  = ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & ((\impl|alu_impl|Z7 [1]))) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (\impl|alu_impl|Z6 [1]))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4])

	.dataa(\impl|alu_impl|Z6 [1]),
	.datab(\impl|alu_impl|Z7 [1]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[1]~7 .lut_mask = 16'hCAFF;
defparam \impl|alu_impl|beta1[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\impl|clocks2_impl|tn [7]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\impl|ucode_rom_impl|px_bus_n [5],\impl|ucode_rom_impl|px_bus_n [4],\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0],\impl|ucode_rom_impl|py_bus_n [5],\impl|ucode_rom_impl|py_bus_n [4],
\impl|ucode_rom_impl|px_bus_n [3],\impl|ucode_rom_impl|px_bus_n [2],\impl|ucode_rom_impl|px_bus_n [1],\impl|ucode_rom_impl|px_bus_n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "pel3_065_001__rom.mif";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "machine:impl|microcode_rom_unit:ucode_rom_impl|microcode:rom|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ALTSYNCRAM";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 48;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hA818B41A3AAE5F15AA02813D9FA1071A7880A9E000440A8C4824BC1691206A824028242800F9E8E05C106FA02B8A6A826CB04C9229EA60B3223ECFBBA002EAAABA3D1ADCDAA3A5DCEF14A4C8BD2FEAABAE92119222893A8031D97284E800A0CD3AA52AD18CF05CDA8BAA205D47A96AA3D3071AA78ABAFA484C225F1A8BBD3B998822BDDF2B4A08AF8326A88A01248BAC8038B8AAA3B003047F602285FE2329C8AA10FF5084AAFAA8A0AA02ACF8F7C20E83D033A479D98B3C8E0828328E80022E323098224EA998AA82E84AAA4A890B805082388FC565D076AFFFFBEE140C08855E8E991237B40AA82E8000FAA9022AFA7A8A2F208C1900882A8020D29E0D6BB6;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h4CB0F8A0EA060AB91AC38338A02088883790619F208016FBAB2F2F3B17AE8A222AE208EEDBEFAB8028109040EF81083100000000FC0022AA0A2826008EE20B815A088A32081ACBB48E848EADAAA383BF6223A8CAB5555555A1406BBE08E0BD02AAAE26E2708D82001288A64AE68A55FFC8000C2A739A3A688320A5A02AEAAA5C2B38A78A6FFFDBFD6555555AFAA5A0AFBAED3AAA85D3BA00D555551340314AC08528A042222B2A9AAC8A69A49430594BB7014390645C200D08CF228D7C83288A40C23A51C00BDA800AF0046A3A2983B887A9A8ACA0884A870A090B40A22A1884E01CE88B72AAA8200026B5B4090CAB8CB298E69BFCFC035068B1A60C186B928C;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hAB0FA8AA155AA4DFD970E091BA1008CBC081EC2F6E80FA913BA0A8A8068C08132C02A28F2DAEE8663F17E8A2E020AE0008035A00CE82AA6BAAAAA6AA0202A5AADAC67708689F6E097F8098C03609AA00089B43A2EC0113F90AD0B88E8F0A6E8189A413AACE1088F0AA99EEAA83392B774CB3068820EAE8970190A0213C6A080664BC3FD3A49E4C5EEAEFAEB563A42A1220E92AE222D28B800033BA008A502A53A26229E22AAAB8223A22A20271A3058829BB24A2CB801AB23445AA80DF80A2B8CEA288869921E0A898F8AB8223EBC8AF31A488C2CA230DA78250A89452A28A02AB22A818A40CAA00AEA9AB827AAA0854AC22AB308001050FA6A48D8A96A1205E;
defparam \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h68BA20FAEE8AA0BA2D404E10A8406C30372E1349AAFF6ABE0289AC2AE755980029A3A40300E9DEAAEEAED8232E45BC0011008151D9048A081A04013C49BAE0ACB204B82A8D0313E622A8DF2D080000000640A9948A6A02D27FC16C6260E954B9AAA9AAAAFE1D00CAA6208A9BAA5555F02A83E8AA62AA3258A088A015C0AAEA5402AAEE8AF6BE555372CDE1070CFAD409C428820ADA810240D55570262A88716C0002B80A8F123402EA888583026522AAABAB059EC010AA6AAA700A28BEA0342E888E9860D829BAA828A50A66A602AA10E82CBA208C0C22126707AA55AA9D992438116A920A92C9EE0072AB00B822C02CEAA88B1500394406AE9E404E82000900;
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \impl|alu_impl|beta1[1]~8 (
// Equation(s):
// \impl|alu_impl|beta1[1]~8_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4] & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [22]) 
// # (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[1]~8 .lut_mask = 16'h0032;
defparam \impl|alu_impl|beta1[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \impl|alu_impl|beta1[1]~14 (
// Equation(s):
// \impl|alu_impl|beta1[1]~14_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & ((\impl|alu_impl|beta1[1]~7_combout ) # ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & (((\impl|alu_impl|beta1[1]~8_combout ))))

	.dataa(\impl|alu_impl|beta1[1]~7_combout ),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\impl|alu_impl|beta1[1]~8_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[1]~14 .lut_mask = 16'hBFB0;
defparam \impl|alu_impl|beta1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \impl|alu_impl|compl_selector|q[1]~3 (
// Equation(s):
// \impl|alu_impl|compl_selector|q[1]~3_combout  = \impl|alu_impl|beta1[1]~14_combout  $ (((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] & !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\impl|alu_impl|beta1[1]~14_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|compl_selector|q[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|compl_selector|q[1]~3 .lut_mask = 16'hEE11;
defparam \impl|alu_impl|compl_selector|q[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|comb~2 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|comb~2_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11] & \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|comb~2 .lut_mask = 16'hF000;
defparam \impl|alu_impl|main_adder_impl|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ADDER|Add0~2 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout  = \impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout  $ (\impl|alu_impl|beta1[1]~14_combout  $ (((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] & 
// !\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ),
	.datad(\impl|alu_impl|beta1[1]~14_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~2 .lut_mask = 16'h1EE1;
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|comb~3 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|comb~3_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|comb~3 .lut_mask = 16'h0FAA;
defparam \impl|alu_impl|main_adder_impl|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|comb~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|comb~0_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9] & ((!\impl|alu_impl|main_adder_impl|comb~3_combout ))) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9] & 
// (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\impl|alu_impl|main_adder_impl|comb~3_combout ),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|comb~0 .lut_mask = 16'h0FCC;
defparam \impl|alu_impl|main_adder_impl|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ZPR3 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ZPR3~combout  = LCELL((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]) # (!\impl|alu_impl|main_adder_impl|comb~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|alu_impl|main_adder_impl|comb~0_combout ),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ZPR3~combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ZPR3 .lut_mask = 16'h0FFF;
defparam \impl|alu_impl|main_adder_impl|ZPR3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w[1] (
// Equation(s):
// \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1] = (\impl|ram_impl|MXn~q  & (!\impl|ram_impl|MA [13] & \impl|ram_impl|WR~q ))

	.dataa(\impl|ram_impl|MXn~q ),
	.datab(gnd),
	.datac(\impl|ram_impl|MA [13]),
	.datad(\impl|ram_impl|WR~q ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w[1] .lut_mask = 16'h0A00;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] (
// Equation(s):
// \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1] = (!\impl|ram_impl|MA [13] & \impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|ram_impl|MA [13]),
	.datad(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.cout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] .lut_mask = 16'h0F00;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6_combout  = (\impl|alu_impl|main_adder_impl|comb~1_combout  & ((\impl|alu_impl|main_adder_impl|comb~2_combout  & (\impl|alu_impl|main_adder_impl|src0 [3])) # 
// (!\impl|alu_impl|main_adder_impl|comb~2_combout  & ((!\impl|alu_impl|compl_selector|q[3]~5_combout )))))

	.dataa(\impl|alu_impl|main_adder_impl|src0 [3]),
	.datab(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6 .lut_mask = 16'h80B0;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15] & ((\impl|alu_impl|compl_selector|q[2]~2_combout  & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ) # 
// (!\impl|alu_impl|compl_selector|q[1]~3_combout ))) # (!\impl|alu_impl|compl_selector|q[2]~2_combout  & ((\impl|alu_impl|compl_selector|q[1]~3_combout ) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout )))))

	.dataa(\impl|alu_impl|compl_selector|q[2]~2_combout ),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ),
	.datad(\impl|alu_impl|compl_selector|q[1]~3_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0 .lut_mask = 16'hC48C;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b[1] (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15] & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  & ((\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ) # 
// (!\impl|alu_impl|compl_selector|q[3]~5_combout ))) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  & (!\impl|alu_impl|compl_selector|q[3]~5_combout  & \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.datad(\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1]),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b[1] .lut_mask = 16'h8C08;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0_combout  = (\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout  & (\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] & VCC)) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout  & 
// (\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] $ (VCC)))
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1  = CARRY((!\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout  & \impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1]))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout ),
	.datab(\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0_combout ),
	.cout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 ));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0 .lut_mask = 16'h9944;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2_combout  = (\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  & (\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1  & 
// VCC)) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  & (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 )))) # (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  & 
// (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 )) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  & ((\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 ) # (GND)))))
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~3  = CARRY((\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] & (!\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  & !\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 )) # 
// (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1] & ((!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 ) # (!\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|bcd_corr_impl|adder3_b [1]),
	.datab(\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~1 ),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2_combout ),
	.cout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~3 ));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2 .lut_mask = 16'h9617;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4_combout  = \impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  $ (\impl|alu_impl|compl_selector|q[3]~5_combout  $ (\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~3 ))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ),
	.datab(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~3 ),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4 .lut_mask = 16'h9696;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7_combout  = (!\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6_combout  & ((\impl|alu_impl|main_adder_impl|comb~2_combout ) # ((\impl|alu_impl|main_adder_impl|comb~1_combout ) # 
// (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~6_combout ),
	.datab(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~4_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7 .lut_mask = 16'h5455;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \impl|alu_impl|main_adder_impl|alu_out_bus_n[3] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|main_adder_impl|alu_out_bus_n [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[3] .is_wysiwyg = "true";
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell (
// Equation(s):
// \impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout  = !\impl|alu_impl|main_adder_impl|alu_out_bus_n [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|alu_impl|main_adder_impl|alu_out_bus_n [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell .lut_mask = 16'h0F0F;
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 3;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \impl|alu_impl|Z7[3]~3 (
// Equation(s):
// \impl|alu_impl|Z7[3]~3_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[3]~3 .lut_mask = 16'hE2E2;
defparam \impl|alu_impl|Z7[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \impl|alu_impl|Z7[3]~feeder (
// Equation(s):
// \impl|alu_impl|Z7[3]~feeder_combout  = \impl|alu_impl|Z7[3]~3_combout 

	.dataa(\impl|alu_impl|Z7[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[3]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \impl|alu_impl|Z7[3] (
	.clk(\impl|alu_impl|Z7_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z7[3]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z7[3] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z7[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[3]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 3;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \impl|alu_impl|Z6[3]~3 (
// Equation(s):
// \impl|alu_impl|Z6[3]~3_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(gnd),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[3]~3 .lut_mask = 16'hFC30;
defparam \impl|alu_impl|Z6[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \impl|alu_impl|Z6[3]~feeder (
// Equation(s):
// \impl|alu_impl|Z6[3]~feeder_combout  = \impl|alu_impl|Z6[3]~3_combout 

	.dataa(\impl|alu_impl|Z6[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[3]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \impl|alu_impl|Z6[3] (
	.clk(\impl|alu_impl|Z6_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z6[3]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z6[3] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \impl|alu_impl|beta1[3]~13 (
// Equation(s):
// \impl|alu_impl|beta1[3]~13_combout  = ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (\impl|alu_impl|Z7 [3])) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & ((\impl|alu_impl|Z6 [3])))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4])

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\impl|alu_impl|Z7 [3]),
	.datac(\impl|alu_impl|Z6 [3]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[3]~13 .lut_mask = 16'hDDF5;
defparam \impl|alu_impl|beta1[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \impl|alu_impl|compl_selector|q[3]~6 (
// Equation(s):
// \impl|alu_impl|compl_selector|q[3]~6_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & ((\impl|alu_impl|beta1[3]~13_combout ) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14])))

	.dataa(gnd),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\impl|alu_impl|beta1[3]~13_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|compl_selector|q[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|compl_selector|q[3]~6 .lut_mask = 16'hF030;
defparam \impl|alu_impl|compl_selector|q[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \impl|alu_impl|beta1[3]~12 (
// Equation(s):
// \impl|alu_impl|beta1[3]~12_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4] & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a 
// [20]) # (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[3]~12 .lut_mask = 16'h000E;
defparam \impl|alu_impl|beta1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \impl|alu_impl|compl_selector|q[3]~4 (
// Equation(s):
// \impl|alu_impl|compl_selector|q[3]~4_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]) # ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15] & ((\impl|alu_impl|beta1[2]~6_combout ) # 
// (\impl|alu_impl|beta1[1]~14_combout ))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\impl|alu_impl|beta1[2]~6_combout ),
	.datad(\impl|alu_impl|beta1[1]~14_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|compl_selector|q[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|compl_selector|q[3]~4 .lut_mask = 16'hEEEA;
defparam \impl|alu_impl|compl_selector|q[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \impl|alu_impl|compl_selector|q[3]~5 (
// Equation(s):
// \impl|alu_impl|compl_selector|q[3]~5_combout  = \impl|alu_impl|compl_selector|q[3]~4_combout  $ (((\impl|alu_impl|compl_selector|q[3]~6_combout ) # ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & 
// \impl|alu_impl|beta1[3]~12_combout ))))

	.dataa(\impl|alu_impl|compl_selector|q[3]~6_combout ),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\impl|alu_impl|beta1[3]~12_combout ),
	.datad(\impl|alu_impl|compl_selector|q[3]~4_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|compl_selector|q[3]~5 .lut_mask = 16'h45BA;
defparam \impl|alu_impl|compl_selector|q[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2_combout  = (\impl|alu_impl|main_adder_impl|comb~2_combout  & (\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  $ ((!\impl|alu_impl|compl_selector|q[3]~5_combout )))) # 
// (!\impl|alu_impl|main_adder_impl|comb~2_combout  & (((\impl|alu_impl|compl_selector|q[2]~2_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ),
	.datab(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datac(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.datad(\impl|alu_impl|compl_selector|q[2]~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2 .lut_mask = 16'hB784;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3_combout  = (\impl|alu_impl|main_adder_impl|comb~1_combout  & (!\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2_combout )) # (!\impl|alu_impl|main_adder_impl|comb~1_combout  & 
// (((\impl|alu_impl|main_adder_impl|comb~2_combout ) # (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~2_combout ),
	.datab(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3 .lut_mask = 16'h5C5F;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \impl|alu_impl|main_adder_impl|alu_out_bus_n[2] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|main_adder_impl|alu_out_bus_n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[2] .is_wysiwyg = "true";
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell (
// Equation(s):
// \impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout  = !\impl|alu_impl|main_adder_impl|alu_out_bus_n [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|alu_impl|main_adder_impl|alu_out_bus_n [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell .lut_mask = 16'h0F0F;
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 2;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \impl|alu_impl|Z7[2]~2 (
// Equation(s):
// \impl|alu_impl|Z7[2]~2_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(gnd),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[2]~2 .lut_mask = 16'hFC30;
defparam \impl|alu_impl|Z7[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \impl|alu_impl|Z7[2]~feeder (
// Equation(s):
// \impl|alu_impl|Z7[2]~feeder_combout  = \impl|alu_impl|Z7[2]~2_combout 

	.dataa(gnd),
	.datab(\impl|alu_impl|Z7[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[2]~feeder .lut_mask = 16'hCCCC;
defparam \impl|alu_impl|Z7[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \impl|alu_impl|Z7[2] (
	.clk(\impl|alu_impl|Z7_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z7[2]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z7[2] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z7[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 2;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[2]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \impl|alu_impl|Z6[2]~2 (
// Equation(s):
// \impl|alu_impl|Z6[2]~2_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(gnd),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[2]~2 .lut_mask = 16'hF3C0;
defparam \impl|alu_impl|Z6[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \impl|alu_impl|Z6[2]~feeder (
// Equation(s):
// \impl|alu_impl|Z6[2]~feeder_combout  = \impl|alu_impl|Z6[2]~2_combout 

	.dataa(\impl|alu_impl|Z6[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[2]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \impl|alu_impl|Z6[2] (
	.clk(\impl|alu_impl|Z6_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z6[2]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z6[2] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \impl|alu_impl|beta1[2]~4 (
// Equation(s):
// \impl|alu_impl|beta1[2]~4_combout  = ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (\impl|alu_impl|Z7 [2])) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & ((\impl|alu_impl|Z6 [2])))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4])

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\impl|alu_impl|Z7 [2]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\impl|alu_impl|Z6 [2]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[2]~4 .lut_mask = 16'hDFD5;
defparam \impl|alu_impl|beta1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \impl|alu_impl|beta1[2]~5 (
// Equation(s):
// \impl|alu_impl|beta1[2]~5_combout  = (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4] & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14] & (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a 
// [5])) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14] & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]) # (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[2]~5 .lut_mask = 16'h1514;
defparam \impl|alu_impl|beta1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \impl|alu_impl|beta1[2]~6 (
// Equation(s):
// \impl|alu_impl|beta1[2]~6_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & (((\impl|alu_impl|beta1[2]~4_combout )) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3] & (((\impl|alu_impl|beta1[2]~5_combout ))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\impl|alu_impl|beta1[2]~4_combout ),
	.datad(\impl|alu_impl|beta1[2]~5_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[2]~6 .lut_mask = 16'hF7A2;
defparam \impl|alu_impl|beta1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \impl|alu_impl|compl_selector|q[2]~2 (
// Equation(s):
// \impl|alu_impl|compl_selector|q[2]~2_combout  = \impl|alu_impl|beta1[2]~6_combout  $ (((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] & ((\impl|alu_impl|beta1[1]~14_combout ) # 
// (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\impl|alu_impl|beta1[2]~6_combout ),
	.datad(\impl|alu_impl|beta1[1]~14_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|compl_selector|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|compl_selector|q[2]~2 .lut_mask = 16'hA5E1;
defparam \impl|alu_impl|compl_selector|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ADDER|Add0~3 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  = (\impl|alu_impl|compl_selector|q[1]~3_combout  & (!\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout  & \impl|alu_impl|compl_selector|q[2]~2_combout ))

	.dataa(gnd),
	.datab(\impl|alu_impl|compl_selector|q[1]~3_combout ),
	.datac(\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ),
	.datad(\impl|alu_impl|compl_selector|q[2]~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~3 .lut_mask = 16'h0C00;
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout  = (\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  & ((\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ) # (!\impl|alu_impl|compl_selector|q[3]~5_combout ))) # 
// (!\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout  & (\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout  & !\impl|alu_impl|compl_selector|q[3]~5_combout ))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~3_combout ),
	.datab(\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~0_combout ),
	.datac(\impl|alu_impl|compl_selector|q[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1 .lut_mask = 16'h8E8E;
defparam \impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ADDER|Add0~4 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ADDER|Add0~4_combout  = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] $ (\impl|alu_impl|beta1[0]~11_combout  $ (\impl|alu_impl|main_adder_impl|WideNand0~0_combout ))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|alu_impl|beta1[0]~11_combout ),
	.datac(gnd),
	.datad(\impl|alu_impl|main_adder_impl|WideNand0~0_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ADDER|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~4 .lut_mask = 16'h9966;
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|P2~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|P2~0_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & ((\impl|alu_impl|main_adder_impl|comb~2_combout  & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~4_combout ))) # 
// (!\impl|alu_impl|main_adder_impl|comb~2_combout  & (\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout )))) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & (\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout 
// ))

	.dataa(\impl|alu_impl|main_adder_impl|bcd_corr_impl|comb~1_combout ),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\impl|alu_impl|main_adder_impl|ADDER|Add0~4_combout ),
	.datad(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|P2~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|P2~0 .lut_mask = 16'hE2AA;
defparam \impl|alu_impl|main_adder_impl|P2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \impl|alu_impl|main_adder_impl|src0[3] (
	.clk(\impl|alu_impl|main_adder_impl|ZPR3~combout ),
	.d(\impl|alu_impl|main_adder_impl|P2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|main_adder_impl|src0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|src0[3] .is_wysiwyg = "true";
defparam \impl|alu_impl|main_adder_impl|src0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|WideNand0~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|WideNand0~0_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9] & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]) # 
// ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11])))) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9] & (((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10] & 
// !\impl|alu_impl|main_adder_impl|src0 [3])) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\impl|alu_impl|main_adder_impl|src0 [3]),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|WideNand0~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|WideNand0~0 .lut_mask = 16'hADED;
defparam \impl|alu_impl|main_adder_impl|WideNand0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4_combout  = \impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] $ (\impl|alu_impl|beta1[0]~11_combout  $ (((\impl|alu_impl|main_adder_impl|comb~1_combout ) # 
// (\impl|alu_impl|main_adder_impl|WideNand0~0_combout ))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|alu_impl|beta1[0]~11_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|main_adder_impl|WideNand0~0_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4 .lut_mask = 16'h9996;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5_combout  = (\impl|alu_impl|main_adder_impl|comb~2_combout  & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout ) # ((!\impl|alu_impl|main_adder_impl|comb~1_combout )))) # 
// (!\impl|alu_impl|main_adder_impl|comb~2_combout  & (((!\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|ADDER|Add0~2_combout ),
	.datab(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~4_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5 .lut_mask = 16'hAF33;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \impl|alu_impl|main_adder_impl|alu_out_bus_n[0] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|main_adder_impl|alu_out_bus_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[0] .is_wysiwyg = "true";
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell (
// Equation(s):
// \impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout  = !\impl|alu_impl|main_adder_impl|alu_out_bus_n [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|alu_impl|main_adder_impl|alu_out_bus_n [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_Y|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \impl|alu_impl|Z6[0]~0 (
// Equation(s):
// \impl|alu_impl|Z6[0]~0_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[0]~0 .lut_mask = 16'hF3C0;
defparam \impl|alu_impl|Z6[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \impl|alu_impl|Z6[0]~feeder (
// Equation(s):
// \impl|alu_impl|Z6[0]~feeder_combout  = \impl|alu_impl|Z6[0]~0_combout 

	.dataa(gnd),
	.datab(\impl|alu_impl|Z6[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z6[0]~feeder .lut_mask = 16'hCCCC;
defparam \impl|alu_impl|Z6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \impl|alu_impl|Z6[0] (
	.clk(\impl|alu_impl|Z6_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z6[0]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z6[0] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \impl|alu_impl|beta1[0]~10 (
// Equation(s):
// \impl|alu_impl|beta1[0]~10_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a 
// [3])))) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5] & (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4] & ((!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]) # (!\impl|alu_impl|Z6 
// [0]))))

	.dataa(\impl|alu_impl|Z6 [0]),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[0]~10 .lut_mask = 16'hDF0C;
defparam \impl|alu_impl|beta1[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[0]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \impl|alu_impl|Z7[0]~0 (
// Equation(s):
// \impl|alu_impl|Z7[0]~0_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[0]~0 .lut_mask = 16'hACAC;
defparam \impl|alu_impl|Z7[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \impl|alu_impl|Z7[0]~feeder (
// Equation(s):
// \impl|alu_impl|Z7[0]~feeder_combout  = \impl|alu_impl|Z7[0]~0_combout 

	.dataa(\impl|alu_impl|Z7[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[0]~feeder .lut_mask = 16'hAAAA;
defparam \impl|alu_impl|Z7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \impl|alu_impl|Z7[0] (
	.clk(\impl|alu_impl|Z7_strobe~clkctrl_outclk ),
	.d(\impl|alu_impl|Z7[0]~feeder_combout ),
	.asdata(\impl|alu_impl|main_adder_impl|alu_out_bus_n [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\impl|alu_impl|Z6_sel~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|Z7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|Z7[0] .is_wysiwyg = "true";
defparam \impl|alu_impl|Z7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \impl|alu_impl|beta1[0]~9 (
// Equation(s):
// \impl|alu_impl|beta1[0]~9_combout  = (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14] & ((!\impl|alu_impl|Z7 [0]) # (!\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5])))

	.dataa(gnd),
	.datab(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\impl|alu_impl|Z7 [0]),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[0]~9 .lut_mask = 16'h30F0;
defparam \impl|alu_impl|beta1[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \impl|alu_impl|beta1[0]~11 (
// Equation(s):
// \impl|alu_impl|beta1[0]~11_combout  = (\impl|alu_impl|beta1[0]~9_combout  & (((!\impl|alu_impl|beta1[0]~10_combout )))) # (!\impl|alu_impl|beta1[0]~9_combout  & ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]) # 
// ((\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [23] & !\impl|alu_impl|beta1[0]~10_combout ))))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\impl|alu_impl|beta1[0]~10_combout ),
	.datac(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\impl|alu_impl|beta1[0]~9_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|beta1[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|beta1[0]~11 .lut_mask = 16'h33F2;
defparam \impl|alu_impl|beta1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ADDER|Add0~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout  = (\impl|alu_impl|main_adder_impl|WideNand0~0_combout ) # (\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13] $ (\impl|alu_impl|beta1[0]~11_combout ))

	.dataa(\impl|ucode_rom_impl|rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\impl|alu_impl|beta1[0]~11_combout ),
	.datac(gnd),
	.datad(\impl|alu_impl|main_adder_impl|WideNand0~0_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~0 .lut_mask = 16'hFF66;
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|ADDER|Add0~1 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout  = \impl|alu_impl|compl_selector|q[2]~2_combout  $ (((\impl|alu_impl|compl_selector|q[1]~3_combout  & !\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout )))

	.dataa(gnd),
	.datab(\impl|alu_impl|compl_selector|q[1]~3_combout ),
	.datac(\impl|alu_impl|main_adder_impl|ADDER|Add0~0_combout ),
	.datad(\impl|alu_impl|compl_selector|q[2]~2_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~1 .lut_mask = 16'hF30C;
defparam \impl|alu_impl|main_adder_impl|ADDER|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0_combout  = (\impl|alu_impl|main_adder_impl|comb~1_combout  & ((\impl|alu_impl|main_adder_impl|comb~2_combout  & ((\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ))) # 
// (!\impl|alu_impl|main_adder_impl|comb~2_combout  & (\impl|alu_impl|compl_selector|q[1]~3_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datab(\impl|alu_impl|compl_selector|q[1]~3_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datad(\impl|alu_impl|main_adder_impl|ADDER|Add0~1_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0 .lut_mask = 16'hA808;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1 (
// Equation(s):
// \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1_combout  = (!\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0_combout  & ((\impl|alu_impl|main_adder_impl|comb~2_combout ) # ((\impl|alu_impl|main_adder_impl|comb~1_combout ) # 
// (!\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0_combout ))))

	.dataa(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~0_combout ),
	.datab(\impl|alu_impl|main_adder_impl|comb~2_combout ),
	.datac(\impl|alu_impl|main_adder_impl|comb~1_combout ),
	.datad(\impl|alu_impl|main_adder_impl|bcd_corr_impl|ADDER3|Add0~0_combout ),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1 .lut_mask = 16'h5455;
defparam \impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \impl|alu_impl|main_adder_impl|alu_out_bus_n[1] (
	.clk(\MHZ_10~reg0clkctrl_outclk ),
	.d(\impl|alu_impl|main_adder_impl|sigma_maker|mux3|q[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\impl|alu_impl|main_adder_impl|alu_out_bus_n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[1] .is_wysiwyg = "true";
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell (
// Equation(s):
// \impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout  = !\impl|alu_impl|main_adder_impl|alu_out_bus_n [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\impl|alu_impl|main_adder_impl|alu_out_bus_n [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell .lut_mask = 16'h0F0F;
defparam \impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode236w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode236w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|decode3|w_anode223w [1]),
	.portare(\impl|ram_impl|UAOZU~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MHZ_10~reg0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|rden_decode|w_anode223w [1]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\impl|alu_impl|main_adder_impl|alu_out_bus_n[1]~_wirecell_combout }),
	.portaaddr({\impl|ram_impl|MA [12],\impl|ram_impl|MA [11],\impl|ram_impl|MA [10],\impl|ram_impl|MA [9],\impl|ram_impl|MA [8],\impl|ram_impl|MA [7],\impl|ram_impl|MA [6],\impl|ram_impl|MA [5],\impl|ram_impl|MA [4],\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "machine:impl|ram:ram_impl|ram_low:ram_X|altsyncram:altsyncram_component|altsyncram_i7g1:auto_generated|ALTSYNCRAM";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 4;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \impl|alu_impl|Z7[1]~1 (
// Equation(s):
// \impl|alu_impl|Z7[1]~1_combout  = (\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & (\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (!\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\impl|ram_impl|ram_Y|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(\impl|ram_impl|ram_X|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\impl|alu_impl|Z7[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \impl|alu_impl|Z7[1]~1 .lut_mask = 16'hBB88;
defparam \impl|alu_impl|Z7[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign tn[1] = \tn[1]~output_o ;

assign tn[2] = \tn[2]~output_o ;

assign tn[3] = \tn[3]~output_o ;

assign tn[4] = \tn[4]~output_o ;

assign tn[5] = \tn[5]~output_o ;

assign tn[6] = \tn[6]~output_o ;

assign tn[7] = \tn[7]~output_o ;

assign tn[8] = \tn[8]~output_o ;

assign tn[9] = \tn[9]~output_o ;

assign tn[10] = \tn[10]~output_o ;

assign MHZ_10 = \MHZ_10~output_o ;

assign pos[0] = \pos[0]~output_o ;

assign pos[1] = \pos[1]~output_o ;

assign pos[2] = \pos[2]~output_o ;

assign pos[3] = \pos[3]~output_o ;

assign pos[4] = \pos[4]~output_o ;

assign pos[5] = \pos[5]~output_o ;

assign pos[6] = \pos[6]~output_o ;

assign pos[7] = \pos[7]~output_o ;

assign char[0] = \char[0]~output_o ;

assign char[1] = \char[1]~output_o ;

assign char[2] = \char[2]~output_o ;

assign char[3] = \char[3]~output_o ;

assign char[4] = \char[4]~output_o ;

assign char[5] = \char[5]~output_o ;

assign char[6] = \char[6]~output_o ;

assign char[7] = \char[7]~output_o ;

assign io_addr[0] = \io_addr[0]~output_o ;

assign io_addr[1] = \io_addr[1]~output_o ;

assign io_addr[2] = \io_addr[2]~output_o ;

assign io_addr[3] = \io_addr[3]~output_o ;

assign io_addr[4] = \io_addr[4]~output_o ;

assign io_addr[5] = \io_addr[5]~output_o ;

assign io_addr[6] = \io_addr[6]~output_o ;

assign io_addr[7] = \io_addr[7]~output_o ;

assign io_data[0] = \io_data[0]~output_o ;

assign io_data[1] = \io_data[1]~output_o ;

assign io_data[2] = \io_data[2]~output_o ;

assign io_data[3] = \io_data[3]~output_o ;

assign io_data[4] = \io_data[4]~output_o ;

assign io_data[5] = \io_data[5]~output_o ;

assign io_data[6] = \io_data[6]~output_o ;

assign io_data[7] = \io_data[7]~output_o ;

assign SIMn = \SIMn~output_o ;

assign VV = \VV~output_o ;

assign test_point = \test_point~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
