<profile>

<section name = "Vivado HLS Report for 'FC_144_128_s'" level="0">
<item name = "Date">Wed Jun 12 19:04:13 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ULTRA_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.714, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">433, 2362209, 433, 2362209, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">18433, 18433, 3, 1, 1, 18432, yes</column>
<column name="- Loop 2">129, 129, 3, 1, 1, 128, yes</column>
<column name="- Loop 3">18600, 2362200, 18600, -, -, 1 ~ 127, no</column>
<column name=" + Loop 3.1">145, 145, 3, 1, 1, 144, yes</column>
<column name=" + Loop 3.2">18450, 18450, 20, 1, 1, 18432, yes</column>
<column name="- Loop 4">416, 18560, 2, 1, 1, 416 ~ 18560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 772</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 436, 92</column>
<column name="Memory">27, -, 12, 24</column>
<column name="Multiplexer">-, -, -, 426</column>
<column name="Register">0, -, 1632, 224</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">9, 5, 1, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ultra_mul_32s_32sbkb_U133">ultra_mul_32s_32sbkb, 0, 4, 215, 1</column>
<column name="ultra_mul_33ns_31UhA_U136">ultra_mul_33ns_31UhA, 0, 4, 221, 1</column>
<column name="ultra_mux_932_12_Thq_U134">ultra_mux_932_12_Thq, 0, 0, 0, 45</column>
<column name="ultra_mux_932_12_Thq_U135">ultra_mux_932_12_Thq, 0, 0, 0, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_mac_muladd_VhK_U139">ultra_mac_muladd_VhK, i0 * i1 + i2</column>
<column name="ultra_mul_mul_12sWhU_U140">ultra_mul_mul_12sWhU, i0 * i1</column>
<column name="ultra_mul_mul_16scud_U137">ultra_mul_mul_16scud, i0 * i0</column>
<column name="ultra_mul_mul_16scud_U138">ultra_mul_mul_16scud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_V_6_0_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_1_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_2_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_3_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_4_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_5_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_6_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_7_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="A_V_6_8_U">FC_144_128_s_A_V_Bew, 1, 0, 0, 16, 12, 1, 192</column>
<column name="B_V_6_0_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_1_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_2_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_3_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_4_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_5_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_6_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_7_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="B_V_6_8_U">FC_144_128_s_B_V_KfY, 2, 0, 0, 2048, 12, 1, 24576</column>
<column name="bias_V_10_U">FC_144_128_s_biasAem, 0, 12, 24, 128, 12, 1, 1536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="KER_bound_fu_841_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_3_fu_1312_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_4_fu_854_p2">+, 0, 0, 38, 31, 1</column>
<column name="i_5_fu_1277_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_6_fu_881_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_7_fu_929_p2">+, 0, 0, 15, 1, 8</column>
<column name="indvar_flatten_next7_fu_923_p2">+, 0, 0, 21, 15, 1</column>
<column name="indvar_flatten_next_fu_1229_p2">+, 0, 0, 21, 15, 1</column>
<column name="j_2_fu_1235_p2">+, 0, 0, 15, 1, 8</column>
<column name="j_3_fu_971_p2">+, 0, 0, 15, 1, 8</column>
<column name="num_img_2_fu_869_p2">+, 0, 0, 21, 15, 1</column>
<column name="r_V_1_tr_fu_1068_p2">+, 0, 0, 38, 31, 31</column>
<column name="neg_mul_fu_1175_p2">-, 0, 0, 70, 1, 63</column>
<column name="neg_ti_fu_1199_p2">-, 0, 0, 23, 1, 16</column>
<column name="p_neg_fu_1091_p2">-, 0, 0, 38, 1, 31</column>
<column name="tmp_38_fu_1116_p2">-, 0, 0, 28, 1, 21</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp3_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp4_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_pp2_stage0_iter19">and, 0, 0, 2, 1, 1</column>
<column name="exitcond3_fu_935_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond6_fu_1306_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="exitcond8_fu_875_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond_flatten8_fu_917_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_flatten_fu_1223_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_fu_1241_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="ifzero_fu_1008_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_21_fu_813_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="tmp_23_fu_864_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_24_fu_849_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_1160_p2">icmp, 0, 0, 18, 31, 6</column>
<column name="tmp_s_fu_808_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state47_pp3_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state51_pp4_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="Outbuf_V_fu_1216_p3">select, 0, 0, 16, 1, 1</column>
<column name="arrayNo1_cast_mid2_v_fu_1255_p3">select, 0, 0, 8, 1, 8</column>
<column name="grp_fu_1339_p2">select, 0, 0, 31, 1, 1</column>
<column name="i_mid2_fu_1247_p3">select, 0, 0, 8, 1, 1</column>
<column name="j4_mid2_fu_941_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_v_v_fu_1190_p3">select, 0, 0, 27, 1, 27</column>
<column name="tmp_34_mid2_v_fu_949_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_39_fu_1126_p3">select, 0, 0, 21, 1, 21</column>
<column name="tmp_52_fu_1209_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp4">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp4_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter19">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp4_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_800_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_i3_phi_fu_733_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_j4_phi_fu_756_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_j_phi_fu_778_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_p_2_phi_fu_744_p4">9, 2, 31, 62</column>
<column name="bias_V_10_address0">15, 3, 7, 21</column>
<column name="i1_reg_796">9, 2, 8, 16</column>
<column name="i2_reg_707">9, 2, 8, 16</column>
<column name="i3_reg_729">9, 2, 8, 16</column>
<column name="i5_reg_685">9, 2, 31, 62</column>
<column name="i_reg_785">9, 2, 8, 16</column>
<column name="indvar_flatten6_reg_718">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_763">9, 2, 15, 30</column>
<column name="j4_reg_752">9, 2, 8, 16</column>
<column name="j_reg_774">9, 2, 8, 16</column>
<column name="num_img_reg_696">9, 2, 15, 30</column>
<column name="p_2_reg_740">9, 2, 31, 62</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stream_in_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_V_din">15, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_V_6_0_load_reg_1606">12, 0, 12, 0</column>
<column name="A_V_6_1_load_reg_1611">12, 0, 12, 0</column>
<column name="A_V_6_2_load_reg_1616">12, 0, 12, 0</column>
<column name="A_V_6_3_load_reg_1621">12, 0, 12, 0</column>
<column name="A_V_6_4_load_reg_1626">12, 0, 12, 0</column>
<column name="A_V_6_5_load_reg_1631">12, 0, 12, 0</column>
<column name="A_V_6_6_load_reg_1636">12, 0, 12, 0</column>
<column name="A_V_6_7_load_reg_1641">12, 0, 12, 0</column>
<column name="A_V_6_8_load_reg_1646">12, 0, 12, 0</column>
<column name="B_V_6_0_load_reg_1651">12, 0, 12, 0</column>
<column name="B_V_6_1_load_reg_1656">12, 0, 12, 0</column>
<column name="B_V_6_2_load_reg_1661">12, 0, 12, 0</column>
<column name="B_V_6_3_load_reg_1666">12, 0, 12, 0</column>
<column name="B_V_6_4_load_reg_1671">12, 0, 12, 0</column>
<column name="B_V_6_5_load_reg_1676">12, 0, 12, 0</column>
<column name="B_V_6_6_load_reg_1681">12, 0, 12, 0</column>
<column name="B_V_6_7_load_reg_1686">12, 0, 12, 0</column>
<column name="B_V_6_8_load_reg_1691">12, 0, 12, 0</column>
<column name="KER_bound_reg_1420">32, 0, 32, 0</column>
<column name="Outbuf_V_reg_1794">16, 0, 16, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp4_iter2">1, 0, 1, 0</column>
<column name="arrayNo1_cast_mid2_reg_1818">4, 0, 4, 0</column>
<column name="arrayNo1_cast_mid2_reg_1818_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="arrayNo1_cast_mid2_v_reg_1813">8, 0, 8, 0</column>
<column name="arrayNo2_reg_1495">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1452">4, 0, 4, 0</column>
<column name="arrayNo_cast_reg_1452_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="bias_V_10_load_reg_1717">12, 0, 12, 0</column>
<column name="buf_V_reg_1711">31, 0, 31, 0</column>
<column name="exitcond3_reg_1483">1, 0, 1, 0</column>
<column name="exitcond6_reg_1845">1, 0, 1, 0</column>
<column name="exitcond6_reg_1845_pp4_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_flatten8_reg_1474">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1799">1, 0, 1, 0</column>
<column name="i1_reg_796">8, 0, 8, 0</column>
<column name="i1_reg_796_pp4_iter1_reg">8, 0, 8, 0</column>
<column name="i2_reg_707">8, 0, 8, 0</column>
<column name="i3_reg_729">8, 0, 8, 0</column>
<column name="i5_reg_685">31, 0, 31, 0</column>
<column name="i_3_reg_1849">8, 0, 8, 0</column>
<column name="i_mid2_reg_1808">8, 0, 8, 0</column>
<column name="i_mid2_reg_1808_pp3_iter1_reg">8, 0, 8, 0</column>
<column name="i_reg_785">8, 0, 8, 0</column>
<column name="ifzero_reg_1602">1, 0, 1, 0</column>
<column name="indvar_flatten6_reg_718">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_763">15, 0, 15, 0</column>
<column name="j4_reg_752">8, 0, 8, 0</column>
<column name="j_3_reg_1506">8, 0, 8, 0</column>
<column name="j_reg_774">8, 0, 8, 0</column>
<column name="lhs_V_reg_1388">32, 0, 32, 0</column>
<column name="mul_reg_1779">63, 0, 63, 0</column>
<column name="multiple_V_10">12, 0, 12, 0</column>
<column name="num_img_2_reg_1438">15, 0, 15, 0</column>
<column name="num_img_reg_696">15, 0, 15, 0</column>
<column name="p_2_reg_740">31, 0, 31, 0</column>
<column name="p_s_reg_1415">32, 0, 32, 0</column>
<column name="r_V_1_tr_reg_1722">31, 0, 31, 0</column>
<column name="r_V_2_reg_1757">31, 0, 31, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp1_reg_1405">32, 0, 32, 0</column>
<column name="tmp2_reg_1410">32, 0, 32, 0</column>
<column name="tmp_24_reg_1425">1, 0, 1, 0</column>
<column name="tmp_31_reg_1822">4, 0, 4, 0</column>
<column name="tmp_31_reg_1822_pp3_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_34_mid2_v_reg_1488">8, 0, 8, 0</column>
<column name="tmp_34_reg_1832">12, 0, 12, 0</column>
<column name="tmp_36_reg_1854">12, 0, 12, 0</column>
<column name="tmp_39_reg_1742">21, 0, 21, 0</column>
<column name="tmp_42_reg_1737">19, 0, 19, 0</column>
<column name="tmp_45_reg_1732">19, 0, 19, 0</column>
<column name="tmp_45_reg_1732_pp2_iter7_reg">19, 0, 19, 0</column>
<column name="tmp_47_reg_1461">12, 0, 12, 0</column>
<column name="tmp_48_reg_1456">4, 0, 4, 0</column>
<column name="tmp_48_reg_1456_pp1_iter1_reg">4, 0, 4, 0</column>
<column name="tmp_49_reg_1500">4, 0, 4, 0</column>
<column name="tmp_50_reg_1727">1, 0, 1, 0</column>
<column name="tmp_50_reg_1727_pp2_iter7_reg">1, 0, 1, 0</column>
<column name="tmp_51_reg_1763">1, 0, 1, 0</column>
<column name="tmp_53_reg_1789">27, 0, 27, 0</column>
<column name="tmp_54_reg_1784">27, 0, 27, 0</column>
<column name="tmp_54_reg_1784_pp2_iter17_reg">27, 0, 27, 0</column>
<column name="tmp_V_21_reg_1360">16, 0, 16, 0</column>
<column name="tmp_V_23_reg_1365">16, 0, 16, 0</column>
<column name="tmp_V_25_reg_1370">16, 0, 16, 0</column>
<column name="tmp_V_29_reg_1375">16, 0, 16, 0</column>
<column name="tmp_V_reg_1354">16, 0, 16, 0</column>
<column name="tmp_i_reg_1774">1, 0, 1, 0</column>
<column name="arrayNo2_reg_1495">64, 32, 4, 0</column>
<column name="exitcond3_reg_1483">64, 32, 1, 0</column>
<column name="exitcond_flatten8_reg_1474">64, 32, 1, 0</column>
<column name="ifzero_reg_1602">64, 32, 1, 0</column>
<column name="tmp_34_mid2_v_reg_1488">64, 32, 8, 0</column>
<column name="tmp_51_reg_1763">64, 32, 1, 0</column>
<column name="tmp_i_reg_1774">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, FC&lt;144, 128&gt;, return value</column>
<column name="stream_in_V_V_dout">in, 16, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_empty_n">in, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_in_V_V_read">out, 1, ap_fifo, stream_in_V_V, pointer</column>
<column name="stream_out_V_V_din">out, 16, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_full_n">in, 1, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_write">out, 1, ap_fifo, stream_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
