<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_c_r_y_p___type_def" xml:lang="en-US">
<title>CRYP_TypeDef Struct Reference</title>
<indexterm><primary>CRYP_TypeDef</primary></indexterm>
<para>

<para>Crypto Processor. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1ab8ba768d1dac54a845084bd07f4ef2b9">DOUT</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a082219a924d748e9c6092582aec06226">DMACR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1adcdd7c23a99f81c21dae2e9f989632e1">IMSCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a524e134cec519206cb41d0545e382978">MISR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a3ca109e86323625e5f56f92f999c3b05">K0LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1ae6d97d339f0091d4a105001ea59086ae">K0RR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a948ff2e2e97978287411fe725dd70a7f">K1LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a7554383cff84540eb260a3fdf55cb934">K1RR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a32210fb9ecbb0b4bd127e688f3f79802">K2LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a41a0448734e8ccbdd6fba98284815c6f">K2RR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a516c328fcb53ec754384e584caf890f5">K3LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a8fe249258f1733ec155c3893375c7a21">K3RR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1ab1efba4cdf22c525fce804375961d567">IV0LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1aeb1990f7c28e815a4962db3a861937bb">IV0RR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1aad2f43335b25a0065f3d327364610cbd">IV1LR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_c_r_y_p___type_def_1a38a9f05c03174023fc6ac951c04eaeff">IV1RR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Crypto Processor. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_c_r_y_p___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>CRYP control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a082219a924d748e9c6092582aec06226"/><section>
    <title>DMACR</title>
<indexterm><primary>DMACR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>DMACR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DMACR</computeroutput></para>
<para>CRYP DMA control register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1ab8ba768d1dac54a845084bd07f4ef2b9"/><section>
    <title>DOUT</title>
<indexterm><primary>DOUT</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>DOUT</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DOUT</computeroutput></para>
<para>CRYP data output register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>CRYP data input register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1adcdd7c23a99f81c21dae2e9f989632e1"/><section>
    <title>IMSCR</title>
<indexterm><primary>IMSCR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>IMSCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IMSCR</computeroutput></para>
<para>CRYP interrupt mask set/clear register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1ab1efba4cdf22c525fce804375961d567"/><section>
    <title>IV0LR</title>
<indexterm><primary>IV0LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>IV0LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IV0LR</computeroutput></para>
<para>CRYP initialization vector left-word register 0, Address offset: 0x40 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1aeb1990f7c28e815a4962db3a861937bb"/><section>
    <title>IV0RR</title>
<indexterm><primary>IV0RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>IV0RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IV0RR</computeroutput></para>
<para>CRYP initialization vector right-word register 0, Address offset: 0x44 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1aad2f43335b25a0065f3d327364610cbd"/><section>
    <title>IV1LR</title>
<indexterm><primary>IV1LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>IV1LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IV1LR</computeroutput></para>
<para>CRYP initialization vector left-word register 1, Address offset: 0x48 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a38a9f05c03174023fc6ac951c04eaeff"/><section>
    <title>IV1RR</title>
<indexterm><primary>IV1RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>IV1RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t IV1RR</computeroutput></para>
<para>CRYP initialization vector right-word register 1, Address offset: 0x4C </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a3ca109e86323625e5f56f92f999c3b05"/><section>
    <title>K0LR</title>
<indexterm><primary>K0LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K0LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K0LR</computeroutput></para>
<para>CRYP key left register 0, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1ae6d97d339f0091d4a105001ea59086ae"/><section>
    <title>K0RR</title>
<indexterm><primary>K0RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K0RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K0RR</computeroutput></para>
<para>CRYP key right register 0, Address offset: 0x24 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a948ff2e2e97978287411fe725dd70a7f"/><section>
    <title>K1LR</title>
<indexterm><primary>K1LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K1LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K1LR</computeroutput></para>
<para>CRYP key left register 1, Address offset: 0x28 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a7554383cff84540eb260a3fdf55cb934"/><section>
    <title>K1RR</title>
<indexterm><primary>K1RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K1RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K1RR</computeroutput></para>
<para>CRYP key right register 1, Address offset: 0x2C </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a32210fb9ecbb0b4bd127e688f3f79802"/><section>
    <title>K2LR</title>
<indexterm><primary>K2LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K2LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K2LR</computeroutput></para>
<para>CRYP key left register 2, Address offset: 0x30 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a41a0448734e8ccbdd6fba98284815c6f"/><section>
    <title>K2RR</title>
<indexterm><primary>K2RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K2RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K2RR</computeroutput></para>
<para>CRYP key right register 2, Address offset: 0x34 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a516c328fcb53ec754384e584caf890f5"/><section>
    <title>K3LR</title>
<indexterm><primary>K3LR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K3LR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K3LR</computeroutput></para>
<para>CRYP key left register 3, Address offset: 0x38 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a8fe249258f1733ec155c3893375c7a21"/><section>
    <title>K3RR</title>
<indexterm><primary>K3RR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>K3RR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t K3RR</computeroutput></para>
<para>CRYP key right register 3, Address offset: 0x3C </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1a524e134cec519206cb41d0545e382978"/><section>
    <title>MISR</title>
<indexterm><primary>MISR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>MISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t MISR</computeroutput></para>
<para>CRYP masked interrupt status register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1aa196fddf0ba7d6e3ce29bdb04eb38b94"/><section>
    <title>RISR</title>
<indexterm><primary>RISR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>RISR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t RISR</computeroutput></para>
<para>CRYP raw interrupt status register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_struct_c_r_y_p___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>CRYP_TypeDef</secondary></indexterm>
<indexterm><primary>CRYP_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>CRYP status register, Address offset: 0x04 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
