<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pci_regs.h source code [linux-4.14.y/include/uapi/linux/pci_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/linux/pci_regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>linux</a>/<a href='pci_regs.h.html'>pci_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> *	pci_regs.h</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> *	PCI standard defines</i></td></tr>
<tr><th id="6">6</th><td><i> *	Copyright 1994, Drew Eckhardt</i></td></tr>
<tr><th id="7">7</th><td><i> *	Copyright 1997--1999 Martin Mares &lt;mj@ucw.cz&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> *	For more information, please consult the following manuals (look at</i></td></tr>
<tr><th id="10">10</th><td><i> *	<a href="http://www.pcisig.com/">http://www.pcisig.com/</a> for how to get them):</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> *	PCI BIOS Specification</i></td></tr>
<tr><th id="13">13</th><td><i> *	PCI Local Bus Specification</i></td></tr>
<tr><th id="14">14</th><td><i> *	PCI to PCI Bridge Specification</i></td></tr>
<tr><th id="15">15</th><td><i> *	PCI System Design Guide</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> *	For HyperTransport information, please consult the following manuals</i></td></tr>
<tr><th id="18">18</th><td><i> *	from <a href="http://www.hypertransport.org">http://www.hypertransport.org</a></i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> *	The HyperTransport I/O Link Specification</i></td></tr>
<tr><th id="21">21</th><td><i> */</i></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span> <span class="macro" data-ref="_M/LINUX_PCI_REGS_H">LINUX_PCI_REGS_H</span></u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/LINUX_PCI_REGS_H" data-ref="_M/LINUX_PCI_REGS_H">LINUX_PCI_REGS_H</dfn></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/*</i></td></tr>
<tr><th id="27">27</th><td><i> * Conventional PCI and PCI-X Mode 1 devices have 256 bytes of</i></td></tr>
<tr><th id="28">28</th><td><i> * configuration space.  PCI-X Mode 2 and PCIe devices have 4096 bytes of</i></td></tr>
<tr><th id="29">29</th><td><i> * configuration space.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PCI_CFG_SPACE_SIZE" data-ref="_M/PCI_CFG_SPACE_SIZE">PCI_CFG_SPACE_SIZE</dfn>	256</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/PCI_CFG_SPACE_EXP_SIZE" data-ref="_M/PCI_CFG_SPACE_EXP_SIZE">PCI_CFG_SPACE_EXP_SIZE</dfn>	4096</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Under PCI, each device has 256 bytes of configuration address space,</i></td></tr>
<tr><th id="36">36</th><td><i> * of which the first 64 bytes are standardized as follows:</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/PCI_STD_HEADER_SIZEOF" data-ref="_M/PCI_STD_HEADER_SIZEOF">PCI_STD_HEADER_SIZEOF</dfn>	64</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCI_VENDOR_ID" data-ref="_M/PCI_VENDOR_ID">PCI_VENDOR_ID</dfn>		0x00	/* 16 bits */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID" data-ref="_M/PCI_DEVICE_ID">PCI_DEVICE_ID</dfn>		0x02	/* 16 bits */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND" data-ref="_M/PCI_COMMAND">PCI_COMMAND</dfn>		0x04	/* 16 bits */</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_IO" data-ref="_M/PCI_COMMAND_IO">PCI_COMMAND_IO</dfn>		0x1	/* Enable response in I/O space */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_MEMORY" data-ref="_M/PCI_COMMAND_MEMORY">PCI_COMMAND_MEMORY</dfn>	0x2	/* Enable response in Memory space */</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_MASTER" data-ref="_M/PCI_COMMAND_MASTER">PCI_COMMAND_MASTER</dfn>	0x4	/* Enable bus mastering */</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_SPECIAL" data-ref="_M/PCI_COMMAND_SPECIAL">PCI_COMMAND_SPECIAL</dfn>	0x8	/* Enable response to special cycles */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_INVALIDATE" data-ref="_M/PCI_COMMAND_INVALIDATE">PCI_COMMAND_INVALIDATE</dfn>	0x10	/* Use memory write and invalidate */</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_VGA_PALETTE" data-ref="_M/PCI_COMMAND_VGA_PALETTE">PCI_COMMAND_VGA_PALETTE</dfn> 0x20	/* Enable palette snooping */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_PARITY" data-ref="_M/PCI_COMMAND_PARITY">PCI_COMMAND_PARITY</dfn>	0x40	/* Enable parity checking */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_WAIT" data-ref="_M/PCI_COMMAND_WAIT">PCI_COMMAND_WAIT</dfn>	0x80	/* Enable address/data stepping */</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_SERR" data-ref="_M/PCI_COMMAND_SERR">PCI_COMMAND_SERR</dfn>	0x100	/* Enable SERR */</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_FAST_BACK" data-ref="_M/PCI_COMMAND_FAST_BACK">PCI_COMMAND_FAST_BACK</dfn>	0x200	/* Enable back-to-back writes */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/PCI_COMMAND_INTX_DISABLE" data-ref="_M/PCI_COMMAND_INTX_DISABLE">PCI_COMMAND_INTX_DISABLE</dfn> 0x400 /* INTx Emulation Disable */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS" data-ref="_M/PCI_STATUS">PCI_STATUS</dfn>		0x06	/* 16 bits */</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_INTERRUPT" data-ref="_M/PCI_STATUS_INTERRUPT">PCI_STATUS_INTERRUPT</dfn>	0x08	/* Interrupt status */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_CAP_LIST" data-ref="_M/PCI_STATUS_CAP_LIST">PCI_STATUS_CAP_LIST</dfn>	0x10	/* Support Capability List */</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_66MHZ" data-ref="_M/PCI_STATUS_66MHZ">PCI_STATUS_66MHZ</dfn>	0x20	/* Support 66 MHz PCI 2.1 bus */</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_UDF" data-ref="_M/PCI_STATUS_UDF">PCI_STATUS_UDF</dfn>		0x40	/* Support User Definable Features [obsolete] */</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_FAST_BACK" data-ref="_M/PCI_STATUS_FAST_BACK">PCI_STATUS_FAST_BACK</dfn>	0x80	/* Accept fast-back to back */</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_PARITY" data-ref="_M/PCI_STATUS_PARITY">PCI_STATUS_PARITY</dfn>	0x100	/* Detected parity error */</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_MASK" data-ref="_M/PCI_STATUS_DEVSEL_MASK">PCI_STATUS_DEVSEL_MASK</dfn>	0x600	/* DEVSEL timing */</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_FAST" data-ref="_M/PCI_STATUS_DEVSEL_FAST">PCI_STATUS_DEVSEL_FAST</dfn>		0x000</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_MEDIUM" data-ref="_M/PCI_STATUS_DEVSEL_MEDIUM">PCI_STATUS_DEVSEL_MEDIUM</dfn>	0x200</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_SLOW" data-ref="_M/PCI_STATUS_DEVSEL_SLOW">PCI_STATUS_DEVSEL_SLOW</dfn>		0x400</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_SIG_TARGET_ABORT" data-ref="_M/PCI_STATUS_SIG_TARGET_ABORT">PCI_STATUS_SIG_TARGET_ABORT</dfn>	0x800 /* Set on target abort */</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_REC_TARGET_ABORT" data-ref="_M/PCI_STATUS_REC_TARGET_ABORT">PCI_STATUS_REC_TARGET_ABORT</dfn>	0x1000 /* Master ack of " */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_REC_MASTER_ABORT" data-ref="_M/PCI_STATUS_REC_MASTER_ABORT">PCI_STATUS_REC_MASTER_ABORT</dfn>	0x2000 /* Set on master abort */</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_SIG_SYSTEM_ERROR" data-ref="_M/PCI_STATUS_SIG_SYSTEM_ERROR">PCI_STATUS_SIG_SYSTEM_ERROR</dfn>	0x4000 /* Set when we drive SERR */</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/PCI_STATUS_DETECTED_PARITY" data-ref="_M/PCI_STATUS_DETECTED_PARITY">PCI_STATUS_DETECTED_PARITY</dfn>	0x8000 /* Set on parity error */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_REVISION" data-ref="_M/PCI_CLASS_REVISION">PCI_CLASS_REVISION</dfn>	0x08	/* High 24 bits are class, low 8 revision */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PCI_REVISION_ID" data-ref="_M/PCI_REVISION_ID">PCI_REVISION_ID</dfn>		0x08	/* Revision ID */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_PROG" data-ref="_M/PCI_CLASS_PROG">PCI_CLASS_PROG</dfn>		0x09	/* Reg. Level Programming Interface */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PCI_CLASS_DEVICE" data-ref="_M/PCI_CLASS_DEVICE">PCI_CLASS_DEVICE</dfn>	0x0a	/* Device class */</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PCI_CACHE_LINE_SIZE" data-ref="_M/PCI_CACHE_LINE_SIZE">PCI_CACHE_LINE_SIZE</dfn>	0x0c	/* 8 bits */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PCI_LATENCY_TIMER" data-ref="_M/PCI_LATENCY_TIMER">PCI_LATENCY_TIMER</dfn>	0x0d	/* 8 bits */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE" data-ref="_M/PCI_HEADER_TYPE">PCI_HEADER_TYPE</dfn>		0x0e	/* 8 bits */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/PCI_HEADER_TYPE_NORMAL" data-ref="_M/PCI_HEADER_TYPE_NORMAL">PCI_HEADER_TYPE_NORMAL</dfn>		0</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/PCI_HEADER_TYPE_BRIDGE" data-ref="_M/PCI_HEADER_TYPE_BRIDGE">PCI_HEADER_TYPE_BRIDGE</dfn>		1</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/PCI_HEADER_TYPE_CARDBUS" data-ref="_M/PCI_HEADER_TYPE_CARDBUS">PCI_HEADER_TYPE_CARDBUS</dfn>	2</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PCI_BIST" data-ref="_M/PCI_BIST">PCI_BIST</dfn>		0x0f	/* 8 bits */</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/PCI_BIST_CODE_MASK" data-ref="_M/PCI_BIST_CODE_MASK">PCI_BIST_CODE_MASK</dfn>	0x0f	/* Return result */</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/PCI_BIST_START" data-ref="_M/PCI_BIST_START">PCI_BIST_START</dfn>		0x40	/* 1 to start BIST, 2 secs or less */</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/PCI_BIST_CAPABLE" data-ref="_M/PCI_BIST_CAPABLE">PCI_BIST_CAPABLE</dfn>	0x80	/* 1 if BIST capable */</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/*</i></td></tr>
<tr><th id="89">89</th><td><i> * Base addresses specify locations in memory or I/O space.</i></td></tr>
<tr><th id="90">90</th><td><i> * Decoded size can be determined by writing a value of</i></td></tr>
<tr><th id="91">91</th><td><i> * 0xffffffff to the register, and reading it back.  Only</i></td></tr>
<tr><th id="92">92</th><td><i> * 1 bits are decoded.</i></td></tr>
<tr><th id="93">93</th><td><i> */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_0" data-ref="_M/PCI_BASE_ADDRESS_0">PCI_BASE_ADDRESS_0</dfn>	0x10	/* 32 bits */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_1" data-ref="_M/PCI_BASE_ADDRESS_1">PCI_BASE_ADDRESS_1</dfn>	0x14	/* 32 bits [htype 0,1 only] */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_2" data-ref="_M/PCI_BASE_ADDRESS_2">PCI_BASE_ADDRESS_2</dfn>	0x18	/* 32 bits [htype 0 only] */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_3" data-ref="_M/PCI_BASE_ADDRESS_3">PCI_BASE_ADDRESS_3</dfn>	0x1c	/* 32 bits */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_4" data-ref="_M/PCI_BASE_ADDRESS_4">PCI_BASE_ADDRESS_4</dfn>	0x20	/* 32 bits */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PCI_BASE_ADDRESS_5" data-ref="_M/PCI_BASE_ADDRESS_5">PCI_BASE_ADDRESS_5</dfn>	0x24	/* 32 bits */</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_SPACE" data-ref="_M/PCI_BASE_ADDRESS_SPACE">PCI_BASE_ADDRESS_SPACE</dfn>		0x01	/* 0 = memory, 1 = I/O */</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_SPACE_IO" data-ref="_M/PCI_BASE_ADDRESS_SPACE_IO">PCI_BASE_ADDRESS_SPACE_IO</dfn>	0x01</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_SPACE_MEMORY" data-ref="_M/PCI_BASE_ADDRESS_SPACE_MEMORY">PCI_BASE_ADDRESS_SPACE_MEMORY</dfn>	0x00</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_TYPE_MASK" data-ref="_M/PCI_BASE_ADDRESS_MEM_TYPE_MASK">PCI_BASE_ADDRESS_MEM_TYPE_MASK</dfn>	0x06</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_TYPE_32" data-ref="_M/PCI_BASE_ADDRESS_MEM_TYPE_32">PCI_BASE_ADDRESS_MEM_TYPE_32</dfn>	0x00	/* 32 bit address */</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_TYPE_1M" data-ref="_M/PCI_BASE_ADDRESS_MEM_TYPE_1M">PCI_BASE_ADDRESS_MEM_TYPE_1M</dfn>	0x02	/* Below 1M [obsolete] */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_TYPE_64" data-ref="_M/PCI_BASE_ADDRESS_MEM_TYPE_64">PCI_BASE_ADDRESS_MEM_TYPE_64</dfn>	0x04	/* 64 bit address */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_PREFETCH" data-ref="_M/PCI_BASE_ADDRESS_MEM_PREFETCH">PCI_BASE_ADDRESS_MEM_PREFETCH</dfn>	0x08	/* prefetchable? */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_MEM_MASK" data-ref="_M/PCI_BASE_ADDRESS_MEM_MASK">PCI_BASE_ADDRESS_MEM_MASK</dfn>	(~0x0fUL)</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/PCI_BASE_ADDRESS_IO_MASK" data-ref="_M/PCI_BASE_ADDRESS_IO_MASK">PCI_BASE_ADDRESS_IO_MASK</dfn>	(~0x03UL)</u></td></tr>
<tr><th id="110">110</th><td><i>/* bit 1 is reserved if address_space = 1 */</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* Header type 0 (normal devices) */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PCI_CARDBUS_CIS" data-ref="_M/PCI_CARDBUS_CIS">PCI_CARDBUS_CIS</dfn>		0x28</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBSYSTEM_VENDOR_ID" data-ref="_M/PCI_SUBSYSTEM_VENDOR_ID">PCI_SUBSYSTEM_VENDOR_ID</dfn>	0x2c</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBSYSTEM_ID" data-ref="_M/PCI_SUBSYSTEM_ID">PCI_SUBSYSTEM_ID</dfn>	0x2e</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS" data-ref="_M/PCI_ROM_ADDRESS">PCI_ROM_ADDRESS</dfn>		0x30	/* Bits 31..11 are address, 10..1 reserved */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/PCI_ROM_ADDRESS_ENABLE" data-ref="_M/PCI_ROM_ADDRESS_ENABLE">PCI_ROM_ADDRESS_ENABLE</dfn>	0x01</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS_MASK" data-ref="_M/PCI_ROM_ADDRESS_MASK">PCI_ROM_ADDRESS_MASK</dfn>	(~0x7ffU)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/PCI_CAPABILITY_LIST" data-ref="_M/PCI_CAPABILITY_LIST">PCI_CAPABILITY_LIST</dfn>	0x34	/* Offset of first capability list entry */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* 0x35-0x3b are reserved */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERRUPT_LINE" data-ref="_M/PCI_INTERRUPT_LINE">PCI_INTERRUPT_LINE</dfn>	0x3c	/* 8 bits */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERRUPT_PIN" data-ref="_M/PCI_INTERRUPT_PIN">PCI_INTERRUPT_PIN</dfn>	0x3d	/* 8 bits */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/PCI_MIN_GNT" data-ref="_M/PCI_MIN_GNT">PCI_MIN_GNT</dfn>		0x3e	/* 8 bits */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/PCI_MAX_LAT" data-ref="_M/PCI_MAX_LAT">PCI_MAX_LAT</dfn>		0x3f	/* 8 bits */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* Header type 1 (PCI-to-PCI bridges) */</i></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/PCI_PRIMARY_BUS" data-ref="_M/PCI_PRIMARY_BUS">PCI_PRIMARY_BUS</dfn>		0x18	/* Primary bus number */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PCI_SECONDARY_BUS" data-ref="_M/PCI_SECONDARY_BUS">PCI_SECONDARY_BUS</dfn>	0x19	/* Secondary bus number */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/PCI_SUBORDINATE_BUS" data-ref="_M/PCI_SUBORDINATE_BUS">PCI_SUBORDINATE_BUS</dfn>	0x1a	/* Highest bus number behind the bridge */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/PCI_SEC_LATENCY_TIMER" data-ref="_M/PCI_SEC_LATENCY_TIMER">PCI_SEC_LATENCY_TIMER</dfn>	0x1b	/* Latency timer for secondary interface */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PCI_IO_BASE" data-ref="_M/PCI_IO_BASE">PCI_IO_BASE</dfn>		0x1c	/* I/O range behind the bridge */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/PCI_IO_LIMIT" data-ref="_M/PCI_IO_LIMIT">PCI_IO_LIMIT</dfn>		0x1d</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/PCI_IO_RANGE_TYPE_MASK" data-ref="_M/PCI_IO_RANGE_TYPE_MASK">PCI_IO_RANGE_TYPE_MASK</dfn>	0x0fUL	/* I/O bridging type */</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/PCI_IO_RANGE_TYPE_16" data-ref="_M/PCI_IO_RANGE_TYPE_16">PCI_IO_RANGE_TYPE_16</dfn>	0x00</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/PCI_IO_RANGE_TYPE_32" data-ref="_M/PCI_IO_RANGE_TYPE_32">PCI_IO_RANGE_TYPE_32</dfn>	0x01</u></td></tr>
<tr><th id="138">138</th><td><u>#define  <dfn class="macro" id="_M/PCI_IO_RANGE_MASK" data-ref="_M/PCI_IO_RANGE_MASK">PCI_IO_RANGE_MASK</dfn>	(~0x0fUL) /* Standard 4K I/O windows */</u></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/PCI_IO_1K_RANGE_MASK" data-ref="_M/PCI_IO_1K_RANGE_MASK">PCI_IO_1K_RANGE_MASK</dfn>	(~0x03UL) /* Intel 1K I/O windows */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/PCI_SEC_STATUS" data-ref="_M/PCI_SEC_STATUS">PCI_SEC_STATUS</dfn>		0x1e	/* Secondary status register, only bit 14 used */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/PCI_MEMORY_BASE" data-ref="_M/PCI_MEMORY_BASE">PCI_MEMORY_BASE</dfn>		0x20	/* Memory range behind */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/PCI_MEMORY_LIMIT" data-ref="_M/PCI_MEMORY_LIMIT">PCI_MEMORY_LIMIT</dfn>	0x22</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/PCI_MEMORY_RANGE_TYPE_MASK" data-ref="_M/PCI_MEMORY_RANGE_TYPE_MASK">PCI_MEMORY_RANGE_TYPE_MASK</dfn> 0x0fUL</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/PCI_MEMORY_RANGE_MASK" data-ref="_M/PCI_MEMORY_RANGE_MASK">PCI_MEMORY_RANGE_MASK</dfn>	(~0x0fUL)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_MEMORY_BASE" data-ref="_M/PCI_PREF_MEMORY_BASE">PCI_PREF_MEMORY_BASE</dfn>	0x24	/* Prefetchable memory range behind */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_MEMORY_LIMIT" data-ref="_M/PCI_PREF_MEMORY_LIMIT">PCI_PREF_MEMORY_LIMIT</dfn>	0x26</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_MASK" data-ref="_M/PCI_PREF_RANGE_TYPE_MASK">PCI_PREF_RANGE_TYPE_MASK</dfn> 0x0fUL</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_32" data-ref="_M/PCI_PREF_RANGE_TYPE_32">PCI_PREF_RANGE_TYPE_32</dfn>	0x00</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_64" data-ref="_M/PCI_PREF_RANGE_TYPE_64">PCI_PREF_RANGE_TYPE_64</dfn>	0x01</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/PCI_PREF_RANGE_MASK" data-ref="_M/PCI_PREF_RANGE_MASK">PCI_PREF_RANGE_MASK</dfn>	(~0x0fUL)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_BASE_UPPER32" data-ref="_M/PCI_PREF_BASE_UPPER32">PCI_PREF_BASE_UPPER32</dfn>	0x28	/* Upper half of prefetchable memory range */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_LIMIT_UPPER32" data-ref="_M/PCI_PREF_LIMIT_UPPER32">PCI_PREF_LIMIT_UPPER32</dfn>	0x2c</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/PCI_IO_BASE_UPPER16" data-ref="_M/PCI_IO_BASE_UPPER16">PCI_IO_BASE_UPPER16</dfn>	0x30	/* Upper half of I/O addresses */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/PCI_IO_LIMIT_UPPER16" data-ref="_M/PCI_IO_LIMIT_UPPER16">PCI_IO_LIMIT_UPPER16</dfn>	0x32</u></td></tr>
<tr><th id="155">155</th><td><i>/* 0x34 same as for htype 0 */</i></td></tr>
<tr><th id="156">156</th><td><i>/* 0x35-0x3b is reserved */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS1" data-ref="_M/PCI_ROM_ADDRESS1">PCI_ROM_ADDRESS1</dfn>	0x38	/* Same as PCI_ROM_ADDRESS, but for htype 1 */</u></td></tr>
<tr><th id="158">158</th><td><i>/* 0x3c-0x3d are same as for htype 0 */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CONTROL" data-ref="_M/PCI_BRIDGE_CONTROL">PCI_BRIDGE_CONTROL</dfn>	0x3e</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_PARITY" data-ref="_M/PCI_BRIDGE_CTL_PARITY">PCI_BRIDGE_CTL_PARITY</dfn>	0x01	/* Enable parity detection on secondary interface */</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_SERR" data-ref="_M/PCI_BRIDGE_CTL_SERR">PCI_BRIDGE_CTL_SERR</dfn>	0x02	/* The same for SERR forwarding */</u></td></tr>
<tr><th id="162">162</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_ISA" data-ref="_M/PCI_BRIDGE_CTL_ISA">PCI_BRIDGE_CTL_ISA</dfn>	0x04	/* Enable ISA mode */</u></td></tr>
<tr><th id="163">163</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_VGA" data-ref="_M/PCI_BRIDGE_CTL_VGA">PCI_BRIDGE_CTL_VGA</dfn>	0x08	/* Forward VGA addresses */</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_MASTER_ABORT" data-ref="_M/PCI_BRIDGE_CTL_MASTER_ABORT">PCI_BRIDGE_CTL_MASTER_ABORT</dfn>	0x20  /* Report master aborts */</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_BUS_RESET" data-ref="_M/PCI_BRIDGE_CTL_BUS_RESET">PCI_BRIDGE_CTL_BUS_RESET</dfn>	0x40	/* Secondary bus reset */</u></td></tr>
<tr><th id="166">166</th><td><u>#define  <dfn class="macro" id="_M/PCI_BRIDGE_CTL_FAST_BACK" data-ref="_M/PCI_BRIDGE_CTL_FAST_BACK">PCI_BRIDGE_CTL_FAST_BACK</dfn>	0x80	/* Fast Back2Back enabled on secondary interface */</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* Header type 2 (CardBus bridges) */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_CAPABILITY_LIST" data-ref="_M/PCI_CB_CAPABILITY_LIST">PCI_CB_CAPABILITY_LIST</dfn>	0x14</u></td></tr>
<tr><th id="170">170</th><td><i>/* 0x15 reserved */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_SEC_STATUS" data-ref="_M/PCI_CB_SEC_STATUS">PCI_CB_SEC_STATUS</dfn>	0x16	/* Secondary status */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_PRIMARY_BUS" data-ref="_M/PCI_CB_PRIMARY_BUS">PCI_CB_PRIMARY_BUS</dfn>	0x18	/* PCI bus number */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_CARD_BUS" data-ref="_M/PCI_CB_CARD_BUS">PCI_CB_CARD_BUS</dfn>		0x19	/* CardBus bus number */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_SUBORDINATE_BUS" data-ref="_M/PCI_CB_SUBORDINATE_BUS">PCI_CB_SUBORDINATE_BUS</dfn>	0x1a	/* Subordinate bus number */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LATENCY_TIMER" data-ref="_M/PCI_CB_LATENCY_TIMER">PCI_CB_LATENCY_TIMER</dfn>	0x1b	/* CardBus latency timer */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMORY_BASE_0" data-ref="_M/PCI_CB_MEMORY_BASE_0">PCI_CB_MEMORY_BASE_0</dfn>	0x1c</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMORY_LIMIT_0" data-ref="_M/PCI_CB_MEMORY_LIMIT_0">PCI_CB_MEMORY_LIMIT_0</dfn>	0x20</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMORY_BASE_1" data-ref="_M/PCI_CB_MEMORY_BASE_1">PCI_CB_MEMORY_BASE_1</dfn>	0x24</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_MEMORY_LIMIT_1" data-ref="_M/PCI_CB_MEMORY_LIMIT_1">PCI_CB_MEMORY_LIMIT_1</dfn>	0x28</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_BASE_0" data-ref="_M/PCI_CB_IO_BASE_0">PCI_CB_IO_BASE_0</dfn>	0x2c</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_BASE_0_HI" data-ref="_M/PCI_CB_IO_BASE_0_HI">PCI_CB_IO_BASE_0_HI</dfn>	0x2e</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_LIMIT_0" data-ref="_M/PCI_CB_IO_LIMIT_0">PCI_CB_IO_LIMIT_0</dfn>	0x30</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_LIMIT_0_HI" data-ref="_M/PCI_CB_IO_LIMIT_0_HI">PCI_CB_IO_LIMIT_0_HI</dfn>	0x32</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_BASE_1" data-ref="_M/PCI_CB_IO_BASE_1">PCI_CB_IO_BASE_1</dfn>	0x34</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_BASE_1_HI" data-ref="_M/PCI_CB_IO_BASE_1_HI">PCI_CB_IO_BASE_1_HI</dfn>	0x36</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_LIMIT_1" data-ref="_M/PCI_CB_IO_LIMIT_1">PCI_CB_IO_LIMIT_1</dfn>	0x38</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_IO_LIMIT_1_HI" data-ref="_M/PCI_CB_IO_LIMIT_1_HI">PCI_CB_IO_LIMIT_1_HI</dfn>	0x3a</u></td></tr>
<tr><th id="188">188</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_IO_RANGE_MASK" data-ref="_M/PCI_CB_IO_RANGE_MASK">PCI_CB_IO_RANGE_MASK</dfn>	(~0x03UL)</u></td></tr>
<tr><th id="189">189</th><td><i>/* 0x3c-0x3d are same as for htype 0 */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_BRIDGE_CONTROL" data-ref="_M/PCI_CB_BRIDGE_CONTROL">PCI_CB_BRIDGE_CONTROL</dfn>	0x3e</u></td></tr>
<tr><th id="191">191</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_PARITY" data-ref="_M/PCI_CB_BRIDGE_CTL_PARITY">PCI_CB_BRIDGE_CTL_PARITY</dfn>	0x01	/* Similar to standard bridge control register */</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_SERR" data-ref="_M/PCI_CB_BRIDGE_CTL_SERR">PCI_CB_BRIDGE_CTL_SERR</dfn>		0x02</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_ISA" data-ref="_M/PCI_CB_BRIDGE_CTL_ISA">PCI_CB_BRIDGE_CTL_ISA</dfn>		0x04</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_VGA" data-ref="_M/PCI_CB_BRIDGE_CTL_VGA">PCI_CB_BRIDGE_CTL_VGA</dfn>		0x08</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_MASTER_ABORT" data-ref="_M/PCI_CB_BRIDGE_CTL_MASTER_ABORT">PCI_CB_BRIDGE_CTL_MASTER_ABORT</dfn>	0x20</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_CB_RESET" data-ref="_M/PCI_CB_BRIDGE_CTL_CB_RESET">PCI_CB_BRIDGE_CTL_CB_RESET</dfn>	0x40	/* CardBus reset */</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_16BIT_INT" data-ref="_M/PCI_CB_BRIDGE_CTL_16BIT_INT">PCI_CB_BRIDGE_CTL_16BIT_INT</dfn>	0x80	/* Enable interrupt for 16-bit cards */</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_PREFETCH_MEM0" data-ref="_M/PCI_CB_BRIDGE_CTL_PREFETCH_MEM0">PCI_CB_BRIDGE_CTL_PREFETCH_MEM0</dfn> 0x100	/* Prefetch enable for both memory regions */</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_PREFETCH_MEM1" data-ref="_M/PCI_CB_BRIDGE_CTL_PREFETCH_MEM1">PCI_CB_BRIDGE_CTL_PREFETCH_MEM1</dfn> 0x200</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/PCI_CB_BRIDGE_CTL_POST_WRITES" data-ref="_M/PCI_CB_BRIDGE_CTL_POST_WRITES">PCI_CB_BRIDGE_CTL_POST_WRITES</dfn>	0x400</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_SUBSYSTEM_VENDOR_ID" data-ref="_M/PCI_CB_SUBSYSTEM_VENDOR_ID">PCI_CB_SUBSYSTEM_VENDOR_ID</dfn>	0x40</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_SUBSYSTEM_ID" data-ref="_M/PCI_CB_SUBSYSTEM_ID">PCI_CB_SUBSYSTEM_ID</dfn>		0x42</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/PCI_CB_LEGACY_MODE_BASE" data-ref="_M/PCI_CB_LEGACY_MODE_BASE">PCI_CB_LEGACY_MODE_BASE</dfn>		0x44	/* 16-bit PC Card legacy mode base address (ExCa) */</u></td></tr>
<tr><th id="204">204</th><td><i>/* 0x48-0x7f reserved */</i></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* Capability lists */</i></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_LIST_ID" data-ref="_M/PCI_CAP_LIST_ID">PCI_CAP_LIST_ID</dfn>		0	/* Capability ID */</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_PM" data-ref="_M/PCI_CAP_ID_PM">PCI_CAP_ID_PM</dfn>		0x01	/* Power Management */</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_AGP" data-ref="_M/PCI_CAP_ID_AGP">PCI_CAP_ID_AGP</dfn>		0x02	/* Accelerated Graphics Port */</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_VPD" data-ref="_M/PCI_CAP_ID_VPD">PCI_CAP_ID_VPD</dfn>		0x03	/* Vital Product Data */</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_SLOTID" data-ref="_M/PCI_CAP_ID_SLOTID">PCI_CAP_ID_SLOTID</dfn>	0x04	/* Slot Identification */</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_MSI" data-ref="_M/PCI_CAP_ID_MSI">PCI_CAP_ID_MSI</dfn>		0x05	/* Message Signalled Interrupts */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_CHSWP" data-ref="_M/PCI_CAP_ID_CHSWP">PCI_CAP_ID_CHSWP</dfn>	0x06	/* CompactPCI HotSwap */</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_PCIX" data-ref="_M/PCI_CAP_ID_PCIX">PCI_CAP_ID_PCIX</dfn>	0x07	/* PCI-X */</u></td></tr>
<tr><th id="216">216</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_HT" data-ref="_M/PCI_CAP_ID_HT">PCI_CAP_ID_HT</dfn>		0x08	/* HyperTransport */</u></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_VNDR" data-ref="_M/PCI_CAP_ID_VNDR">PCI_CAP_ID_VNDR</dfn>	0x09	/* Vendor-Specific */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_DBG" data-ref="_M/PCI_CAP_ID_DBG">PCI_CAP_ID_DBG</dfn>		0x0A	/* Debug port */</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_CCRC" data-ref="_M/PCI_CAP_ID_CCRC">PCI_CAP_ID_CCRC</dfn>	0x0B	/* CompactPCI Central Resource Control */</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_SHPC" data-ref="_M/PCI_CAP_ID_SHPC">PCI_CAP_ID_SHPC</dfn>	0x0C	/* PCI Standard Hot-Plug Controller */</u></td></tr>
<tr><th id="221">221</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_SSVID" data-ref="_M/PCI_CAP_ID_SSVID">PCI_CAP_ID_SSVID</dfn>	0x0D	/* Bridge subsystem vendor/device ID */</u></td></tr>
<tr><th id="222">222</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_AGP3" data-ref="_M/PCI_CAP_ID_AGP3">PCI_CAP_ID_AGP3</dfn>	0x0E	/* AGP Target PCI-PCI bridge */</u></td></tr>
<tr><th id="223">223</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_SECDEV" data-ref="_M/PCI_CAP_ID_SECDEV">PCI_CAP_ID_SECDEV</dfn>	0x0F	/* Secure Device */</u></td></tr>
<tr><th id="224">224</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_EXP" data-ref="_M/PCI_CAP_ID_EXP">PCI_CAP_ID_EXP</dfn>		0x10	/* PCI Express */</u></td></tr>
<tr><th id="225">225</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_MSIX" data-ref="_M/PCI_CAP_ID_MSIX">PCI_CAP_ID_MSIX</dfn>	0x11	/* MSI-X */</u></td></tr>
<tr><th id="226">226</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_SATA" data-ref="_M/PCI_CAP_ID_SATA">PCI_CAP_ID_SATA</dfn>	0x12	/* SATA Data/Index Conf. */</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_AF" data-ref="_M/PCI_CAP_ID_AF">PCI_CAP_ID_AF</dfn>		0x13	/* PCI Advanced Features */</u></td></tr>
<tr><th id="228">228</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_EA" data-ref="_M/PCI_CAP_ID_EA">PCI_CAP_ID_EA</dfn>		0x14	/* PCI Enhanced Allocation */</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/PCI_CAP_ID_MAX" data-ref="_M/PCI_CAP_ID_MAX">PCI_CAP_ID_MAX</dfn>		PCI_CAP_ID_EA</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_LIST_NEXT" data-ref="_M/PCI_CAP_LIST_NEXT">PCI_CAP_LIST_NEXT</dfn>	1	/* Next capability in the list */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_FLAGS" data-ref="_M/PCI_CAP_FLAGS">PCI_CAP_FLAGS</dfn>		2	/* Capability defined flags (16 bits) */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_SIZEOF" data-ref="_M/PCI_CAP_SIZEOF">PCI_CAP_SIZEOF</dfn>		4</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* Power Management Registers */</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_PMC" data-ref="_M/PCI_PM_PMC">PCI_PM_PMC</dfn>		2	/* PM Capabilities Register */</u></td></tr>
<tr><th id="237">237</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_VER_MASK" data-ref="_M/PCI_PM_CAP_VER_MASK">PCI_PM_CAP_VER_MASK</dfn>	0x0007	/* Version */</u></td></tr>
<tr><th id="238">238</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_CLOCK" data-ref="_M/PCI_PM_CAP_PME_CLOCK">PCI_PM_CAP_PME_CLOCK</dfn>	0x0008	/* PME clock required */</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_RESERVED" data-ref="_M/PCI_PM_CAP_RESERVED">PCI_PM_CAP_RESERVED</dfn>    0x0010  /* Reserved field */</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_DSI" data-ref="_M/PCI_PM_CAP_DSI">PCI_PM_CAP_DSI</dfn>		0x0020	/* Device specific initialization */</u></td></tr>
<tr><th id="241">241</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_AUX_POWER" data-ref="_M/PCI_PM_CAP_AUX_POWER">PCI_PM_CAP_AUX_POWER</dfn>	0x01C0	/* Auxiliary power support mask */</u></td></tr>
<tr><th id="242">242</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_D1" data-ref="_M/PCI_PM_CAP_D1">PCI_PM_CAP_D1</dfn>		0x0200	/* D1 power state support */</u></td></tr>
<tr><th id="243">243</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_D2" data-ref="_M/PCI_PM_CAP_D2">PCI_PM_CAP_D2</dfn>		0x0400	/* D2 power state support */</u></td></tr>
<tr><th id="244">244</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME" data-ref="_M/PCI_PM_CAP_PME">PCI_PM_CAP_PME</dfn>		0x0800	/* PME pin supported */</u></td></tr>
<tr><th id="245">245</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_MASK" data-ref="_M/PCI_PM_CAP_PME_MASK">PCI_PM_CAP_PME_MASK</dfn>	0xF800	/* PME Mask of all supported states */</u></td></tr>
<tr><th id="246">246</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_D0" data-ref="_M/PCI_PM_CAP_PME_D0">PCI_PM_CAP_PME_D0</dfn>	0x0800	/* PME# from D0 */</u></td></tr>
<tr><th id="247">247</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_D1" data-ref="_M/PCI_PM_CAP_PME_D1">PCI_PM_CAP_PME_D1</dfn>	0x1000	/* PME# from D1 */</u></td></tr>
<tr><th id="248">248</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_D2" data-ref="_M/PCI_PM_CAP_PME_D2">PCI_PM_CAP_PME_D2</dfn>	0x2000	/* PME# from D2 */</u></td></tr>
<tr><th id="249">249</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_D3" data-ref="_M/PCI_PM_CAP_PME_D3">PCI_PM_CAP_PME_D3</dfn>	0x4000	/* PME# from D3 (hot) */</u></td></tr>
<tr><th id="250">250</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_D3cold" data-ref="_M/PCI_PM_CAP_PME_D3cold">PCI_PM_CAP_PME_D3cold</dfn>	0x8000	/* PME# from D3 (cold) */</u></td></tr>
<tr><th id="251">251</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CAP_PME_SHIFT" data-ref="_M/PCI_PM_CAP_PME_SHIFT">PCI_PM_CAP_PME_SHIFT</dfn>	11	/* Start of the PME Mask in PMC */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL" data-ref="_M/PCI_PM_CTRL">PCI_PM_CTRL</dfn>		4	/* PM control and status register */</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_STATE_MASK" data-ref="_M/PCI_PM_CTRL_STATE_MASK">PCI_PM_CTRL_STATE_MASK</dfn>	0x0003	/* Current power state (D0 to D3) */</u></td></tr>
<tr><th id="254">254</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_NO_SOFT_RESET" data-ref="_M/PCI_PM_CTRL_NO_SOFT_RESET">PCI_PM_CTRL_NO_SOFT_RESET</dfn>	0x0008	/* No reset for D3hot-&gt;D0 */</u></td></tr>
<tr><th id="255">255</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_PME_ENABLE" data-ref="_M/PCI_PM_CTRL_PME_ENABLE">PCI_PM_CTRL_PME_ENABLE</dfn>	0x0100	/* PME pin enable */</u></td></tr>
<tr><th id="256">256</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_DATA_SEL_MASK" data-ref="_M/PCI_PM_CTRL_DATA_SEL_MASK">PCI_PM_CTRL_DATA_SEL_MASK</dfn>	0x1e00	/* Data select (??) */</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_DATA_SCALE_MASK" data-ref="_M/PCI_PM_CTRL_DATA_SCALE_MASK">PCI_PM_CTRL_DATA_SCALE_MASK</dfn>	0x6000	/* Data scale (??) */</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_CTRL_PME_STATUS" data-ref="_M/PCI_PM_CTRL_PME_STATUS">PCI_PM_CTRL_PME_STATUS</dfn>	0x8000	/* PME pin status */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_PPB_EXTENSIONS" data-ref="_M/PCI_PM_PPB_EXTENSIONS">PCI_PM_PPB_EXTENSIONS</dfn>	6	/* PPB support extensions (??) */</u></td></tr>
<tr><th id="260">260</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_PPB_B2_B3" data-ref="_M/PCI_PM_PPB_B2_B3">PCI_PM_PPB_B2_B3</dfn>	0x40	/* Stop clock when in D3hot (??) */</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/PCI_PM_BPCC_ENABLE" data-ref="_M/PCI_PM_BPCC_ENABLE">PCI_PM_BPCC_ENABLE</dfn>	0x80	/* Bus power/clock control enable (??) */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_DATA_REGISTER" data-ref="_M/PCI_PM_DATA_REGISTER">PCI_PM_DATA_REGISTER</dfn>	7	/* (??) */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_SIZEOF" data-ref="_M/PCI_PM_SIZEOF">PCI_PM_SIZEOF</dfn>		8</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* AGP registers */</i></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_VERSION" data-ref="_M/PCI_AGP_VERSION">PCI_AGP_VERSION</dfn>		2	/* BCD version number */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_RFU" data-ref="_M/PCI_AGP_RFU">PCI_AGP_RFU</dfn>		3	/* Rest of capability flags */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_STATUS" data-ref="_M/PCI_AGP_STATUS">PCI_AGP_STATUS</dfn>		4	/* Status register */</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_RQ_MASK" data-ref="_M/PCI_AGP_STATUS_RQ_MASK">PCI_AGP_STATUS_RQ_MASK</dfn>	0xff000000	/* Maximum number of requests - 1 */</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_SBA" data-ref="_M/PCI_AGP_STATUS_SBA">PCI_AGP_STATUS_SBA</dfn>	0x0200	/* Sideband addressing supported */</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_64BIT" data-ref="_M/PCI_AGP_STATUS_64BIT">PCI_AGP_STATUS_64BIT</dfn>	0x0020	/* 64-bit addressing supported */</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_FW" data-ref="_M/PCI_AGP_STATUS_FW">PCI_AGP_STATUS_FW</dfn>	0x0010	/* FW transfers supported */</u></td></tr>
<tr><th id="274">274</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_RATE4" data-ref="_M/PCI_AGP_STATUS_RATE4">PCI_AGP_STATUS_RATE4</dfn>	0x0004	/* 4x transfer rate supported */</u></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_RATE2" data-ref="_M/PCI_AGP_STATUS_RATE2">PCI_AGP_STATUS_RATE2</dfn>	0x0002	/* 2x transfer rate supported */</u></td></tr>
<tr><th id="276">276</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_STATUS_RATE1" data-ref="_M/PCI_AGP_STATUS_RATE1">PCI_AGP_STATUS_RATE1</dfn>	0x0001	/* 1x transfer rate supported */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_COMMAND" data-ref="_M/PCI_AGP_COMMAND">PCI_AGP_COMMAND</dfn>		8	/* Control register */</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_RQ_MASK" data-ref="_M/PCI_AGP_COMMAND_RQ_MASK">PCI_AGP_COMMAND_RQ_MASK</dfn> 0xff000000  /* Master: Maximum number of requests */</u></td></tr>
<tr><th id="279">279</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_SBA" data-ref="_M/PCI_AGP_COMMAND_SBA">PCI_AGP_COMMAND_SBA</dfn>	0x0200	/* Sideband addressing enabled */</u></td></tr>
<tr><th id="280">280</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_AGP" data-ref="_M/PCI_AGP_COMMAND_AGP">PCI_AGP_COMMAND_AGP</dfn>	0x0100	/* Allow processing of AGP transactions */</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_64BIT" data-ref="_M/PCI_AGP_COMMAND_64BIT">PCI_AGP_COMMAND_64BIT</dfn>	0x0020	/* Allow processing of 64-bit addresses */</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_FW" data-ref="_M/PCI_AGP_COMMAND_FW">PCI_AGP_COMMAND_FW</dfn>	0x0010	/* Force FW transfers */</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_RATE4" data-ref="_M/PCI_AGP_COMMAND_RATE4">PCI_AGP_COMMAND_RATE4</dfn>	0x0004	/* Use 4x rate */</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_RATE2" data-ref="_M/PCI_AGP_COMMAND_RATE2">PCI_AGP_COMMAND_RATE2</dfn>	0x0002	/* Use 2x rate */</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/PCI_AGP_COMMAND_RATE1" data-ref="_M/PCI_AGP_COMMAND_RATE1">PCI_AGP_COMMAND_RATE1</dfn>	0x0001	/* Use 1x rate */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_SIZEOF" data-ref="_M/PCI_AGP_SIZEOF">PCI_AGP_SIZEOF</dfn>		12</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* Vital Product Data */</i></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_ADDR" data-ref="_M/PCI_VPD_ADDR">PCI_VPD_ADDR</dfn>		2	/* Address to access (15 bits!) */</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/PCI_VPD_ADDR_MASK" data-ref="_M/PCI_VPD_ADDR_MASK">PCI_VPD_ADDR_MASK</dfn>	0x7fff	/* Address mask */</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/PCI_VPD_ADDR_F" data-ref="_M/PCI_VPD_ADDR_F">PCI_VPD_ADDR_F</dfn>		0x8000	/* Write 0, 1 indicates completion */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_DATA" data-ref="_M/PCI_VPD_DATA">PCI_VPD_DATA</dfn>		4	/* 32-bits of data returned here */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_VPD_SIZEOF" data-ref="_M/PCI_CAP_VPD_SIZEOF">PCI_CAP_VPD_SIZEOF</dfn>	8</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i>/* Slot Identification */</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/PCI_SID_ESR" data-ref="_M/PCI_SID_ESR">PCI_SID_ESR</dfn>		2	/* Expansion Slot Register */</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/PCI_SID_ESR_NSLOTS" data-ref="_M/PCI_SID_ESR_NSLOTS">PCI_SID_ESR_NSLOTS</dfn>	0x1f	/* Number of expansion slots available */</u></td></tr>
<tr><th id="300">300</th><td><u>#define  <dfn class="macro" id="_M/PCI_SID_ESR_FIC" data-ref="_M/PCI_SID_ESR_FIC">PCI_SID_ESR_FIC</dfn>	0x20	/* First In Chassis Flag */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/PCI_SID_CHASSIS_NR" data-ref="_M/PCI_SID_CHASSIS_NR">PCI_SID_CHASSIS_NR</dfn>	3	/* Chassis Number */</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Message Signalled Interrupts registers */</i></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS" data-ref="_M/PCI_MSI_FLAGS">PCI_MSI_FLAGS</dfn>		2	/* Message Control */</u></td></tr>
<tr><th id="306">306</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSI_FLAGS_ENABLE" data-ref="_M/PCI_MSI_FLAGS_ENABLE">PCI_MSI_FLAGS_ENABLE</dfn>	0x0001	/* MSI feature enabled */</u></td></tr>
<tr><th id="307">307</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSI_FLAGS_QMASK" data-ref="_M/PCI_MSI_FLAGS_QMASK">PCI_MSI_FLAGS_QMASK</dfn>	0x000e	/* Maximum queue size available */</u></td></tr>
<tr><th id="308">308</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSI_FLAGS_QSIZE" data-ref="_M/PCI_MSI_FLAGS_QSIZE">PCI_MSI_FLAGS_QSIZE</dfn>	0x0070	/* Message queue size configured */</u></td></tr>
<tr><th id="309">309</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSI_FLAGS_64BIT" data-ref="_M/PCI_MSI_FLAGS_64BIT">PCI_MSI_FLAGS_64BIT</dfn>	0x0080	/* 64-bit addresses allowed */</u></td></tr>
<tr><th id="310">310</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSI_FLAGS_MASKBIT" data-ref="_M/PCI_MSI_FLAGS_MASKBIT">PCI_MSI_FLAGS_MASKBIT</dfn>	0x0100	/* Per-vector masking capable */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_RFU" data-ref="_M/PCI_MSI_RFU">PCI_MSI_RFU</dfn>		3	/* Rest of capability flags */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_ADDRESS_LO" data-ref="_M/PCI_MSI_ADDRESS_LO">PCI_MSI_ADDRESS_LO</dfn>	4	/* Lower 32 bits */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_ADDRESS_HI" data-ref="_M/PCI_MSI_ADDRESS_HI">PCI_MSI_ADDRESS_HI</dfn>	8	/* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_DATA_32" data-ref="_M/PCI_MSI_DATA_32">PCI_MSI_DATA_32</dfn>		8	/* 16 bits of data for 32-bit devices */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_MASK_32" data-ref="_M/PCI_MSI_MASK_32">PCI_MSI_MASK_32</dfn>		12	/* Mask bits register for 32-bit devices */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_PENDING_32" data-ref="_M/PCI_MSI_PENDING_32">PCI_MSI_PENDING_32</dfn>	16	/* Pending intrs for 32-bit devices */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_DATA_64" data-ref="_M/PCI_MSI_DATA_64">PCI_MSI_DATA_64</dfn>		12	/* 16 bits of data for 64-bit devices */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_MASK_64" data-ref="_M/PCI_MSI_MASK_64">PCI_MSI_MASK_64</dfn>		16	/* Mask bits register for 64-bit devices */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_PENDING_64" data-ref="_M/PCI_MSI_PENDING_64">PCI_MSI_PENDING_64</dfn>	20	/* Pending intrs for 64-bit devices */</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* MSI-X registers */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_FLAGS" data-ref="_M/PCI_MSIX_FLAGS">PCI_MSIX_FLAGS</dfn>		2	/* Message Control */</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_FLAGS_QSIZE" data-ref="_M/PCI_MSIX_FLAGS_QSIZE">PCI_MSIX_FLAGS_QSIZE</dfn>	0x07FF	/* Table size */</u></td></tr>
<tr><th id="324">324</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_FLAGS_MASKALL" data-ref="_M/PCI_MSIX_FLAGS_MASKALL">PCI_MSIX_FLAGS_MASKALL</dfn>	0x4000	/* Mask all vectors for this function */</u></td></tr>
<tr><th id="325">325</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_FLAGS_ENABLE" data-ref="_M/PCI_MSIX_FLAGS_ENABLE">PCI_MSIX_FLAGS_ENABLE</dfn>	0x8000	/* MSI-X enable */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_TABLE" data-ref="_M/PCI_MSIX_TABLE">PCI_MSIX_TABLE</dfn>		4	/* Table offset */</u></td></tr>
<tr><th id="327">327</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_TABLE_BIR" data-ref="_M/PCI_MSIX_TABLE_BIR">PCI_MSIX_TABLE_BIR</dfn>	0x00000007 /* BAR index */</u></td></tr>
<tr><th id="328">328</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_TABLE_OFFSET" data-ref="_M/PCI_MSIX_TABLE_OFFSET">PCI_MSIX_TABLE_OFFSET</dfn>	0xfffffff8 /* Offset into specified BAR */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_PBA" data-ref="_M/PCI_MSIX_PBA">PCI_MSIX_PBA</dfn>		8	/* Pending Bit Array offset */</u></td></tr>
<tr><th id="330">330</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_PBA_BIR" data-ref="_M/PCI_MSIX_PBA_BIR">PCI_MSIX_PBA_BIR</dfn>	0x00000007 /* BAR index */</u></td></tr>
<tr><th id="331">331</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_PBA_OFFSET" data-ref="_M/PCI_MSIX_PBA_OFFSET">PCI_MSIX_PBA_OFFSET</dfn>	0xfffffff8 /* Offset into specified BAR */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_FLAGS_BIRMASK" data-ref="_M/PCI_MSIX_FLAGS_BIRMASK">PCI_MSIX_FLAGS_BIRMASK</dfn>	PCI_MSIX_PBA_BIR /* deprecated */</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_MSIX_SIZEOF" data-ref="_M/PCI_CAP_MSIX_SIZEOF">PCI_CAP_MSIX_SIZEOF</dfn>	12	/* size of MSIX registers */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/* MSI-X Table entry format */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/PCI_MSIX_ENTRY_SIZE" data-ref="_M/PCI_MSIX_ENTRY_SIZE">PCI_MSIX_ENTRY_SIZE</dfn>		16</u></td></tr>
<tr><th id="337">337</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_ENTRY_LOWER_ADDR" data-ref="_M/PCI_MSIX_ENTRY_LOWER_ADDR">PCI_MSIX_ENTRY_LOWER_ADDR</dfn>	0</u></td></tr>
<tr><th id="338">338</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_ENTRY_UPPER_ADDR" data-ref="_M/PCI_MSIX_ENTRY_UPPER_ADDR">PCI_MSIX_ENTRY_UPPER_ADDR</dfn>	4</u></td></tr>
<tr><th id="339">339</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_ENTRY_DATA" data-ref="_M/PCI_MSIX_ENTRY_DATA">PCI_MSIX_ENTRY_DATA</dfn>		8</u></td></tr>
<tr><th id="340">340</th><td><u>#define  <dfn class="macro" id="_M/PCI_MSIX_ENTRY_VECTOR_CTRL" data-ref="_M/PCI_MSIX_ENTRY_VECTOR_CTRL">PCI_MSIX_ENTRY_VECTOR_CTRL</dfn>	12</u></td></tr>
<tr><th id="341">341</th><td><u>#define   <dfn class="macro" id="_M/PCI_MSIX_ENTRY_CTRL_MASKBIT" data-ref="_M/PCI_MSIX_ENTRY_CTRL_MASKBIT">PCI_MSIX_ENTRY_CTRL_MASKBIT</dfn>	1</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* CompactPCI Hotswap Register */</i></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_CSR" data-ref="_M/PCI_CHSWP_CSR">PCI_CHSWP_CSR</dfn>		2	/* Control and Status Register */</u></td></tr>
<tr><th id="346">346</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_DHA" data-ref="_M/PCI_CHSWP_DHA">PCI_CHSWP_DHA</dfn>		0x01	/* Device Hiding Arm */</u></td></tr>
<tr><th id="347">347</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_EIM" data-ref="_M/PCI_CHSWP_EIM">PCI_CHSWP_EIM</dfn>		0x02	/* ENUM# Signal Mask */</u></td></tr>
<tr><th id="348">348</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_PIE" data-ref="_M/PCI_CHSWP_PIE">PCI_CHSWP_PIE</dfn>		0x04	/* Pending Insert or Extract */</u></td></tr>
<tr><th id="349">349</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_LOO" data-ref="_M/PCI_CHSWP_LOO">PCI_CHSWP_LOO</dfn>		0x08	/* LED On / Off */</u></td></tr>
<tr><th id="350">350</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_PI" data-ref="_M/PCI_CHSWP_PI">PCI_CHSWP_PI</dfn>		0x30	/* Programming Interface */</u></td></tr>
<tr><th id="351">351</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_EXT" data-ref="_M/PCI_CHSWP_EXT">PCI_CHSWP_EXT</dfn>		0x40	/* ENUM# status - extraction */</u></td></tr>
<tr><th id="352">352</th><td><u>#define  <dfn class="macro" id="_M/PCI_CHSWP_INS" data-ref="_M/PCI_CHSWP_INS">PCI_CHSWP_INS</dfn>		0x80	/* ENUM# status - insertion */</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* PCI Advanced Feature registers */</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/PCI_AF_LENGTH" data-ref="_M/PCI_AF_LENGTH">PCI_AF_LENGTH</dfn>		2</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/PCI_AF_CAP" data-ref="_M/PCI_AF_CAP">PCI_AF_CAP</dfn>		3</u></td></tr>
<tr><th id="358">358</th><td><u>#define  <dfn class="macro" id="_M/PCI_AF_CAP_TP" data-ref="_M/PCI_AF_CAP_TP">PCI_AF_CAP_TP</dfn>		0x01</u></td></tr>
<tr><th id="359">359</th><td><u>#define  <dfn class="macro" id="_M/PCI_AF_CAP_FLR" data-ref="_M/PCI_AF_CAP_FLR">PCI_AF_CAP_FLR</dfn>		0x02</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/PCI_AF_CTRL" data-ref="_M/PCI_AF_CTRL">PCI_AF_CTRL</dfn>		4</u></td></tr>
<tr><th id="361">361</th><td><u>#define  <dfn class="macro" id="_M/PCI_AF_CTRL_FLR" data-ref="_M/PCI_AF_CTRL_FLR">PCI_AF_CTRL_FLR</dfn>	0x01</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/PCI_AF_STATUS" data-ref="_M/PCI_AF_STATUS">PCI_AF_STATUS</dfn>		5</u></td></tr>
<tr><th id="363">363</th><td><u>#define  <dfn class="macro" id="_M/PCI_AF_STATUS_TP" data-ref="_M/PCI_AF_STATUS_TP">PCI_AF_STATUS_TP</dfn>	0x01</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_AF_SIZEOF" data-ref="_M/PCI_CAP_AF_SIZEOF">PCI_CAP_AF_SIZEOF</dfn>	6	/* size of AF registers */</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* PCI Enhanced Allocation registers */</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_NUM_ENT" data-ref="_M/PCI_EA_NUM_ENT">PCI_EA_NUM_ENT</dfn>		2	/* Number of Capability Entries */</u></td></tr>
<tr><th id="369">369</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_NUM_ENT_MASK" data-ref="_M/PCI_EA_NUM_ENT_MASK">PCI_EA_NUM_ENT_MASK</dfn>	0x3f	/* Num Entries Mask */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_FIRST_ENT" data-ref="_M/PCI_EA_FIRST_ENT">PCI_EA_FIRST_ENT</dfn>	4	/* First EA Entry in List */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_FIRST_ENT_BRIDGE" data-ref="_M/PCI_EA_FIRST_ENT_BRIDGE">PCI_EA_FIRST_ENT_BRIDGE</dfn>	8	/* First EA Entry for Bridges */</u></td></tr>
<tr><th id="372">372</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_ES" data-ref="_M/PCI_EA_ES">PCI_EA_ES</dfn>		0x00000007 /* Entry Size */</u></td></tr>
<tr><th id="373">373</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_BEI" data-ref="_M/PCI_EA_BEI">PCI_EA_BEI</dfn>		0x000000f0 /* BAR Equivalent Indicator */</u></td></tr>
<tr><th id="374">374</th><td><i>/* 0-5 map to BARs 0-5 respectively */</i></td></tr>
<tr><th id="375">375</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_BAR0" data-ref="_M/PCI_EA_BEI_BAR0">PCI_EA_BEI_BAR0</dfn>		0</u></td></tr>
<tr><th id="376">376</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_BAR5" data-ref="_M/PCI_EA_BEI_BAR5">PCI_EA_BEI_BAR5</dfn>		5</u></td></tr>
<tr><th id="377">377</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_BRIDGE" data-ref="_M/PCI_EA_BEI_BRIDGE">PCI_EA_BEI_BRIDGE</dfn>		6	/* Resource behind bridge */</u></td></tr>
<tr><th id="378">378</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_ENI" data-ref="_M/PCI_EA_BEI_ENI">PCI_EA_BEI_ENI</dfn>		7	/* Equivalent Not Indicated */</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_ROM" data-ref="_M/PCI_EA_BEI_ROM">PCI_EA_BEI_ROM</dfn>		8	/* Expansion ROM */</u></td></tr>
<tr><th id="380">380</th><td><i>/* 9-14 map to VF BARs 0-5 respectively */</i></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_VF_BAR0" data-ref="_M/PCI_EA_BEI_VF_BAR0">PCI_EA_BEI_VF_BAR0</dfn>		9</u></td></tr>
<tr><th id="382">382</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_VF_BAR5" data-ref="_M/PCI_EA_BEI_VF_BAR5">PCI_EA_BEI_VF_BAR5</dfn>		14</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_BEI_RESERVED" data-ref="_M/PCI_EA_BEI_RESERVED">PCI_EA_BEI_RESERVED</dfn>		15	/* Reserved - Treat like ENI */</u></td></tr>
<tr><th id="384">384</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_PP" data-ref="_M/PCI_EA_PP">PCI_EA_PP</dfn>		0x0000ff00	/* Primary Properties */</u></td></tr>
<tr><th id="385">385</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_SP" data-ref="_M/PCI_EA_SP">PCI_EA_SP</dfn>		0x00ff0000	/* Secondary Properties */</u></td></tr>
<tr><th id="386">386</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_MEM" data-ref="_M/PCI_EA_P_MEM">PCI_EA_P_MEM</dfn>			0x00	/* Non-Prefetch Memory */</u></td></tr>
<tr><th id="387">387</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_MEM_PREFETCH" data-ref="_M/PCI_EA_P_MEM_PREFETCH">PCI_EA_P_MEM_PREFETCH</dfn>		0x01	/* Prefetchable Memory */</u></td></tr>
<tr><th id="388">388</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_IO" data-ref="_M/PCI_EA_P_IO">PCI_EA_P_IO</dfn>			0x02	/* I/O Space */</u></td></tr>
<tr><th id="389">389</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_VF_MEM_PREFETCH" data-ref="_M/PCI_EA_P_VF_MEM_PREFETCH">PCI_EA_P_VF_MEM_PREFETCH</dfn>	0x03	/* VF Prefetchable Memory */</u></td></tr>
<tr><th id="390">390</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_VF_MEM" data-ref="_M/PCI_EA_P_VF_MEM">PCI_EA_P_VF_MEM</dfn>		0x04	/* VF Non-Prefetch Memory */</u></td></tr>
<tr><th id="391">391</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_BRIDGE_MEM" data-ref="_M/PCI_EA_P_BRIDGE_MEM">PCI_EA_P_BRIDGE_MEM</dfn>		0x05	/* Bridge Non-Prefetch Memory */</u></td></tr>
<tr><th id="392">392</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_BRIDGE_MEM_PREFETCH" data-ref="_M/PCI_EA_P_BRIDGE_MEM_PREFETCH">PCI_EA_P_BRIDGE_MEM_PREFETCH</dfn>	0x06	/* Bridge Prefetchable Memory */</u></td></tr>
<tr><th id="393">393</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_BRIDGE_IO" data-ref="_M/PCI_EA_P_BRIDGE_IO">PCI_EA_P_BRIDGE_IO</dfn>		0x07	/* Bridge I/O Space */</u></td></tr>
<tr><th id="394">394</th><td><i>/* 0x08-0xfc reserved */</i></td></tr>
<tr><th id="395">395</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_MEM_RESERVED" data-ref="_M/PCI_EA_P_MEM_RESERVED">PCI_EA_P_MEM_RESERVED</dfn>		0xfd	/* Reserved Memory */</u></td></tr>
<tr><th id="396">396</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_IO_RESERVED" data-ref="_M/PCI_EA_P_IO_RESERVED">PCI_EA_P_IO_RESERVED</dfn>		0xfe	/* Reserved I/O Space */</u></td></tr>
<tr><th id="397">397</th><td><u>#define   <dfn class="macro" id="_M/PCI_EA_P_UNAVAILABLE" data-ref="_M/PCI_EA_P_UNAVAILABLE">PCI_EA_P_UNAVAILABLE</dfn>		0xff	/* Entry Unavailable */</u></td></tr>
<tr><th id="398">398</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_WRITABLE" data-ref="_M/PCI_EA_WRITABLE">PCI_EA_WRITABLE</dfn>	0x40000000	/* Writable: 1 = RW, 0 = HwInit */</u></td></tr>
<tr><th id="399">399</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_ENABLE" data-ref="_M/PCI_EA_ENABLE">PCI_EA_ENABLE</dfn>		0x80000000	/* Enable for this entry */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_BASE" data-ref="_M/PCI_EA_BASE">PCI_EA_BASE</dfn>		4		/* Base Address Offset */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/PCI_EA_MAX_OFFSET" data-ref="_M/PCI_EA_MAX_OFFSET">PCI_EA_MAX_OFFSET</dfn>	8		/* MaxOffset (resource length) */</u></td></tr>
<tr><th id="402">402</th><td><i>/* bit 0 is reserved */</i></td></tr>
<tr><th id="403">403</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_IS_64" data-ref="_M/PCI_EA_IS_64">PCI_EA_IS_64</dfn>		0x00000002	/* 64-bit field flag */</u></td></tr>
<tr><th id="404">404</th><td><u>#define  <dfn class="macro" id="_M/PCI_EA_FIELD_MASK" data-ref="_M/PCI_EA_FIELD_MASK">PCI_EA_FIELD_MASK</dfn>	0xfffffffc	/* For Base &amp; Max Offset */</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* PCI-X registers (Type 0 (non-bridge) devices) */</i></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/PCI_X_CMD" data-ref="_M/PCI_X_CMD">PCI_X_CMD</dfn>		2	/* Modes &amp; Features */</u></td></tr>
<tr><th id="409">409</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_DPERR_E" data-ref="_M/PCI_X_CMD_DPERR_E">PCI_X_CMD_DPERR_E</dfn>	0x0001	/* Data Parity Error Recovery Enable */</u></td></tr>
<tr><th id="410">410</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_ERO" data-ref="_M/PCI_X_CMD_ERO">PCI_X_CMD_ERO</dfn>		0x0002	/* Enable Relaxed Ordering */</u></td></tr>
<tr><th id="411">411</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_READ_512" data-ref="_M/PCI_X_CMD_READ_512">PCI_X_CMD_READ_512</dfn>	0x0000	/* 512 byte maximum read byte count */</u></td></tr>
<tr><th id="412">412</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_READ_1K" data-ref="_M/PCI_X_CMD_READ_1K">PCI_X_CMD_READ_1K</dfn>	0x0004	/* 1Kbyte maximum read byte count */</u></td></tr>
<tr><th id="413">413</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_READ_2K" data-ref="_M/PCI_X_CMD_READ_2K">PCI_X_CMD_READ_2K</dfn>	0x0008	/* 2Kbyte maximum read byte count */</u></td></tr>
<tr><th id="414">414</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_READ_4K" data-ref="_M/PCI_X_CMD_READ_4K">PCI_X_CMD_READ_4K</dfn>	0x000c	/* 4Kbyte maximum read byte count */</u></td></tr>
<tr><th id="415">415</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_MAX_READ" data-ref="_M/PCI_X_CMD_MAX_READ">PCI_X_CMD_MAX_READ</dfn>	0x000c	/* Max Memory Read Byte Count */</u></td></tr>
<tr><th id="416">416</th><td>				<i>/* Max # of outstanding split transactions */</i></td></tr>
<tr><th id="417">417</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_1" data-ref="_M/PCI_X_CMD_SPLIT_1">PCI_X_CMD_SPLIT_1</dfn>	0x0000	/* Max 1 */</u></td></tr>
<tr><th id="418">418</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_2" data-ref="_M/PCI_X_CMD_SPLIT_2">PCI_X_CMD_SPLIT_2</dfn>	0x0010	/* Max 2 */</u></td></tr>
<tr><th id="419">419</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_3" data-ref="_M/PCI_X_CMD_SPLIT_3">PCI_X_CMD_SPLIT_3</dfn>	0x0020	/* Max 3 */</u></td></tr>
<tr><th id="420">420</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_4" data-ref="_M/PCI_X_CMD_SPLIT_4">PCI_X_CMD_SPLIT_4</dfn>	0x0030	/* Max 4 */</u></td></tr>
<tr><th id="421">421</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_8" data-ref="_M/PCI_X_CMD_SPLIT_8">PCI_X_CMD_SPLIT_8</dfn>	0x0040	/* Max 8 */</u></td></tr>
<tr><th id="422">422</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_12" data-ref="_M/PCI_X_CMD_SPLIT_12">PCI_X_CMD_SPLIT_12</dfn>	0x0050	/* Max 12 */</u></td></tr>
<tr><th id="423">423</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_16" data-ref="_M/PCI_X_CMD_SPLIT_16">PCI_X_CMD_SPLIT_16</dfn>	0x0060	/* Max 16 */</u></td></tr>
<tr><th id="424">424</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_SPLIT_32" data-ref="_M/PCI_X_CMD_SPLIT_32">PCI_X_CMD_SPLIT_32</dfn>	0x0070	/* Max 32 */</u></td></tr>
<tr><th id="425">425</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_MAX_SPLIT" data-ref="_M/PCI_X_CMD_MAX_SPLIT">PCI_X_CMD_MAX_SPLIT</dfn>	0x0070	/* Max Outstanding Split Transactions */</u></td></tr>
<tr><th id="426">426</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_CMD_VERSION" data-ref="_M/PCI_X_CMD_VERSION">PCI_X_CMD_VERSION</dfn>(x)	(((x) &gt;&gt; 12) &amp; 3) /* Version */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/PCI_X_STATUS" data-ref="_M/PCI_X_STATUS">PCI_X_STATUS</dfn>		4	/* PCI-X capabilities */</u></td></tr>
<tr><th id="428">428</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_DEVFN" data-ref="_M/PCI_X_STATUS_DEVFN">PCI_X_STATUS_DEVFN</dfn>	0x000000ff	/* A copy of devfn */</u></td></tr>
<tr><th id="429">429</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_BUS" data-ref="_M/PCI_X_STATUS_BUS">PCI_X_STATUS_BUS</dfn>	0x0000ff00	/* A copy of bus nr */</u></td></tr>
<tr><th id="430">430</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_64BIT" data-ref="_M/PCI_X_STATUS_64BIT">PCI_X_STATUS_64BIT</dfn>	0x00010000	/* 64-bit device */</u></td></tr>
<tr><th id="431">431</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_133MHZ" data-ref="_M/PCI_X_STATUS_133MHZ">PCI_X_STATUS_133MHZ</dfn>	0x00020000	/* 133 MHz capable */</u></td></tr>
<tr><th id="432">432</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_SPL_DISC" data-ref="_M/PCI_X_STATUS_SPL_DISC">PCI_X_STATUS_SPL_DISC</dfn>	0x00040000	/* Split Completion Discarded */</u></td></tr>
<tr><th id="433">433</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_UNX_SPL" data-ref="_M/PCI_X_STATUS_UNX_SPL">PCI_X_STATUS_UNX_SPL</dfn>	0x00080000	/* Unexpected Split Completion */</u></td></tr>
<tr><th id="434">434</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_COMPLEX" data-ref="_M/PCI_X_STATUS_COMPLEX">PCI_X_STATUS_COMPLEX</dfn>	0x00100000	/* Device Complexity */</u></td></tr>
<tr><th id="435">435</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_MAX_READ" data-ref="_M/PCI_X_STATUS_MAX_READ">PCI_X_STATUS_MAX_READ</dfn>	0x00600000	/* Designed Max Memory Read Count */</u></td></tr>
<tr><th id="436">436</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_MAX_SPLIT" data-ref="_M/PCI_X_STATUS_MAX_SPLIT">PCI_X_STATUS_MAX_SPLIT</dfn>	0x03800000	/* Designed Max Outstanding Split Transactions */</u></td></tr>
<tr><th id="437">437</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_MAX_CUM" data-ref="_M/PCI_X_STATUS_MAX_CUM">PCI_X_STATUS_MAX_CUM</dfn>	0x1c000000	/* Designed Max Cumulative Read Size */</u></td></tr>
<tr><th id="438">438</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_SPL_ERR" data-ref="_M/PCI_X_STATUS_SPL_ERR">PCI_X_STATUS_SPL_ERR</dfn>	0x20000000	/* Rcvd Split Completion Error Msg */</u></td></tr>
<tr><th id="439">439</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_266MHZ" data-ref="_M/PCI_X_STATUS_266MHZ">PCI_X_STATUS_266MHZ</dfn>	0x40000000	/* 266 MHz capable */</u></td></tr>
<tr><th id="440">440</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_STATUS_533MHZ" data-ref="_M/PCI_X_STATUS_533MHZ">PCI_X_STATUS_533MHZ</dfn>	0x80000000	/* 533 MHz capable */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/PCI_X_ECC_CSR" data-ref="_M/PCI_X_ECC_CSR">PCI_X_ECC_CSR</dfn>		8	/* ECC control and status */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_PCIX_SIZEOF_V0" data-ref="_M/PCI_CAP_PCIX_SIZEOF_V0">PCI_CAP_PCIX_SIZEOF_V0</dfn>	8	/* size of registers for Version 0 */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_PCIX_SIZEOF_V1" data-ref="_M/PCI_CAP_PCIX_SIZEOF_V1">PCI_CAP_PCIX_SIZEOF_V1</dfn>	24	/* size for Version 1 */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_PCIX_SIZEOF_V2" data-ref="_M/PCI_CAP_PCIX_SIZEOF_V2">PCI_CAP_PCIX_SIZEOF_V2</dfn>	PCI_CAP_PCIX_SIZEOF_V1	/* Same for v2 */</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/* PCI-X registers (Type 1 (bridge) devices) */</i></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/PCI_X_BRIDGE_SSTATUS" data-ref="_M/PCI_X_BRIDGE_SSTATUS">PCI_X_BRIDGE_SSTATUS</dfn>	2	/* Secondary Status */</u></td></tr>
<tr><th id="449">449</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_64BIT" data-ref="_M/PCI_X_SSTATUS_64BIT">PCI_X_SSTATUS_64BIT</dfn>	0x0001	/* Secondary AD interface is 64 bits */</u></td></tr>
<tr><th id="450">450</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_133MHZ" data-ref="_M/PCI_X_SSTATUS_133MHZ">PCI_X_SSTATUS_133MHZ</dfn>	0x0002	/* 133 MHz capable */</u></td></tr>
<tr><th id="451">451</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_FREQ" data-ref="_M/PCI_X_SSTATUS_FREQ">PCI_X_SSTATUS_FREQ</dfn>	0x03c0	/* Secondary Bus Mode and Frequency */</u></td></tr>
<tr><th id="452">452</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_VERS" data-ref="_M/PCI_X_SSTATUS_VERS">PCI_X_SSTATUS_VERS</dfn>	0x3000	/* PCI-X Capability Version */</u></td></tr>
<tr><th id="453">453</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_V1" data-ref="_M/PCI_X_SSTATUS_V1">PCI_X_SSTATUS_V1</dfn>	0x1000	/* Mode 2, not Mode 1 */</u></td></tr>
<tr><th id="454">454</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_V2" data-ref="_M/PCI_X_SSTATUS_V2">PCI_X_SSTATUS_V2</dfn>	0x2000	/* Mode 1 or Modes 1 and 2 */</u></td></tr>
<tr><th id="455">455</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_266MHZ" data-ref="_M/PCI_X_SSTATUS_266MHZ">PCI_X_SSTATUS_266MHZ</dfn>	0x4000	/* 266 MHz capable */</u></td></tr>
<tr><th id="456">456</th><td><u>#define  <dfn class="macro" id="_M/PCI_X_SSTATUS_533MHZ" data-ref="_M/PCI_X_SSTATUS_533MHZ">PCI_X_SSTATUS_533MHZ</dfn>	0x8000	/* 533 MHz capable */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/PCI_X_BRIDGE_STATUS" data-ref="_M/PCI_X_BRIDGE_STATUS">PCI_X_BRIDGE_STATUS</dfn>	4	/* Bridge Status */</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/* PCI Bridge Subsystem ID registers */</i></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/PCI_SSVID_VENDOR_ID" data-ref="_M/PCI_SSVID_VENDOR_ID">PCI_SSVID_VENDOR_ID</dfn>     4	/* PCI Bridge subsystem vendor ID */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/PCI_SSVID_DEVICE_ID" data-ref="_M/PCI_SSVID_DEVICE_ID">PCI_SSVID_DEVICE_ID</dfn>     6	/* PCI Bridge subsystem device ID */</u></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><i>/* PCI Express capability registers */</i></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS" data-ref="_M/PCI_EXP_FLAGS">PCI_EXP_FLAGS</dfn>		2	/* Capabilities register */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_VERS" data-ref="_M/PCI_EXP_FLAGS_VERS">PCI_EXP_FLAGS_VERS</dfn>	0x000f	/* Capability version */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_TYPE" data-ref="_M/PCI_EXP_FLAGS_TYPE">PCI_EXP_FLAGS_TYPE</dfn>	0x00f0	/* Device/Port type */</u></td></tr>
<tr><th id="469">469</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_ENDPOINT" data-ref="_M/PCI_EXP_TYPE_ENDPOINT">PCI_EXP_TYPE_ENDPOINT</dfn>	0x0	/* Express Endpoint */</u></td></tr>
<tr><th id="470">470</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_LEG_END" data-ref="_M/PCI_EXP_TYPE_LEG_END">PCI_EXP_TYPE_LEG_END</dfn>	0x1	/* Legacy Endpoint */</u></td></tr>
<tr><th id="471">471</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_ROOT_PORT" data-ref="_M/PCI_EXP_TYPE_ROOT_PORT">PCI_EXP_TYPE_ROOT_PORT</dfn> 0x4	/* Root Port */</u></td></tr>
<tr><th id="472">472</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_UPSTREAM" data-ref="_M/PCI_EXP_TYPE_UPSTREAM">PCI_EXP_TYPE_UPSTREAM</dfn>	0x5	/* Upstream Port */</u></td></tr>
<tr><th id="473">473</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_DOWNSTREAM" data-ref="_M/PCI_EXP_TYPE_DOWNSTREAM">PCI_EXP_TYPE_DOWNSTREAM</dfn> 0x6	/* Downstream Port */</u></td></tr>
<tr><th id="474">474</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_PCI_BRIDGE" data-ref="_M/PCI_EXP_TYPE_PCI_BRIDGE">PCI_EXP_TYPE_PCI_BRIDGE</dfn> 0x7	/* PCIe to PCI/PCI-X Bridge */</u></td></tr>
<tr><th id="475">475</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_PCIE_BRIDGE" data-ref="_M/PCI_EXP_TYPE_PCIE_BRIDGE">PCI_EXP_TYPE_PCIE_BRIDGE</dfn> 0x8	/* PCI/PCI-X to PCIe Bridge */</u></td></tr>
<tr><th id="476">476</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_RC_END" data-ref="_M/PCI_EXP_TYPE_RC_END">PCI_EXP_TYPE_RC_END</dfn>	0x9	/* Root Complex Integrated Endpoint */</u></td></tr>
<tr><th id="477">477</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_TYPE_RC_EC" data-ref="_M/PCI_EXP_TYPE_RC_EC">PCI_EXP_TYPE_RC_EC</dfn>	0xa	/* Root Complex Event Collector */</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_SLOT" data-ref="_M/PCI_EXP_FLAGS_SLOT">PCI_EXP_FLAGS_SLOT</dfn>	0x0100	/* Slot implemented */</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_FLAGS_IRQ" data-ref="_M/PCI_EXP_FLAGS_IRQ">PCI_EXP_FLAGS_IRQ</dfn>	0x3e00	/* Interrupt message number */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCAP" data-ref="_M/PCI_EXP_DEVCAP">PCI_EXP_DEVCAP</dfn>		4	/* Device capabilities */</u></td></tr>
<tr><th id="481">481</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_PAYLOAD" data-ref="_M/PCI_EXP_DEVCAP_PAYLOAD">PCI_EXP_DEVCAP_PAYLOAD</dfn>	0x00000007 /* Max_Payload_Size */</u></td></tr>
<tr><th id="482">482</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_PHANTOM" data-ref="_M/PCI_EXP_DEVCAP_PHANTOM">PCI_EXP_DEVCAP_PHANTOM</dfn>	0x00000018 /* Phantom functions */</u></td></tr>
<tr><th id="483">483</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_EXT_TAG" data-ref="_M/PCI_EXP_DEVCAP_EXT_TAG">PCI_EXP_DEVCAP_EXT_TAG</dfn>	0x00000020 /* Extended tags */</u></td></tr>
<tr><th id="484">484</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_L0S" data-ref="_M/PCI_EXP_DEVCAP_L0S">PCI_EXP_DEVCAP_L0S</dfn>	0x000001c0 /* L0s Acceptable Latency */</u></td></tr>
<tr><th id="485">485</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_L1" data-ref="_M/PCI_EXP_DEVCAP_L1">PCI_EXP_DEVCAP_L1</dfn>	0x00000e00 /* L1 Acceptable Latency */</u></td></tr>
<tr><th id="486">486</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_ATN_BUT" data-ref="_M/PCI_EXP_DEVCAP_ATN_BUT">PCI_EXP_DEVCAP_ATN_BUT</dfn>	0x00001000 /* Attention Button Present */</u></td></tr>
<tr><th id="487">487</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_ATN_IND" data-ref="_M/PCI_EXP_DEVCAP_ATN_IND">PCI_EXP_DEVCAP_ATN_IND</dfn>	0x00002000 /* Attention Indicator Present */</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_PWR_IND" data-ref="_M/PCI_EXP_DEVCAP_PWR_IND">PCI_EXP_DEVCAP_PWR_IND</dfn>	0x00004000 /* Power Indicator Present */</u></td></tr>
<tr><th id="489">489</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_RBER" data-ref="_M/PCI_EXP_DEVCAP_RBER">PCI_EXP_DEVCAP_RBER</dfn>	0x00008000 /* Role-Based Error Reporting */</u></td></tr>
<tr><th id="490">490</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_PWR_VAL" data-ref="_M/PCI_EXP_DEVCAP_PWR_VAL">PCI_EXP_DEVCAP_PWR_VAL</dfn>	0x03fc0000 /* Slot Power Limit Value */</u></td></tr>
<tr><th id="491">491</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_PWR_SCL" data-ref="_M/PCI_EXP_DEVCAP_PWR_SCL">PCI_EXP_DEVCAP_PWR_SCL</dfn>	0x0c000000 /* Slot Power Limit Scale */</u></td></tr>
<tr><th id="492">492</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP_FLR" data-ref="_M/PCI_EXP_DEVCAP_FLR">PCI_EXP_DEVCAP_FLR</dfn>     0x10000000 /* Function Level Reset */</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL" data-ref="_M/PCI_EXP_DEVCTL">PCI_EXP_DEVCTL</dfn>		8	/* Device Control */</u></td></tr>
<tr><th id="494">494</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_CERE" data-ref="_M/PCI_EXP_DEVCTL_CERE">PCI_EXP_DEVCTL_CERE</dfn>	0x0001	/* Correctable Error Reporting En. */</u></td></tr>
<tr><th id="495">495</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_NFERE" data-ref="_M/PCI_EXP_DEVCTL_NFERE">PCI_EXP_DEVCTL_NFERE</dfn>	0x0002	/* Non-Fatal Error Reporting Enable */</u></td></tr>
<tr><th id="496">496</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_FERE" data-ref="_M/PCI_EXP_DEVCTL_FERE">PCI_EXP_DEVCTL_FERE</dfn>	0x0004	/* Fatal Error Reporting Enable */</u></td></tr>
<tr><th id="497">497</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_URRE" data-ref="_M/PCI_EXP_DEVCTL_URRE">PCI_EXP_DEVCTL_URRE</dfn>	0x0008	/* Unsupported Request Reporting En. */</u></td></tr>
<tr><th id="498">498</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_RELAX_EN" data-ref="_M/PCI_EXP_DEVCTL_RELAX_EN">PCI_EXP_DEVCTL_RELAX_EN</dfn> 0x0010 /* Enable relaxed ordering */</u></td></tr>
<tr><th id="499">499</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_PAYLOAD" data-ref="_M/PCI_EXP_DEVCTL_PAYLOAD">PCI_EXP_DEVCTL_PAYLOAD</dfn>	0x00e0	/* Max_Payload_Size */</u></td></tr>
<tr><th id="500">500</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_EXT_TAG" data-ref="_M/PCI_EXP_DEVCTL_EXT_TAG">PCI_EXP_DEVCTL_EXT_TAG</dfn>	0x0100	/* Extended Tag Field Enable */</u></td></tr>
<tr><th id="501">501</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_PHANTOM" data-ref="_M/PCI_EXP_DEVCTL_PHANTOM">PCI_EXP_DEVCTL_PHANTOM</dfn>	0x0200	/* Phantom Functions Enable */</u></td></tr>
<tr><th id="502">502</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_AUX_PME" data-ref="_M/PCI_EXP_DEVCTL_AUX_PME">PCI_EXP_DEVCTL_AUX_PME</dfn>	0x0400	/* Auxiliary Power PM Enable */</u></td></tr>
<tr><th id="503">503</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_NOSNOOP_EN" data-ref="_M/PCI_EXP_DEVCTL_NOSNOOP_EN">PCI_EXP_DEVCTL_NOSNOOP_EN</dfn> 0x0800  /* Enable No Snoop */</u></td></tr>
<tr><th id="504">504</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_READRQ" data-ref="_M/PCI_EXP_DEVCTL_READRQ">PCI_EXP_DEVCTL_READRQ</dfn>	0x7000	/* Max_Read_Request_Size */</u></td></tr>
<tr><th id="505">505</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_READRQ_128B" data-ref="_M/PCI_EXP_DEVCTL_READRQ_128B">PCI_EXP_DEVCTL_READRQ_128B</dfn>  0x0000 /* 128 Bytes */</u></td></tr>
<tr><th id="506">506</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_READRQ_256B" data-ref="_M/PCI_EXP_DEVCTL_READRQ_256B">PCI_EXP_DEVCTL_READRQ_256B</dfn>  0x1000 /* 256 Bytes */</u></td></tr>
<tr><th id="507">507</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_READRQ_512B" data-ref="_M/PCI_EXP_DEVCTL_READRQ_512B">PCI_EXP_DEVCTL_READRQ_512B</dfn>  0x2000 /* 512 Bytes */</u></td></tr>
<tr><th id="508">508</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_READRQ_1024B" data-ref="_M/PCI_EXP_DEVCTL_READRQ_1024B">PCI_EXP_DEVCTL_READRQ_1024B</dfn> 0x3000 /* 1024 Bytes */</u></td></tr>
<tr><th id="509">509</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL_BCR_FLR" data-ref="_M/PCI_EXP_DEVCTL_BCR_FLR">PCI_EXP_DEVCTL_BCR_FLR</dfn> 0x8000  /* Bridge Configuration Retry / FLR */</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVSTA" data-ref="_M/PCI_EXP_DEVSTA">PCI_EXP_DEVSTA</dfn>		10	/* Device Status */</u></td></tr>
<tr><th id="511">511</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_CED" data-ref="_M/PCI_EXP_DEVSTA_CED">PCI_EXP_DEVSTA_CED</dfn>	0x0001	/* Correctable Error Detected */</u></td></tr>
<tr><th id="512">512</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_NFED" data-ref="_M/PCI_EXP_DEVSTA_NFED">PCI_EXP_DEVSTA_NFED</dfn>	0x0002	/* Non-Fatal Error Detected */</u></td></tr>
<tr><th id="513">513</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_FED" data-ref="_M/PCI_EXP_DEVSTA_FED">PCI_EXP_DEVSTA_FED</dfn>	0x0004	/* Fatal Error Detected */</u></td></tr>
<tr><th id="514">514</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_URD" data-ref="_M/PCI_EXP_DEVSTA_URD">PCI_EXP_DEVSTA_URD</dfn>	0x0008	/* Unsupported Request Detected */</u></td></tr>
<tr><th id="515">515</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_AUXPD" data-ref="_M/PCI_EXP_DEVSTA_AUXPD">PCI_EXP_DEVSTA_AUXPD</dfn>	0x0010	/* AUX Power Detected */</u></td></tr>
<tr><th id="516">516</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVSTA_TRPND" data-ref="_M/PCI_EXP_DEVSTA_TRPND">PCI_EXP_DEVSTA_TRPND</dfn>	0x0020	/* Transactions Pending */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1" data-ref="_M/PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1">PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V1</dfn>	12	/* v1 endpoints without link end here */</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCAP" data-ref="_M/PCI_EXP_LNKCAP">PCI_EXP_LNKCAP</dfn>		12	/* Link Capabilities */</u></td></tr>
<tr><th id="519">519</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_SLS" data-ref="_M/PCI_EXP_LNKCAP_SLS">PCI_EXP_LNKCAP_SLS</dfn>	0x0000000f /* Supported Link Speeds */</u></td></tr>
<tr><th id="520">520</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_SLS_2_5GB" data-ref="_M/PCI_EXP_LNKCAP_SLS_2_5GB">PCI_EXP_LNKCAP_SLS_2_5GB</dfn> 0x00000001 /* LNKCAP2 SLS Vector bit 0 */</u></td></tr>
<tr><th id="521">521</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_SLS_5_0GB" data-ref="_M/PCI_EXP_LNKCAP_SLS_5_0GB">PCI_EXP_LNKCAP_SLS_5_0GB</dfn> 0x00000002 /* LNKCAP2 SLS Vector bit 1 */</u></td></tr>
<tr><th id="522">522</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_SLS_8_0GB" data-ref="_M/PCI_EXP_LNKCAP_SLS_8_0GB">PCI_EXP_LNKCAP_SLS_8_0GB</dfn> 0x00000003 /* LNKCAP2 SLS Vector bit 2 */</u></td></tr>
<tr><th id="523">523</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_MLW" data-ref="_M/PCI_EXP_LNKCAP_MLW">PCI_EXP_LNKCAP_MLW</dfn>	0x000003f0 /* Maximum Link Width */</u></td></tr>
<tr><th id="524">524</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_ASPMS" data-ref="_M/PCI_EXP_LNKCAP_ASPMS">PCI_EXP_LNKCAP_ASPMS</dfn>	0x00000c00 /* ASPM Support */</u></td></tr>
<tr><th id="525">525</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_L0SEL" data-ref="_M/PCI_EXP_LNKCAP_L0SEL">PCI_EXP_LNKCAP_L0SEL</dfn>	0x00007000 /* L0s Exit Latency */</u></td></tr>
<tr><th id="526">526</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_L1EL" data-ref="_M/PCI_EXP_LNKCAP_L1EL">PCI_EXP_LNKCAP_L1EL</dfn>	0x00038000 /* L1 Exit Latency */</u></td></tr>
<tr><th id="527">527</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_CLKPM" data-ref="_M/PCI_EXP_LNKCAP_CLKPM">PCI_EXP_LNKCAP_CLKPM</dfn>	0x00040000 /* Clock Power Management */</u></td></tr>
<tr><th id="528">528</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_SDERC" data-ref="_M/PCI_EXP_LNKCAP_SDERC">PCI_EXP_LNKCAP_SDERC</dfn>	0x00080000 /* Surprise Down Error Reporting Capable */</u></td></tr>
<tr><th id="529">529</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_DLLLARC" data-ref="_M/PCI_EXP_LNKCAP_DLLLARC">PCI_EXP_LNKCAP_DLLLARC</dfn>	0x00100000 /* Data Link Layer Link Active Reporting Capable */</u></td></tr>
<tr><th id="530">530</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_LBNC" data-ref="_M/PCI_EXP_LNKCAP_LBNC">PCI_EXP_LNKCAP_LBNC</dfn>	0x00200000 /* Link Bandwidth Notification Capability */</u></td></tr>
<tr><th id="531">531</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP_PN" data-ref="_M/PCI_EXP_LNKCAP_PN">PCI_EXP_LNKCAP_PN</dfn>	0xff000000 /* Port Number */</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCTL" data-ref="_M/PCI_EXP_LNKCTL">PCI_EXP_LNKCTL</dfn>		16	/* Link Control */</u></td></tr>
<tr><th id="533">533</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_ASPMC" data-ref="_M/PCI_EXP_LNKCTL_ASPMC">PCI_EXP_LNKCTL_ASPMC</dfn>	0x0003	/* ASPM Control */</u></td></tr>
<tr><th id="534">534</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_ASPM_L0S" data-ref="_M/PCI_EXP_LNKCTL_ASPM_L0S">PCI_EXP_LNKCTL_ASPM_L0S</dfn> 0x0001	/* L0s Enable */</u></td></tr>
<tr><th id="535">535</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_ASPM_L1" data-ref="_M/PCI_EXP_LNKCTL_ASPM_L1">PCI_EXP_LNKCTL_ASPM_L1</dfn>  0x0002	/* L1 Enable */</u></td></tr>
<tr><th id="536">536</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_RCB" data-ref="_M/PCI_EXP_LNKCTL_RCB">PCI_EXP_LNKCTL_RCB</dfn>	0x0008	/* Read Completion Boundary */</u></td></tr>
<tr><th id="537">537</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_LD" data-ref="_M/PCI_EXP_LNKCTL_LD">PCI_EXP_LNKCTL_LD</dfn>	0x0010	/* Link Disable */</u></td></tr>
<tr><th id="538">538</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_RL" data-ref="_M/PCI_EXP_LNKCTL_RL">PCI_EXP_LNKCTL_RL</dfn>	0x0020	/* Retrain Link */</u></td></tr>
<tr><th id="539">539</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_CCC" data-ref="_M/PCI_EXP_LNKCTL_CCC">PCI_EXP_LNKCTL_CCC</dfn>	0x0040	/* Common Clock Configuration */</u></td></tr>
<tr><th id="540">540</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_ES" data-ref="_M/PCI_EXP_LNKCTL_ES">PCI_EXP_LNKCTL_ES</dfn>	0x0080	/* Extended Synch */</u></td></tr>
<tr><th id="541">541</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_CLKREQ_EN" data-ref="_M/PCI_EXP_LNKCTL_CLKREQ_EN">PCI_EXP_LNKCTL_CLKREQ_EN</dfn> 0x0100 /* Enable clkreq */</u></td></tr>
<tr><th id="542">542</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_HAWD" data-ref="_M/PCI_EXP_LNKCTL_HAWD">PCI_EXP_LNKCTL_HAWD</dfn>	0x0200	/* Hardware Autonomous Width Disable */</u></td></tr>
<tr><th id="543">543</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_LBMIE" data-ref="_M/PCI_EXP_LNKCTL_LBMIE">PCI_EXP_LNKCTL_LBMIE</dfn>	0x0400	/* Link Bandwidth Management Interrupt Enable */</u></td></tr>
<tr><th id="544">544</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCTL_LABIE" data-ref="_M/PCI_EXP_LNKCTL_LABIE">PCI_EXP_LNKCTL_LABIE</dfn>	0x0800	/* Link Autonomous Bandwidth Interrupt Enable */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKSTA" data-ref="_M/PCI_EXP_LNKSTA">PCI_EXP_LNKSTA</dfn>		18	/* Link Status */</u></td></tr>
<tr><th id="546">546</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_CLS" data-ref="_M/PCI_EXP_LNKSTA_CLS">PCI_EXP_LNKSTA_CLS</dfn>	0x000f	/* Current Link Speed */</u></td></tr>
<tr><th id="547">547</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_CLS_2_5GB" data-ref="_M/PCI_EXP_LNKSTA_CLS_2_5GB">PCI_EXP_LNKSTA_CLS_2_5GB</dfn> 0x0001 /* Current Link Speed 2.5GT/s */</u></td></tr>
<tr><th id="548">548</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_CLS_5_0GB" data-ref="_M/PCI_EXP_LNKSTA_CLS_5_0GB">PCI_EXP_LNKSTA_CLS_5_0GB</dfn> 0x0002 /* Current Link Speed 5.0GT/s */</u></td></tr>
<tr><th id="549">549</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_CLS_8_0GB" data-ref="_M/PCI_EXP_LNKSTA_CLS_8_0GB">PCI_EXP_LNKSTA_CLS_8_0GB</dfn> 0x0003 /* Current Link Speed 8.0GT/s */</u></td></tr>
<tr><th id="550">550</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW" data-ref="_M/PCI_EXP_LNKSTA_NLW">PCI_EXP_LNKSTA_NLW</dfn>	0x03f0	/* Negotiated Link Width */</u></td></tr>
<tr><th id="551">551</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW_X1" data-ref="_M/PCI_EXP_LNKSTA_NLW_X1">PCI_EXP_LNKSTA_NLW_X1</dfn>	0x0010	/* Current Link Width x1 */</u></td></tr>
<tr><th id="552">552</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW_X2" data-ref="_M/PCI_EXP_LNKSTA_NLW_X2">PCI_EXP_LNKSTA_NLW_X2</dfn>	0x0020	/* Current Link Width x2 */</u></td></tr>
<tr><th id="553">553</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW_X4" data-ref="_M/PCI_EXP_LNKSTA_NLW_X4">PCI_EXP_LNKSTA_NLW_X4</dfn>	0x0040	/* Current Link Width x4 */</u></td></tr>
<tr><th id="554">554</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW_X8" data-ref="_M/PCI_EXP_LNKSTA_NLW_X8">PCI_EXP_LNKSTA_NLW_X8</dfn>	0x0080	/* Current Link Width x8 */</u></td></tr>
<tr><th id="555">555</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_NLW_SHIFT" data-ref="_M/PCI_EXP_LNKSTA_NLW_SHIFT">PCI_EXP_LNKSTA_NLW_SHIFT</dfn> 4	/* start of NLW mask in link status */</u></td></tr>
<tr><th id="556">556</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_LT" data-ref="_M/PCI_EXP_LNKSTA_LT">PCI_EXP_LNKSTA_LT</dfn>	0x0800	/* Link Training */</u></td></tr>
<tr><th id="557">557</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_SLC" data-ref="_M/PCI_EXP_LNKSTA_SLC">PCI_EXP_LNKSTA_SLC</dfn>	0x1000	/* Slot Clock Configuration */</u></td></tr>
<tr><th id="558">558</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_DLLLA" data-ref="_M/PCI_EXP_LNKSTA_DLLLA">PCI_EXP_LNKSTA_DLLLA</dfn>	0x2000	/* Data Link Layer Link Active */</u></td></tr>
<tr><th id="559">559</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_LBMS" data-ref="_M/PCI_EXP_LNKSTA_LBMS">PCI_EXP_LNKSTA_LBMS</dfn>	0x4000	/* Link Bandwidth Management Status */</u></td></tr>
<tr><th id="560">560</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKSTA_LABS" data-ref="_M/PCI_EXP_LNKSTA_LABS">PCI_EXP_LNKSTA_LABS</dfn>	0x8000	/* Link Autonomous Bandwidth Status */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_EXP_ENDPOINT_SIZEOF_V1" data-ref="_M/PCI_CAP_EXP_ENDPOINT_SIZEOF_V1">PCI_CAP_EXP_ENDPOINT_SIZEOF_V1</dfn>	20	/* v1 endpoints with link end here */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCAP" data-ref="_M/PCI_EXP_SLTCAP">PCI_EXP_SLTCAP</dfn>		20	/* Slot Capabilities */</u></td></tr>
<tr><th id="563">563</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_ABP" data-ref="_M/PCI_EXP_SLTCAP_ABP">PCI_EXP_SLTCAP_ABP</dfn>	0x00000001 /* Attention Button Present */</u></td></tr>
<tr><th id="564">564</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_PCP" data-ref="_M/PCI_EXP_SLTCAP_PCP">PCI_EXP_SLTCAP_PCP</dfn>	0x00000002 /* Power Controller Present */</u></td></tr>
<tr><th id="565">565</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_MRLSP" data-ref="_M/PCI_EXP_SLTCAP_MRLSP">PCI_EXP_SLTCAP_MRLSP</dfn>	0x00000004 /* MRL Sensor Present */</u></td></tr>
<tr><th id="566">566</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_AIP" data-ref="_M/PCI_EXP_SLTCAP_AIP">PCI_EXP_SLTCAP_AIP</dfn>	0x00000008 /* Attention Indicator Present */</u></td></tr>
<tr><th id="567">567</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_PIP" data-ref="_M/PCI_EXP_SLTCAP_PIP">PCI_EXP_SLTCAP_PIP</dfn>	0x00000010 /* Power Indicator Present */</u></td></tr>
<tr><th id="568">568</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_HPS" data-ref="_M/PCI_EXP_SLTCAP_HPS">PCI_EXP_SLTCAP_HPS</dfn>	0x00000020 /* Hot-Plug Surprise */</u></td></tr>
<tr><th id="569">569</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_HPC" data-ref="_M/PCI_EXP_SLTCAP_HPC">PCI_EXP_SLTCAP_HPC</dfn>	0x00000040 /* Hot-Plug Capable */</u></td></tr>
<tr><th id="570">570</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_SPLV" data-ref="_M/PCI_EXP_SLTCAP_SPLV">PCI_EXP_SLTCAP_SPLV</dfn>	0x00007f80 /* Slot Power Limit Value */</u></td></tr>
<tr><th id="571">571</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_SPLS" data-ref="_M/PCI_EXP_SLTCAP_SPLS">PCI_EXP_SLTCAP_SPLS</dfn>	0x00018000 /* Slot Power Limit Scale */</u></td></tr>
<tr><th id="572">572</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_EIP" data-ref="_M/PCI_EXP_SLTCAP_EIP">PCI_EXP_SLTCAP_EIP</dfn>	0x00020000 /* Electromechanical Interlock Present */</u></td></tr>
<tr><th id="573">573</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_NCCS" data-ref="_M/PCI_EXP_SLTCAP_NCCS">PCI_EXP_SLTCAP_NCCS</dfn>	0x00040000 /* No Command Completed Support */</u></td></tr>
<tr><th id="574">574</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCAP_PSN" data-ref="_M/PCI_EXP_SLTCAP_PSN">PCI_EXP_SLTCAP_PSN</dfn>	0xfff80000 /* Physical Slot Number */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL" data-ref="_M/PCI_EXP_SLTCTL">PCI_EXP_SLTCTL</dfn>		24	/* Slot Control */</u></td></tr>
<tr><th id="576">576</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_ABPE" data-ref="_M/PCI_EXP_SLTCTL_ABPE">PCI_EXP_SLTCTL_ABPE</dfn>	0x0001	/* Attention Button Pressed Enable */</u></td></tr>
<tr><th id="577">577</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PFDE" data-ref="_M/PCI_EXP_SLTCTL_PFDE">PCI_EXP_SLTCTL_PFDE</dfn>	0x0002	/* Power Fault Detected Enable */</u></td></tr>
<tr><th id="578">578</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_MRLSCE" data-ref="_M/PCI_EXP_SLTCTL_MRLSCE">PCI_EXP_SLTCTL_MRLSCE</dfn>	0x0004	/* MRL Sensor Changed Enable */</u></td></tr>
<tr><th id="579">579</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PDCE" data-ref="_M/PCI_EXP_SLTCTL_PDCE">PCI_EXP_SLTCTL_PDCE</dfn>	0x0008	/* Presence Detect Changed Enable */</u></td></tr>
<tr><th id="580">580</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_CCIE" data-ref="_M/PCI_EXP_SLTCTL_CCIE">PCI_EXP_SLTCTL_CCIE</dfn>	0x0010	/* Command Completed Interrupt Enable */</u></td></tr>
<tr><th id="581">581</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_HPIE" data-ref="_M/PCI_EXP_SLTCTL_HPIE">PCI_EXP_SLTCTL_HPIE</dfn>	0x0020	/* Hot-Plug Interrupt Enable */</u></td></tr>
<tr><th id="582">582</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_AIC" data-ref="_M/PCI_EXP_SLTCTL_AIC">PCI_EXP_SLTCTL_AIC</dfn>	0x00c0	/* Attention Indicator Control */</u></td></tr>
<tr><th id="583">583</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_ATTN_IND_ON" data-ref="_M/PCI_EXP_SLTCTL_ATTN_IND_ON">PCI_EXP_SLTCTL_ATTN_IND_ON</dfn>    0x0040 /* Attention Indicator on */</u></td></tr>
<tr><th id="584">584</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_ATTN_IND_BLINK" data-ref="_M/PCI_EXP_SLTCTL_ATTN_IND_BLINK">PCI_EXP_SLTCTL_ATTN_IND_BLINK</dfn> 0x0080 /* Attention Indicator blinking */</u></td></tr>
<tr><th id="585">585</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_ATTN_IND_OFF" data-ref="_M/PCI_EXP_SLTCTL_ATTN_IND_OFF">PCI_EXP_SLTCTL_ATTN_IND_OFF</dfn>   0x00c0 /* Attention Indicator off */</u></td></tr>
<tr><th id="586">586</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PIC" data-ref="_M/PCI_EXP_SLTCTL_PIC">PCI_EXP_SLTCTL_PIC</dfn>	0x0300	/* Power Indicator Control */</u></td></tr>
<tr><th id="587">587</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PWR_IND_ON" data-ref="_M/PCI_EXP_SLTCTL_PWR_IND_ON">PCI_EXP_SLTCTL_PWR_IND_ON</dfn>     0x0100 /* Power Indicator on */</u></td></tr>
<tr><th id="588">588</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PWR_IND_BLINK" data-ref="_M/PCI_EXP_SLTCTL_PWR_IND_BLINK">PCI_EXP_SLTCTL_PWR_IND_BLINK</dfn>  0x0200 /* Power Indicator blinking */</u></td></tr>
<tr><th id="589">589</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PWR_IND_OFF" data-ref="_M/PCI_EXP_SLTCTL_PWR_IND_OFF">PCI_EXP_SLTCTL_PWR_IND_OFF</dfn>    0x0300 /* Power Indicator off */</u></td></tr>
<tr><th id="590">590</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PCC" data-ref="_M/PCI_EXP_SLTCTL_PCC">PCI_EXP_SLTCTL_PCC</dfn>	0x0400	/* Power Controller Control */</u></td></tr>
<tr><th id="591">591</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PWR_ON" data-ref="_M/PCI_EXP_SLTCTL_PWR_ON">PCI_EXP_SLTCTL_PWR_ON</dfn>         0x0000 /* Power On */</u></td></tr>
<tr><th id="592">592</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_PWR_OFF" data-ref="_M/PCI_EXP_SLTCTL_PWR_OFF">PCI_EXP_SLTCTL_PWR_OFF</dfn>        0x0400 /* Power Off */</u></td></tr>
<tr><th id="593">593</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_EIC" data-ref="_M/PCI_EXP_SLTCTL_EIC">PCI_EXP_SLTCTL_EIC</dfn>	0x0800	/* Electromechanical Interlock Control */</u></td></tr>
<tr><th id="594">594</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTCTL_DLLSCE" data-ref="_M/PCI_EXP_SLTCTL_DLLSCE">PCI_EXP_SLTCTL_DLLSCE</dfn>	0x1000	/* Data Link Layer State Changed Enable */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTSTA" data-ref="_M/PCI_EXP_SLTSTA">PCI_EXP_SLTSTA</dfn>		26	/* Slot Status */</u></td></tr>
<tr><th id="596">596</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_ABP" data-ref="_M/PCI_EXP_SLTSTA_ABP">PCI_EXP_SLTSTA_ABP</dfn>	0x0001	/* Attention Button Pressed */</u></td></tr>
<tr><th id="597">597</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_PFD" data-ref="_M/PCI_EXP_SLTSTA_PFD">PCI_EXP_SLTSTA_PFD</dfn>	0x0002	/* Power Fault Detected */</u></td></tr>
<tr><th id="598">598</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_MRLSC" data-ref="_M/PCI_EXP_SLTSTA_MRLSC">PCI_EXP_SLTSTA_MRLSC</dfn>	0x0004	/* MRL Sensor Changed */</u></td></tr>
<tr><th id="599">599</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_PDC" data-ref="_M/PCI_EXP_SLTSTA_PDC">PCI_EXP_SLTSTA_PDC</dfn>	0x0008	/* Presence Detect Changed */</u></td></tr>
<tr><th id="600">600</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_CC" data-ref="_M/PCI_EXP_SLTSTA_CC">PCI_EXP_SLTSTA_CC</dfn>	0x0010	/* Command Completed */</u></td></tr>
<tr><th id="601">601</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_MRLSS" data-ref="_M/PCI_EXP_SLTSTA_MRLSS">PCI_EXP_SLTSTA_MRLSS</dfn>	0x0020	/* MRL Sensor State */</u></td></tr>
<tr><th id="602">602</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_PDS" data-ref="_M/PCI_EXP_SLTSTA_PDS">PCI_EXP_SLTSTA_PDS</dfn>	0x0040	/* Presence Detect State */</u></td></tr>
<tr><th id="603">603</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_EIS" data-ref="_M/PCI_EXP_SLTSTA_EIS">PCI_EXP_SLTSTA_EIS</dfn>	0x0080	/* Electromechanical Interlock Status */</u></td></tr>
<tr><th id="604">604</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_SLTSTA_DLLSC" data-ref="_M/PCI_EXP_SLTSTA_DLLSC">PCI_EXP_SLTSTA_DLLSC</dfn>	0x0100	/* Data Link Layer State Changed */</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_RTCTL" data-ref="_M/PCI_EXP_RTCTL">PCI_EXP_RTCTL</dfn>		28	/* Root Control */</u></td></tr>
<tr><th id="606">606</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCTL_SECEE" data-ref="_M/PCI_EXP_RTCTL_SECEE">PCI_EXP_RTCTL_SECEE</dfn>	0x0001	/* System Error on Correctable Error */</u></td></tr>
<tr><th id="607">607</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCTL_SENFEE" data-ref="_M/PCI_EXP_RTCTL_SENFEE">PCI_EXP_RTCTL_SENFEE</dfn>	0x0002	/* System Error on Non-Fatal Error */</u></td></tr>
<tr><th id="608">608</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCTL_SEFEE" data-ref="_M/PCI_EXP_RTCTL_SEFEE">PCI_EXP_RTCTL_SEFEE</dfn>	0x0004	/* System Error on Fatal Error */</u></td></tr>
<tr><th id="609">609</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCTL_PMEIE" data-ref="_M/PCI_EXP_RTCTL_PMEIE">PCI_EXP_RTCTL_PMEIE</dfn>	0x0008	/* PME Interrupt Enable */</u></td></tr>
<tr><th id="610">610</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCTL_CRSSVE" data-ref="_M/PCI_EXP_RTCTL_CRSSVE">PCI_EXP_RTCTL_CRSSVE</dfn>	0x0010	/* CRS Software Visibility Enable */</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_RTCAP" data-ref="_M/PCI_EXP_RTCAP">PCI_EXP_RTCAP</dfn>		30	/* Root Capabilities */</u></td></tr>
<tr><th id="612">612</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_RTCAP_CRSVIS" data-ref="_M/PCI_EXP_RTCAP_CRSVIS">PCI_EXP_RTCAP_CRSVIS</dfn>	0x0001	/* CRS Software Visibility capability */</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_RTSTA" data-ref="_M/PCI_EXP_RTSTA">PCI_EXP_RTSTA</dfn>		32	/* Root Status */</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_RTSTA_PME" data-ref="_M/PCI_EXP_RTSTA_PME">PCI_EXP_RTSTA_PME</dfn>	0x00010000 /* PME status */</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_RTSTA_PENDING" data-ref="_M/PCI_EXP_RTSTA_PENDING">PCI_EXP_RTSTA_PENDING</dfn>	0x00020000 /* PME pending */</u></td></tr>
<tr><th id="616">616</th><td><i>/*</i></td></tr>
<tr><th id="617">617</th><td><i> * The Device Capabilities 2, Device Status 2, Device Control 2,</i></td></tr>
<tr><th id="618">618</th><td><i> * Link Capabilities 2, Link Status 2, Link Control 2,</i></td></tr>
<tr><th id="619">619</th><td><i> * Slot Capabilities 2, Slot Status 2, and Slot Control 2 registers</i></td></tr>
<tr><th id="620">620</th><td><i> * are only present on devices with PCIe Capability version 2.</i></td></tr>
<tr><th id="621">621</th><td><i> * Use pcie_capability_read_word() and similar interfaces to use them</i></td></tr>
<tr><th id="622">622</th><td><i> * safely.</i></td></tr>
<tr><th id="623">623</th><td><i> */</i></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCAP2" data-ref="_M/PCI_EXP_DEVCAP2">PCI_EXP_DEVCAP2</dfn>		36	/* Device Capabilities 2 */</u></td></tr>
<tr><th id="625">625</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_ARI" data-ref="_M/PCI_EXP_DEVCAP2_ARI">PCI_EXP_DEVCAP2_ARI</dfn>		0x00000020 /* Alternative Routing-ID */</u></td></tr>
<tr><th id="626">626</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_ATOMIC_ROUTE" data-ref="_M/PCI_EXP_DEVCAP2_ATOMIC_ROUTE">PCI_EXP_DEVCAP2_ATOMIC_ROUTE</dfn>	0x00000040 /* Atomic Op routing */</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_ATOMIC_COMP64" data-ref="_M/PCI_EXP_DEVCAP2_ATOMIC_COMP64">PCI_EXP_DEVCAP2_ATOMIC_COMP64</dfn>	0x00000100 /* Atomic 64-bit compare */</u></td></tr>
<tr><th id="628">628</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_LTR" data-ref="_M/PCI_EXP_DEVCAP2_LTR">PCI_EXP_DEVCAP2_LTR</dfn>		0x00000800 /* Latency tolerance reporting */</u></td></tr>
<tr><th id="629">629</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_OBFF_MASK" data-ref="_M/PCI_EXP_DEVCAP2_OBFF_MASK">PCI_EXP_DEVCAP2_OBFF_MASK</dfn>	0x000c0000 /* OBFF support mechanism */</u></td></tr>
<tr><th id="630">630</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_OBFF_MSG" data-ref="_M/PCI_EXP_DEVCAP2_OBFF_MSG">PCI_EXP_DEVCAP2_OBFF_MSG</dfn>	0x00040000 /* New message signaling */</u></td></tr>
<tr><th id="631">631</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCAP2_OBFF_WAKE" data-ref="_M/PCI_EXP_DEVCAP2_OBFF_WAKE">PCI_EXP_DEVCAP2_OBFF_WAKE</dfn>	0x00080000 /* Re-use WAKE# for OBFF */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL2" data-ref="_M/PCI_EXP_DEVCTL2">PCI_EXP_DEVCTL2</dfn>		40	/* Device Control 2 */</u></td></tr>
<tr><th id="633">633</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_COMP_TIMEOUT" data-ref="_M/PCI_EXP_DEVCTL2_COMP_TIMEOUT">PCI_EXP_DEVCTL2_COMP_TIMEOUT</dfn>	0x000f	/* Completion Timeout Value */</u></td></tr>
<tr><th id="634">634</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_ARI" data-ref="_M/PCI_EXP_DEVCTL2_ARI">PCI_EXP_DEVCTL2_ARI</dfn>		0x0020	/* Alternative Routing-ID */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_ATOMIC_REQ" data-ref="_M/PCI_EXP_DEVCTL2_ATOMIC_REQ">PCI_EXP_DEVCTL2_ATOMIC_REQ</dfn>	0x0040	/* Set Atomic requests */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK" data-ref="_M/PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK">PCI_EXP_DEVCTL2_ATOMIC_EGRESS_BLOCK</dfn> 0x0080 /* Block atomic egress */</u></td></tr>
<tr><th id="637">637</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_IDO_REQ_EN" data-ref="_M/PCI_EXP_DEVCTL2_IDO_REQ_EN">PCI_EXP_DEVCTL2_IDO_REQ_EN</dfn>	0x0100	/* Allow IDO for requests */</u></td></tr>
<tr><th id="638">638</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_IDO_CMP_EN" data-ref="_M/PCI_EXP_DEVCTL2_IDO_CMP_EN">PCI_EXP_DEVCTL2_IDO_CMP_EN</dfn>	0x0200	/* Allow IDO for completions */</u></td></tr>
<tr><th id="639">639</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_LTR_EN" data-ref="_M/PCI_EXP_DEVCTL2_LTR_EN">PCI_EXP_DEVCTL2_LTR_EN</dfn>		0x0400	/* Enable LTR mechanism */</u></td></tr>
<tr><th id="640">640</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_OBFF_MSGA_EN" data-ref="_M/PCI_EXP_DEVCTL2_OBFF_MSGA_EN">PCI_EXP_DEVCTL2_OBFF_MSGA_EN</dfn>	0x2000	/* Enable OBFF Message type A */</u></td></tr>
<tr><th id="641">641</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_OBFF_MSGB_EN" data-ref="_M/PCI_EXP_DEVCTL2_OBFF_MSGB_EN">PCI_EXP_DEVCTL2_OBFF_MSGB_EN</dfn>	0x4000	/* Enable OBFF Message type B */</u></td></tr>
<tr><th id="642">642</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DEVCTL2_OBFF_WAKE_EN" data-ref="_M/PCI_EXP_DEVCTL2_OBFF_WAKE_EN">PCI_EXP_DEVCTL2_OBFF_WAKE_EN</dfn>	0x6000	/* OBFF using WAKE# signaling */</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DEVSTA2" data-ref="_M/PCI_EXP_DEVSTA2">PCI_EXP_DEVSTA2</dfn>		42	/* Device Status 2 */</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2" data-ref="_M/PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2">PCI_CAP_EXP_RC_ENDPOINT_SIZEOF_V2</dfn>	44	/* v2 endpoints without link end here */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCAP2" data-ref="_M/PCI_EXP_LNKCAP2">PCI_EXP_LNKCAP2</dfn>		44	/* Link Capabilities 2 */</u></td></tr>
<tr><th id="646">646</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP2_SLS_2_5GB" data-ref="_M/PCI_EXP_LNKCAP2_SLS_2_5GB">PCI_EXP_LNKCAP2_SLS_2_5GB</dfn>	0x00000002 /* Supported Speed 2.5GT/s */</u></td></tr>
<tr><th id="647">647</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP2_SLS_5_0GB" data-ref="_M/PCI_EXP_LNKCAP2_SLS_5_0GB">PCI_EXP_LNKCAP2_SLS_5_0GB</dfn>	0x00000004 /* Supported Speed 5.0GT/s */</u></td></tr>
<tr><th id="648">648</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP2_SLS_8_0GB" data-ref="_M/PCI_EXP_LNKCAP2_SLS_8_0GB">PCI_EXP_LNKCAP2_SLS_8_0GB</dfn>	0x00000008 /* Supported Speed 8.0GT/s */</u></td></tr>
<tr><th id="649">649</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_LNKCAP2_CROSSLINK" data-ref="_M/PCI_EXP_LNKCAP2_CROSSLINK">PCI_EXP_LNKCAP2_CROSSLINK</dfn>	0x00000100 /* Crosslink supported */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKCTL2" data-ref="_M/PCI_EXP_LNKCTL2">PCI_EXP_LNKCTL2</dfn>		48	/* Link Control 2 */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_LNKSTA2" data-ref="_M/PCI_EXP_LNKSTA2">PCI_EXP_LNKSTA2</dfn>		50	/* Link Status 2 */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_EXP_ENDPOINT_SIZEOF_V2" data-ref="_M/PCI_CAP_EXP_ENDPOINT_SIZEOF_V2">PCI_CAP_EXP_ENDPOINT_SIZEOF_V2</dfn>	52	/* v2 endpoints with link end here */</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCAP2" data-ref="_M/PCI_EXP_SLTCAP2">PCI_EXP_SLTCAP2</dfn>		52	/* Slot Capabilities 2 */</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTCTL2" data-ref="_M/PCI_EXP_SLTCTL2">PCI_EXP_SLTCTL2</dfn>		56	/* Slot Control 2 */</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_SLTSTA2" data-ref="_M/PCI_EXP_SLTSTA2">PCI_EXP_SLTSTA2</dfn>		58	/* Slot Status 2 */</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/* Extended Capabilities (PCI-X 2.0 and Express) */</i></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID" data-ref="_M/PCI_EXT_CAP_ID">PCI_EXT_CAP_ID</dfn>(header)		(header &amp; 0x0000ffff)</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_VER" data-ref="_M/PCI_EXT_CAP_VER">PCI_EXT_CAP_VER</dfn>(header)		((header &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_NEXT" data-ref="_M/PCI_EXT_CAP_NEXT">PCI_EXT_CAP_NEXT</dfn>(header)	((header &gt;&gt; 20) &amp; 0xffc)</u></td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_ERR" data-ref="_M/PCI_EXT_CAP_ID_ERR">PCI_EXT_CAP_ID_ERR</dfn>	0x01	/* Advanced Error Reporting */</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_VC" data-ref="_M/PCI_EXT_CAP_ID_VC">PCI_EXT_CAP_ID_VC</dfn>	0x02	/* Virtual Channel Capability */</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_DSN" data-ref="_M/PCI_EXT_CAP_ID_DSN">PCI_EXT_CAP_ID_DSN</dfn>	0x03	/* Device Serial Number */</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_PWR" data-ref="_M/PCI_EXT_CAP_ID_PWR">PCI_EXT_CAP_ID_PWR</dfn>	0x04	/* Power Budgeting */</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_RCLD" data-ref="_M/PCI_EXT_CAP_ID_RCLD">PCI_EXT_CAP_ID_RCLD</dfn>	0x05	/* Root Complex Link Declaration */</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_RCILC" data-ref="_M/PCI_EXT_CAP_ID_RCILC">PCI_EXT_CAP_ID_RCILC</dfn>	0x06	/* Root Complex Internal Link Control */</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_RCEC" data-ref="_M/PCI_EXT_CAP_ID_RCEC">PCI_EXT_CAP_ID_RCEC</dfn>	0x07	/* Root Complex Event Collector */</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_MFVC" data-ref="_M/PCI_EXT_CAP_ID_MFVC">PCI_EXT_CAP_ID_MFVC</dfn>	0x08	/* Multi-Function VC Capability */</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_VC9" data-ref="_M/PCI_EXT_CAP_ID_VC9">PCI_EXT_CAP_ID_VC9</dfn>	0x09	/* same as _VC */</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_RCRB" data-ref="_M/PCI_EXT_CAP_ID_RCRB">PCI_EXT_CAP_ID_RCRB</dfn>	0x0A	/* Root Complex RB? */</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_VNDR" data-ref="_M/PCI_EXT_CAP_ID_VNDR">PCI_EXT_CAP_ID_VNDR</dfn>	0x0B	/* Vendor-Specific */</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_CAC" data-ref="_M/PCI_EXT_CAP_ID_CAC">PCI_EXT_CAP_ID_CAC</dfn>	0x0C	/* Config Access - obsolete */</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_ACS" data-ref="_M/PCI_EXT_CAP_ID_ACS">PCI_EXT_CAP_ID_ACS</dfn>	0x0D	/* Access Control Services */</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_ARI" data-ref="_M/PCI_EXT_CAP_ID_ARI">PCI_EXT_CAP_ID_ARI</dfn>	0x0E	/* Alternate Routing ID */</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_ATS" data-ref="_M/PCI_EXT_CAP_ID_ATS">PCI_EXT_CAP_ID_ATS</dfn>	0x0F	/* Address Translation Services */</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_SRIOV" data-ref="_M/PCI_EXT_CAP_ID_SRIOV">PCI_EXT_CAP_ID_SRIOV</dfn>	0x10	/* Single Root I/O Virtualization */</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_MRIOV" data-ref="_M/PCI_EXT_CAP_ID_MRIOV">PCI_EXT_CAP_ID_MRIOV</dfn>	0x11	/* Multi Root I/O Virtualization */</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_MCAST" data-ref="_M/PCI_EXT_CAP_ID_MCAST">PCI_EXT_CAP_ID_MCAST</dfn>	0x12	/* Multicast */</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_PRI" data-ref="_M/PCI_EXT_CAP_ID_PRI">PCI_EXT_CAP_ID_PRI</dfn>	0x13	/* Page Request Interface */</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_AMD_XXX" data-ref="_M/PCI_EXT_CAP_ID_AMD_XXX">PCI_EXT_CAP_ID_AMD_XXX</dfn>	0x14	/* Reserved for AMD */</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_REBAR" data-ref="_M/PCI_EXT_CAP_ID_REBAR">PCI_EXT_CAP_ID_REBAR</dfn>	0x15	/* Resizable BAR */</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_DPA" data-ref="_M/PCI_EXT_CAP_ID_DPA">PCI_EXT_CAP_ID_DPA</dfn>	0x16	/* Dynamic Power Allocation */</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_TPH" data-ref="_M/PCI_EXT_CAP_ID_TPH">PCI_EXT_CAP_ID_TPH</dfn>	0x17	/* TPH Requester */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_LTR" data-ref="_M/PCI_EXT_CAP_ID_LTR">PCI_EXT_CAP_ID_LTR</dfn>	0x18	/* Latency Tolerance Reporting */</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_SECPCI" data-ref="_M/PCI_EXT_CAP_ID_SECPCI">PCI_EXT_CAP_ID_SECPCI</dfn>	0x19	/* Secondary PCIe Capability */</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_PMUX" data-ref="_M/PCI_EXT_CAP_ID_PMUX">PCI_EXT_CAP_ID_PMUX</dfn>	0x1A	/* Protocol Multiplexing */</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_PASID" data-ref="_M/PCI_EXT_CAP_ID_PASID">PCI_EXT_CAP_ID_PASID</dfn>	0x1B	/* Process Address Space ID */</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_DPC" data-ref="_M/PCI_EXT_CAP_ID_DPC">PCI_EXT_CAP_ID_DPC</dfn>	0x1D	/* Downstream Port Containment */</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_L1SS" data-ref="_M/PCI_EXT_CAP_ID_L1SS">PCI_EXT_CAP_ID_L1SS</dfn>	0x1E	/* L1 PM Substates */</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_PTM" data-ref="_M/PCI_EXT_CAP_ID_PTM">PCI_EXT_CAP_ID_PTM</dfn>	0x1F	/* Precision Time Measurement */</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ID_MAX" data-ref="_M/PCI_EXT_CAP_ID_MAX">PCI_EXT_CAP_ID_MAX</dfn>	PCI_EXT_CAP_ID_PTM</u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_DSN_SIZEOF" data-ref="_M/PCI_EXT_CAP_DSN_SIZEOF">PCI_EXT_CAP_DSN_SIZEOF</dfn>	12</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF" data-ref="_M/PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF">PCI_EXT_CAP_MCAST_ENDPOINT_SIZEOF</dfn> 40</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/* Advanced Error Reporting */</i></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNCOR_STATUS" data-ref="_M/PCI_ERR_UNCOR_STATUS">PCI_ERR_UNCOR_STATUS</dfn>	4	/* Uncorrectable Error Status */</u></td></tr>
<tr><th id="699">699</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_UND" data-ref="_M/PCI_ERR_UNC_UND">PCI_ERR_UNC_UND</dfn>	0x00000001	/* Undefined */</u></td></tr>
<tr><th id="700">700</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_DLP" data-ref="_M/PCI_ERR_UNC_DLP">PCI_ERR_UNC_DLP</dfn>	0x00000010	/* Data Link Protocol */</u></td></tr>
<tr><th id="701">701</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_SURPDN" data-ref="_M/PCI_ERR_UNC_SURPDN">PCI_ERR_UNC_SURPDN</dfn>	0x00000020	/* Surprise Down */</u></td></tr>
<tr><th id="702">702</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_POISON_TLP" data-ref="_M/PCI_ERR_UNC_POISON_TLP">PCI_ERR_UNC_POISON_TLP</dfn>	0x00001000	/* Poisoned TLP */</u></td></tr>
<tr><th id="703">703</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_FCP" data-ref="_M/PCI_ERR_UNC_FCP">PCI_ERR_UNC_FCP</dfn>	0x00002000	/* Flow Control Protocol */</u></td></tr>
<tr><th id="704">704</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_COMP_TIME" data-ref="_M/PCI_ERR_UNC_COMP_TIME">PCI_ERR_UNC_COMP_TIME</dfn>	0x00004000	/* Completion Timeout */</u></td></tr>
<tr><th id="705">705</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_COMP_ABORT" data-ref="_M/PCI_ERR_UNC_COMP_ABORT">PCI_ERR_UNC_COMP_ABORT</dfn>	0x00008000	/* Completer Abort */</u></td></tr>
<tr><th id="706">706</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_UNX_COMP" data-ref="_M/PCI_ERR_UNC_UNX_COMP">PCI_ERR_UNC_UNX_COMP</dfn>	0x00010000	/* Unexpected Completion */</u></td></tr>
<tr><th id="707">707</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_RX_OVER" data-ref="_M/PCI_ERR_UNC_RX_OVER">PCI_ERR_UNC_RX_OVER</dfn>	0x00020000	/* Receiver Overflow */</u></td></tr>
<tr><th id="708">708</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_MALF_TLP" data-ref="_M/PCI_ERR_UNC_MALF_TLP">PCI_ERR_UNC_MALF_TLP</dfn>	0x00040000	/* Malformed TLP */</u></td></tr>
<tr><th id="709">709</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_ECRC" data-ref="_M/PCI_ERR_UNC_ECRC">PCI_ERR_UNC_ECRC</dfn>	0x00080000	/* ECRC Error Status */</u></td></tr>
<tr><th id="710">710</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_UNSUP" data-ref="_M/PCI_ERR_UNC_UNSUP">PCI_ERR_UNC_UNSUP</dfn>	0x00100000	/* Unsupported Request */</u></td></tr>
<tr><th id="711">711</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_ACSV" data-ref="_M/PCI_ERR_UNC_ACSV">PCI_ERR_UNC_ACSV</dfn>	0x00200000	/* ACS Violation */</u></td></tr>
<tr><th id="712">712</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_INTN" data-ref="_M/PCI_ERR_UNC_INTN">PCI_ERR_UNC_INTN</dfn>	0x00400000	/* internal error */</u></td></tr>
<tr><th id="713">713</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_MCBTLP" data-ref="_M/PCI_ERR_UNC_MCBTLP">PCI_ERR_UNC_MCBTLP</dfn>	0x00800000	/* MC blocked TLP */</u></td></tr>
<tr><th id="714">714</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_ATOMEG" data-ref="_M/PCI_ERR_UNC_ATOMEG">PCI_ERR_UNC_ATOMEG</dfn>	0x01000000	/* Atomic egress blocked */</u></td></tr>
<tr><th id="715">715</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_UNC_TLPPRE" data-ref="_M/PCI_ERR_UNC_TLPPRE">PCI_ERR_UNC_TLPPRE</dfn>	0x02000000	/* TLP prefix blocked */</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNCOR_MASK" data-ref="_M/PCI_ERR_UNCOR_MASK">PCI_ERR_UNCOR_MASK</dfn>	8	/* Uncorrectable Error Mask */</u></td></tr>
<tr><th id="717">717</th><td>	<i>/* Same bits as above */</i></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_UNCOR_SEVER" data-ref="_M/PCI_ERR_UNCOR_SEVER">PCI_ERR_UNCOR_SEVER</dfn>	12	/* Uncorrectable Error Severity */</u></td></tr>
<tr><th id="719">719</th><td>	<i>/* Same bits as above */</i></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_STATUS" data-ref="_M/PCI_ERR_COR_STATUS">PCI_ERR_COR_STATUS</dfn>	16	/* Correctable Error Status */</u></td></tr>
<tr><th id="721">721</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_RCVR" data-ref="_M/PCI_ERR_COR_RCVR">PCI_ERR_COR_RCVR</dfn>	0x00000001	/* Receiver Error Status */</u></td></tr>
<tr><th id="722">722</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_BAD_TLP" data-ref="_M/PCI_ERR_COR_BAD_TLP">PCI_ERR_COR_BAD_TLP</dfn>	0x00000040	/* Bad TLP Status */</u></td></tr>
<tr><th id="723">723</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_BAD_DLLP" data-ref="_M/PCI_ERR_COR_BAD_DLLP">PCI_ERR_COR_BAD_DLLP</dfn>	0x00000080	/* Bad DLLP Status */</u></td></tr>
<tr><th id="724">724</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_REP_ROLL" data-ref="_M/PCI_ERR_COR_REP_ROLL">PCI_ERR_COR_REP_ROLL</dfn>	0x00000100	/* REPLAY_NUM Rollover */</u></td></tr>
<tr><th id="725">725</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_REP_TIMER" data-ref="_M/PCI_ERR_COR_REP_TIMER">PCI_ERR_COR_REP_TIMER</dfn>	0x00001000	/* Replay Timer Timeout */</u></td></tr>
<tr><th id="726">726</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_ADV_NFAT" data-ref="_M/PCI_ERR_COR_ADV_NFAT">PCI_ERR_COR_ADV_NFAT</dfn>	0x00002000	/* Advisory Non-Fatal */</u></td></tr>
<tr><th id="727">727</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_INTERNAL" data-ref="_M/PCI_ERR_COR_INTERNAL">PCI_ERR_COR_INTERNAL</dfn>	0x00004000	/* Corrected Internal */</u></td></tr>
<tr><th id="728">728</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_COR_LOG_OVER" data-ref="_M/PCI_ERR_COR_LOG_OVER">PCI_ERR_COR_LOG_OVER</dfn>	0x00008000	/* Header Log Overflow */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_COR_MASK" data-ref="_M/PCI_ERR_COR_MASK">PCI_ERR_COR_MASK</dfn>	20	/* Correctable Error Mask */</u></td></tr>
<tr><th id="730">730</th><td>	<i>/* Same bits as above */</i></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_CAP" data-ref="_M/PCI_ERR_CAP">PCI_ERR_CAP</dfn>		24	/* Advanced Error Capabilities */</u></td></tr>
<tr><th id="732">732</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_CAP_FEP" data-ref="_M/PCI_ERR_CAP_FEP">PCI_ERR_CAP_FEP</dfn>(x)	((x) &amp; 31)	/* First Error Pointer */</u></td></tr>
<tr><th id="733">733</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_CAP_ECRC_GENC" data-ref="_M/PCI_ERR_CAP_ECRC_GENC">PCI_ERR_CAP_ECRC_GENC</dfn>	0x00000020	/* ECRC Generation Capable */</u></td></tr>
<tr><th id="734">734</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_CAP_ECRC_GENE" data-ref="_M/PCI_ERR_CAP_ECRC_GENE">PCI_ERR_CAP_ECRC_GENE</dfn>	0x00000040	/* ECRC Generation Enable */</u></td></tr>
<tr><th id="735">735</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_CAP_ECRC_CHKC" data-ref="_M/PCI_ERR_CAP_ECRC_CHKC">PCI_ERR_CAP_ECRC_CHKC</dfn>	0x00000080	/* ECRC Check Capable */</u></td></tr>
<tr><th id="736">736</th><td><u>#define  <dfn class="macro" id="_M/PCI_ERR_CAP_ECRC_CHKE" data-ref="_M/PCI_ERR_CAP_ECRC_CHKE">PCI_ERR_CAP_ECRC_CHKE</dfn>	0x00000100	/* ECRC Check Enable */</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_HEADER_LOG" data-ref="_M/PCI_ERR_HEADER_LOG">PCI_ERR_HEADER_LOG</dfn>	28	/* Header Log Register (16 bytes) */</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_COMMAND" data-ref="_M/PCI_ERR_ROOT_COMMAND">PCI_ERR_ROOT_COMMAND</dfn>	44	/* Root Error Command */</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_CMD_COR_EN" data-ref="_M/PCI_ERR_ROOT_CMD_COR_EN">PCI_ERR_ROOT_CMD_COR_EN</dfn>		0x00000001 /* Correctable Err Reporting Enable */</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_CMD_NONFATAL_EN" data-ref="_M/PCI_ERR_ROOT_CMD_NONFATAL_EN">PCI_ERR_ROOT_CMD_NONFATAL_EN</dfn>	0x00000002 /* Non-Fatal Err Reporting Enable */</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_CMD_FATAL_EN" data-ref="_M/PCI_ERR_ROOT_CMD_FATAL_EN">PCI_ERR_ROOT_CMD_FATAL_EN</dfn>	0x00000004 /* Fatal Err Reporting Enable */</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_STATUS" data-ref="_M/PCI_ERR_ROOT_STATUS">PCI_ERR_ROOT_STATUS</dfn>	48</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_COR_RCV" data-ref="_M/PCI_ERR_ROOT_COR_RCV">PCI_ERR_ROOT_COR_RCV</dfn>		0x00000001 /* ERR_COR Received */</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_MULTI_COR_RCV" data-ref="_M/PCI_ERR_ROOT_MULTI_COR_RCV">PCI_ERR_ROOT_MULTI_COR_RCV</dfn>	0x00000002 /* Multiple ERR_COR */</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_UNCOR_RCV" data-ref="_M/PCI_ERR_ROOT_UNCOR_RCV">PCI_ERR_ROOT_UNCOR_RCV</dfn>		0x00000004 /* ERR_FATAL/NONFATAL */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_MULTI_UNCOR_RCV" data-ref="_M/PCI_ERR_ROOT_MULTI_UNCOR_RCV">PCI_ERR_ROOT_MULTI_UNCOR_RCV</dfn>	0x00000008 /* Multiple FATAL/NONFATAL */</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_FIRST_FATAL" data-ref="_M/PCI_ERR_ROOT_FIRST_FATAL">PCI_ERR_ROOT_FIRST_FATAL</dfn>	0x00000010 /* First UNC is Fatal */</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_NONFATAL_RCV" data-ref="_M/PCI_ERR_ROOT_NONFATAL_RCV">PCI_ERR_ROOT_NONFATAL_RCV</dfn>	0x00000020 /* Non-Fatal Received */</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_FATAL_RCV" data-ref="_M/PCI_ERR_ROOT_FATAL_RCV">PCI_ERR_ROOT_FATAL_RCV</dfn>		0x00000040 /* Fatal Received */</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/PCI_ERR_ROOT_ERR_SRC" data-ref="_M/PCI_ERR_ROOT_ERR_SRC">PCI_ERR_ROOT_ERR_SRC</dfn>	52	/* Error Source Identification */</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/* Virtual Channel */</i></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_CAP1" data-ref="_M/PCI_VC_PORT_CAP1">PCI_VC_PORT_CAP1</dfn>	4</u></td></tr>
<tr><th id="754">754</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP1_EVCC" data-ref="_M/PCI_VC_CAP1_EVCC">PCI_VC_CAP1_EVCC</dfn>	0x00000007	/* extended VC count */</u></td></tr>
<tr><th id="755">755</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP1_LPEVCC" data-ref="_M/PCI_VC_CAP1_LPEVCC">PCI_VC_CAP1_LPEVCC</dfn>	0x00000070	/* low prio extended VC count */</u></td></tr>
<tr><th id="756">756</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP1_ARB_SIZE" data-ref="_M/PCI_VC_CAP1_ARB_SIZE">PCI_VC_CAP1_ARB_SIZE</dfn>	0x00000c00</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_CAP2" data-ref="_M/PCI_VC_PORT_CAP2">PCI_VC_PORT_CAP2</dfn>	8</u></td></tr>
<tr><th id="758">758</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP2_32_PHASE" data-ref="_M/PCI_VC_CAP2_32_PHASE">PCI_VC_CAP2_32_PHASE</dfn>		0x00000002</u></td></tr>
<tr><th id="759">759</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP2_64_PHASE" data-ref="_M/PCI_VC_CAP2_64_PHASE">PCI_VC_CAP2_64_PHASE</dfn>		0x00000004</u></td></tr>
<tr><th id="760">760</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP2_128_PHASE" data-ref="_M/PCI_VC_CAP2_128_PHASE">PCI_VC_CAP2_128_PHASE</dfn>		0x00000008</u></td></tr>
<tr><th id="761">761</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_CAP2_ARB_OFF" data-ref="_M/PCI_VC_CAP2_ARB_OFF">PCI_VC_CAP2_ARB_OFF</dfn>		0xff000000</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_CTRL" data-ref="_M/PCI_VC_PORT_CTRL">PCI_VC_PORT_CTRL</dfn>	12</u></td></tr>
<tr><th id="763">763</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_PORT_CTRL_LOAD_TABLE" data-ref="_M/PCI_VC_PORT_CTRL_LOAD_TABLE">PCI_VC_PORT_CTRL_LOAD_TABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_STATUS" data-ref="_M/PCI_VC_PORT_STATUS">PCI_VC_PORT_STATUS</dfn>	14</u></td></tr>
<tr><th id="765">765</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_PORT_STATUS_TABLE" data-ref="_M/PCI_VC_PORT_STATUS_TABLE">PCI_VC_PORT_STATUS_TABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_CAP" data-ref="_M/PCI_VC_RES_CAP">PCI_VC_RES_CAP</dfn>		16</u></td></tr>
<tr><th id="767">767</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_32_PHASE" data-ref="_M/PCI_VC_RES_CAP_32_PHASE">PCI_VC_RES_CAP_32_PHASE</dfn>	0x00000002</u></td></tr>
<tr><th id="768">768</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_64_PHASE" data-ref="_M/PCI_VC_RES_CAP_64_PHASE">PCI_VC_RES_CAP_64_PHASE</dfn>	0x00000004</u></td></tr>
<tr><th id="769">769</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_128_PHASE" data-ref="_M/PCI_VC_RES_CAP_128_PHASE">PCI_VC_RES_CAP_128_PHASE</dfn>	0x00000008</u></td></tr>
<tr><th id="770">770</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_128_PHASE_TB" data-ref="_M/PCI_VC_RES_CAP_128_PHASE_TB">PCI_VC_RES_CAP_128_PHASE_TB</dfn>	0x00000010</u></td></tr>
<tr><th id="771">771</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_256_PHASE" data-ref="_M/PCI_VC_RES_CAP_256_PHASE">PCI_VC_RES_CAP_256_PHASE</dfn>	0x00000020</u></td></tr>
<tr><th id="772">772</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CAP_ARB_OFF" data-ref="_M/PCI_VC_RES_CAP_ARB_OFF">PCI_VC_RES_CAP_ARB_OFF</dfn>		0xff000000</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_CTRL" data-ref="_M/PCI_VC_RES_CTRL">PCI_VC_RES_CTRL</dfn>		20</u></td></tr>
<tr><th id="774">774</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CTRL_LOAD_TABLE" data-ref="_M/PCI_VC_RES_CTRL_LOAD_TABLE">PCI_VC_RES_CTRL_LOAD_TABLE</dfn>	0x00010000</u></td></tr>
<tr><th id="775">775</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CTRL_ARB_SELECT" data-ref="_M/PCI_VC_RES_CTRL_ARB_SELECT">PCI_VC_RES_CTRL_ARB_SELECT</dfn>	0x000e0000</u></td></tr>
<tr><th id="776">776</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CTRL_ID" data-ref="_M/PCI_VC_RES_CTRL_ID">PCI_VC_RES_CTRL_ID</dfn>		0x07000000</u></td></tr>
<tr><th id="777">777</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_CTRL_ENABLE" data-ref="_M/PCI_VC_RES_CTRL_ENABLE">PCI_VC_RES_CTRL_ENABLE</dfn>		0x80000000</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_STATUS" data-ref="_M/PCI_VC_RES_STATUS">PCI_VC_RES_STATUS</dfn>	26</u></td></tr>
<tr><th id="779">779</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_STATUS_TABLE" data-ref="_M/PCI_VC_RES_STATUS_TABLE">PCI_VC_RES_STATUS_TABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="780">780</th><td><u>#define  <dfn class="macro" id="_M/PCI_VC_RES_STATUS_NEGO" data-ref="_M/PCI_VC_RES_STATUS_NEGO">PCI_VC_RES_STATUS_NEGO</dfn>		0x00000002</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_VC_BASE_SIZEOF" data-ref="_M/PCI_CAP_VC_BASE_SIZEOF">PCI_CAP_VC_BASE_SIZEOF</dfn>		0x10</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/PCI_CAP_VC_PER_VC_SIZEOF" data-ref="_M/PCI_CAP_VC_PER_VC_SIZEOF">PCI_CAP_VC_PER_VC_SIZEOF</dfn>	0x0C</u></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><i>/* Power Budgeting */</i></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DSR" data-ref="_M/PCI_PWR_DSR">PCI_PWR_DSR</dfn>		4	/* Data Select Register */</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA" data-ref="_M/PCI_PWR_DATA">PCI_PWR_DATA</dfn>		8	/* Data Register */</u></td></tr>
<tr><th id="787">787</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_BASE" data-ref="_M/PCI_PWR_DATA_BASE">PCI_PWR_DATA_BASE</dfn>(x)	((x) &amp; 0xff)	    /* Base Power */</u></td></tr>
<tr><th id="788">788</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_SCALE" data-ref="_M/PCI_PWR_DATA_SCALE">PCI_PWR_DATA_SCALE</dfn>(x)	(((x) &gt;&gt; 8) &amp; 3)    /* Data Scale */</u></td></tr>
<tr><th id="789">789</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_PM_SUB" data-ref="_M/PCI_PWR_DATA_PM_SUB">PCI_PWR_DATA_PM_SUB</dfn>(x)	(((x) &gt;&gt; 10) &amp; 7)   /* PM Sub State */</u></td></tr>
<tr><th id="790">790</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_PM_STATE" data-ref="_M/PCI_PWR_DATA_PM_STATE">PCI_PWR_DATA_PM_STATE</dfn>(x) (((x) &gt;&gt; 13) &amp; 3) /* PM State */</u></td></tr>
<tr><th id="791">791</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_TYPE" data-ref="_M/PCI_PWR_DATA_TYPE">PCI_PWR_DATA_TYPE</dfn>(x)	(((x) &gt;&gt; 15) &amp; 7)   /* Type */</u></td></tr>
<tr><th id="792">792</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_DATA_RAIL" data-ref="_M/PCI_PWR_DATA_RAIL">PCI_PWR_DATA_RAIL</dfn>(x)	(((x) &gt;&gt; 18) &amp; 7)   /* Power Rail */</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_CAP" data-ref="_M/PCI_PWR_CAP">PCI_PWR_CAP</dfn>		12	/* Capability */</u></td></tr>
<tr><th id="794">794</th><td><u>#define  <dfn class="macro" id="_M/PCI_PWR_CAP_BUDGET" data-ref="_M/PCI_PWR_CAP_BUDGET">PCI_PWR_CAP_BUDGET</dfn>(x)	((x) &amp; 1)	/* Included in system budget */</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_PWR_SIZEOF" data-ref="_M/PCI_EXT_CAP_PWR_SIZEOF">PCI_EXT_CAP_PWR_SIZEOF</dfn>	16</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><i>/* Vendor-Specific (VSEC, PCI_EXT_CAP_ID_VNDR) */</i></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/PCI_VNDR_HEADER" data-ref="_M/PCI_VNDR_HEADER">PCI_VNDR_HEADER</dfn>		4	/* Vendor-Specific Header */</u></td></tr>
<tr><th id="799">799</th><td><u>#define  <dfn class="macro" id="_M/PCI_VNDR_HEADER_ID" data-ref="_M/PCI_VNDR_HEADER_ID">PCI_VNDR_HEADER_ID</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="800">800</th><td><u>#define  <dfn class="macro" id="_M/PCI_VNDR_HEADER_REV" data-ref="_M/PCI_VNDR_HEADER_REV">PCI_VNDR_HEADER_REV</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="801">801</th><td><u>#define  <dfn class="macro" id="_M/PCI_VNDR_HEADER_LEN" data-ref="_M/PCI_VNDR_HEADER_LEN">PCI_VNDR_HEADER_LEN</dfn>(x)	(((x) &gt;&gt; 20) &amp; 0xfff)</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i>/*</i></td></tr>
<tr><th id="804">804</th><td><i> * HyperTransport sub capability types</i></td></tr>
<tr><th id="805">805</th><td><i> *</i></td></tr>
<tr><th id="806">806</th><td><i> * Unfortunately there are both 3 bit and 5 bit capability types defined</i></td></tr>
<tr><th id="807">807</th><td><i> * in the HT spec, catering for that is a little messy. You probably don't</i></td></tr>
<tr><th id="808">808</th><td><i> * want to use these directly, just use pci_find_ht_capability() and it</i></td></tr>
<tr><th id="809">809</th><td><i> * will do the right thing for you.</i></td></tr>
<tr><th id="810">810</th><td><i> */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/HT_3BIT_CAP_MASK" data-ref="_M/HT_3BIT_CAP_MASK">HT_3BIT_CAP_MASK</dfn>	0xE0</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_SLAVE" data-ref="_M/HT_CAPTYPE_SLAVE">HT_CAPTYPE_SLAVE</dfn>	0x00	/* Slave/Primary link configuration */</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_HOST" data-ref="_M/HT_CAPTYPE_HOST">HT_CAPTYPE_HOST</dfn>		0x20	/* Host/Secondary link configuration */</u></td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/HT_5BIT_CAP_MASK" data-ref="_M/HT_5BIT_CAP_MASK">HT_5BIT_CAP_MASK</dfn>	0xF8</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_IRQ" data-ref="_M/HT_CAPTYPE_IRQ">HT_CAPTYPE_IRQ</dfn>		0x80	/* IRQ Configuration */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_REMAPPING_40" data-ref="_M/HT_CAPTYPE_REMAPPING_40">HT_CAPTYPE_REMAPPING_40</dfn>	0xA0	/* 40 bit address remapping */</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_REMAPPING_64" data-ref="_M/HT_CAPTYPE_REMAPPING_64">HT_CAPTYPE_REMAPPING_64</dfn> 0xA2	/* 64 bit address remapping */</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_UNITID_CLUMP" data-ref="_M/HT_CAPTYPE_UNITID_CLUMP">HT_CAPTYPE_UNITID_CLUMP</dfn>	0x90	/* Unit ID clumping */</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_EXTCONF" data-ref="_M/HT_CAPTYPE_EXTCONF">HT_CAPTYPE_EXTCONF</dfn>	0x98	/* Extended Configuration Space Access */</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_MSI_MAPPING" data-ref="_M/HT_CAPTYPE_MSI_MAPPING">HT_CAPTYPE_MSI_MAPPING</dfn>	0xA8	/* MSI Mapping Capability */</u></td></tr>
<tr><th id="822">822</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_FLAGS" data-ref="_M/HT_MSI_FLAGS">HT_MSI_FLAGS</dfn>		0x02		/* Offset to flags */</u></td></tr>
<tr><th id="823">823</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_FLAGS_ENABLE" data-ref="_M/HT_MSI_FLAGS_ENABLE">HT_MSI_FLAGS_ENABLE</dfn>	0x1		/* Mapping enable */</u></td></tr>
<tr><th id="824">824</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_FLAGS_FIXED" data-ref="_M/HT_MSI_FLAGS_FIXED">HT_MSI_FLAGS_FIXED</dfn>	0x2		/* Fixed mapping only */</u></td></tr>
<tr><th id="825">825</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_FIXED_ADDR" data-ref="_M/HT_MSI_FIXED_ADDR">HT_MSI_FIXED_ADDR</dfn>	0x00000000FEE00000ULL	/* Fixed addr */</u></td></tr>
<tr><th id="826">826</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_ADDR_LO" data-ref="_M/HT_MSI_ADDR_LO">HT_MSI_ADDR_LO</dfn>		0x04		/* Offset to low addr bits */</u></td></tr>
<tr><th id="827">827</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_ADDR_LO_MASK" data-ref="_M/HT_MSI_ADDR_LO_MASK">HT_MSI_ADDR_LO_MASK</dfn>	0xFFF00000	/* Low address bit mask */</u></td></tr>
<tr><th id="828">828</th><td><u>#define  <dfn class="macro" id="_M/HT_MSI_ADDR_HI" data-ref="_M/HT_MSI_ADDR_HI">HT_MSI_ADDR_HI</dfn>		0x08		/* Offset to high addr bits */</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_DIRECT_ROUTE" data-ref="_M/HT_CAPTYPE_DIRECT_ROUTE">HT_CAPTYPE_DIRECT_ROUTE</dfn>	0xB0	/* Direct routing configuration */</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_VCSET" data-ref="_M/HT_CAPTYPE_VCSET">HT_CAPTYPE_VCSET</dfn>	0xB8	/* Virtual Channel configuration */</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_ERROR_RETRY" data-ref="_M/HT_CAPTYPE_ERROR_RETRY">HT_CAPTYPE_ERROR_RETRY</dfn>	0xC0	/* Retry on error configuration */</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_GEN3" data-ref="_M/HT_CAPTYPE_GEN3">HT_CAPTYPE_GEN3</dfn>		0xD0	/* Generation 3 HyperTransport configuration */</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/HT_CAPTYPE_PM" data-ref="_M/HT_CAPTYPE_PM">HT_CAPTYPE_PM</dfn>		0xE0	/* HyperTransport power management configuration */</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/HT_CAP_SIZEOF_LONG" data-ref="_M/HT_CAP_SIZEOF_LONG">HT_CAP_SIZEOF_LONG</dfn>	28	/* slave &amp; primary */</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/HT_CAP_SIZEOF_SHORT" data-ref="_M/HT_CAP_SIZEOF_SHORT">HT_CAP_SIZEOF_SHORT</dfn>	24	/* host &amp; secondary */</u></td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><i>/* Alternative Routing-ID Interpretation */</i></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CAP" data-ref="_M/PCI_ARI_CAP">PCI_ARI_CAP</dfn>		0x04	/* ARI Capability Register */</u></td></tr>
<tr><th id="839">839</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CAP_MFVC" data-ref="_M/PCI_ARI_CAP_MFVC">PCI_ARI_CAP_MFVC</dfn>	0x0001	/* MFVC Function Groups Capability */</u></td></tr>
<tr><th id="840">840</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CAP_ACS" data-ref="_M/PCI_ARI_CAP_ACS">PCI_ARI_CAP_ACS</dfn>	0x0002	/* ACS Function Groups Capability */</u></td></tr>
<tr><th id="841">841</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CAP_NFN" data-ref="_M/PCI_ARI_CAP_NFN">PCI_ARI_CAP_NFN</dfn>(x)	(((x) &gt;&gt; 8) &amp; 0xff) /* Next Function Number */</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/PCI_ARI_CTRL" data-ref="_M/PCI_ARI_CTRL">PCI_ARI_CTRL</dfn>		0x06	/* ARI Control Register */</u></td></tr>
<tr><th id="843">843</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CTRL_MFVC" data-ref="_M/PCI_ARI_CTRL_MFVC">PCI_ARI_CTRL_MFVC</dfn>	0x0001	/* MFVC Function Groups Enable */</u></td></tr>
<tr><th id="844">844</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CTRL_ACS" data-ref="_M/PCI_ARI_CTRL_ACS">PCI_ARI_CTRL_ACS</dfn>	0x0002	/* ACS Function Groups Enable */</u></td></tr>
<tr><th id="845">845</th><td><u>#define  <dfn class="macro" id="_M/PCI_ARI_CTRL_FG" data-ref="_M/PCI_ARI_CTRL_FG">PCI_ARI_CTRL_FG</dfn>(x)	(((x) &gt;&gt; 4) &amp; 7) /* Function Group */</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ARI_SIZEOF" data-ref="_M/PCI_EXT_CAP_ARI_SIZEOF">PCI_EXT_CAP_ARI_SIZEOF</dfn>	8</u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><i>/* Address Translation Service */</i></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/PCI_ATS_CAP" data-ref="_M/PCI_ATS_CAP">PCI_ATS_CAP</dfn>		0x04	/* ATS Capability Register */</u></td></tr>
<tr><th id="850">850</th><td><u>#define  <dfn class="macro" id="_M/PCI_ATS_CAP_QDEP" data-ref="_M/PCI_ATS_CAP_QDEP">PCI_ATS_CAP_QDEP</dfn>(x)	((x) &amp; 0x1f)	/* Invalidate Queue Depth */</u></td></tr>
<tr><th id="851">851</th><td><u>#define  <dfn class="macro" id="_M/PCI_ATS_MAX_QDEP" data-ref="_M/PCI_ATS_MAX_QDEP">PCI_ATS_MAX_QDEP</dfn>	32	/* Max Invalidate Queue Depth */</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/PCI_ATS_CTRL" data-ref="_M/PCI_ATS_CTRL">PCI_ATS_CTRL</dfn>		0x06	/* ATS Control Register */</u></td></tr>
<tr><th id="853">853</th><td><u>#define  <dfn class="macro" id="_M/PCI_ATS_CTRL_ENABLE" data-ref="_M/PCI_ATS_CTRL_ENABLE">PCI_ATS_CTRL_ENABLE</dfn>	0x8000	/* ATS Enable */</u></td></tr>
<tr><th id="854">854</th><td><u>#define  <dfn class="macro" id="_M/PCI_ATS_CTRL_STU" data-ref="_M/PCI_ATS_CTRL_STU">PCI_ATS_CTRL_STU</dfn>(x)	((x) &amp; 0x1f)	/* Smallest Translation Unit */</u></td></tr>
<tr><th id="855">855</th><td><u>#define  <dfn class="macro" id="_M/PCI_ATS_MIN_STU" data-ref="_M/PCI_ATS_MIN_STU">PCI_ATS_MIN_STU</dfn>	12	/* shift of minimum STU block */</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_ATS_SIZEOF" data-ref="_M/PCI_EXT_CAP_ATS_SIZEOF">PCI_EXT_CAP_ATS_SIZEOF</dfn>	8</u></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><i>/* Page Request Interface */</i></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/PCI_PRI_CTRL" data-ref="_M/PCI_PRI_CTRL">PCI_PRI_CTRL</dfn>		0x04	/* PRI control register */</u></td></tr>
<tr><th id="860">860</th><td><u>#define  <dfn class="macro" id="_M/PCI_PRI_CTRL_ENABLE" data-ref="_M/PCI_PRI_CTRL_ENABLE">PCI_PRI_CTRL_ENABLE</dfn>	0x01	/* Enable */</u></td></tr>
<tr><th id="861">861</th><td><u>#define  <dfn class="macro" id="_M/PCI_PRI_CTRL_RESET" data-ref="_M/PCI_PRI_CTRL_RESET">PCI_PRI_CTRL_RESET</dfn>	0x02	/* Reset */</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/PCI_PRI_STATUS" data-ref="_M/PCI_PRI_STATUS">PCI_PRI_STATUS</dfn>		0x06	/* PRI status register */</u></td></tr>
<tr><th id="863">863</th><td><u>#define  <dfn class="macro" id="_M/PCI_PRI_STATUS_RF" data-ref="_M/PCI_PRI_STATUS_RF">PCI_PRI_STATUS_RF</dfn>	0x001	/* Response Failure */</u></td></tr>
<tr><th id="864">864</th><td><u>#define  <dfn class="macro" id="_M/PCI_PRI_STATUS_UPRGI" data-ref="_M/PCI_PRI_STATUS_UPRGI">PCI_PRI_STATUS_UPRGI</dfn>	0x002	/* Unexpected PRG index */</u></td></tr>
<tr><th id="865">865</th><td><u>#define  <dfn class="macro" id="_M/PCI_PRI_STATUS_STOPPED" data-ref="_M/PCI_PRI_STATUS_STOPPED">PCI_PRI_STATUS_STOPPED</dfn>	0x100	/* PRI Stopped */</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/PCI_PRI_MAX_REQ" data-ref="_M/PCI_PRI_MAX_REQ">PCI_PRI_MAX_REQ</dfn>		0x08	/* PRI max reqs supported */</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/PCI_PRI_ALLOC_REQ" data-ref="_M/PCI_PRI_ALLOC_REQ">PCI_PRI_ALLOC_REQ</dfn>	0x0c	/* PRI max reqs allowed */</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_PRI_SIZEOF" data-ref="_M/PCI_EXT_CAP_PRI_SIZEOF">PCI_EXT_CAP_PRI_SIZEOF</dfn>	16</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><i>/* Process Address Space ID */</i></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/PCI_PASID_CAP" data-ref="_M/PCI_PASID_CAP">PCI_PASID_CAP</dfn>		0x04    /* PASID feature register */</u></td></tr>
<tr><th id="872">872</th><td><u>#define  <dfn class="macro" id="_M/PCI_PASID_CAP_EXEC" data-ref="_M/PCI_PASID_CAP_EXEC">PCI_PASID_CAP_EXEC</dfn>	0x02	/* Exec permissions Supported */</u></td></tr>
<tr><th id="873">873</th><td><u>#define  <dfn class="macro" id="_M/PCI_PASID_CAP_PRIV" data-ref="_M/PCI_PASID_CAP_PRIV">PCI_PASID_CAP_PRIV</dfn>	0x04	/* Privilege Mode Supported */</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/PCI_PASID_CTRL" data-ref="_M/PCI_PASID_CTRL">PCI_PASID_CTRL</dfn>		0x06    /* PASID control register */</u></td></tr>
<tr><th id="875">875</th><td><u>#define  <dfn class="macro" id="_M/PCI_PASID_CTRL_ENABLE" data-ref="_M/PCI_PASID_CTRL_ENABLE">PCI_PASID_CTRL_ENABLE</dfn>	0x01	/* Enable bit */</u></td></tr>
<tr><th id="876">876</th><td><u>#define  <dfn class="macro" id="_M/PCI_PASID_CTRL_EXEC" data-ref="_M/PCI_PASID_CTRL_EXEC">PCI_PASID_CTRL_EXEC</dfn>	0x02	/* Exec permissions Enable */</u></td></tr>
<tr><th id="877">877</th><td><u>#define  <dfn class="macro" id="_M/PCI_PASID_CTRL_PRIV" data-ref="_M/PCI_PASID_CTRL_PRIV">PCI_PASID_CTRL_PRIV</dfn>	0x04	/* Privilege Mode Enable */</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_PASID_SIZEOF" data-ref="_M/PCI_EXT_CAP_PASID_SIZEOF">PCI_EXT_CAP_PASID_SIZEOF</dfn>	8</u></td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><i>/* Single Root I/O Virtualization */</i></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_CAP" data-ref="_M/PCI_SRIOV_CAP">PCI_SRIOV_CAP</dfn>		0x04	/* SR-IOV Capabilities */</u></td></tr>
<tr><th id="882">882</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CAP_VFM" data-ref="_M/PCI_SRIOV_CAP_VFM">PCI_SRIOV_CAP_VFM</dfn>	0x01	/* VF Migration Capable */</u></td></tr>
<tr><th id="883">883</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CAP_INTR" data-ref="_M/PCI_SRIOV_CAP_INTR">PCI_SRIOV_CAP_INTR</dfn>(x)	((x) &gt;&gt; 21) /* Interrupt Message Number */</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_CTRL" data-ref="_M/PCI_SRIOV_CTRL">PCI_SRIOV_CTRL</dfn>		0x08	/* SR-IOV Control */</u></td></tr>
<tr><th id="885">885</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CTRL_VFE" data-ref="_M/PCI_SRIOV_CTRL_VFE">PCI_SRIOV_CTRL_VFE</dfn>	0x01	/* VF Enable */</u></td></tr>
<tr><th id="886">886</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CTRL_VFM" data-ref="_M/PCI_SRIOV_CTRL_VFM">PCI_SRIOV_CTRL_VFM</dfn>	0x02	/* VF Migration Enable */</u></td></tr>
<tr><th id="887">887</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CTRL_INTR" data-ref="_M/PCI_SRIOV_CTRL_INTR">PCI_SRIOV_CTRL_INTR</dfn>	0x04	/* VF Migration Interrupt Enable */</u></td></tr>
<tr><th id="888">888</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CTRL_MSE" data-ref="_M/PCI_SRIOV_CTRL_MSE">PCI_SRIOV_CTRL_MSE</dfn>	0x08	/* VF Memory Space Enable */</u></td></tr>
<tr><th id="889">889</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_CTRL_ARI" data-ref="_M/PCI_SRIOV_CTRL_ARI">PCI_SRIOV_CTRL_ARI</dfn>	0x10	/* ARI Capable Hierarchy */</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_STATUS" data-ref="_M/PCI_SRIOV_STATUS">PCI_SRIOV_STATUS</dfn>	0x0a	/* SR-IOV Status */</u></td></tr>
<tr><th id="891">891</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_STATUS_VFM" data-ref="_M/PCI_SRIOV_STATUS_VFM">PCI_SRIOV_STATUS_VFM</dfn>	0x01	/* VF Migration Status */</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_INITIAL_VF" data-ref="_M/PCI_SRIOV_INITIAL_VF">PCI_SRIOV_INITIAL_VF</dfn>	0x0c	/* Initial VFs */</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_TOTAL_VF" data-ref="_M/PCI_SRIOV_TOTAL_VF">PCI_SRIOV_TOTAL_VF</dfn>	0x0e	/* Total VFs */</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_NUM_VF" data-ref="_M/PCI_SRIOV_NUM_VF">PCI_SRIOV_NUM_VF</dfn>	0x10	/* Number of VFs */</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_FUNC_LINK" data-ref="_M/PCI_SRIOV_FUNC_LINK">PCI_SRIOV_FUNC_LINK</dfn>	0x12	/* Function Dependency Link */</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_VF_OFFSET" data-ref="_M/PCI_SRIOV_VF_OFFSET">PCI_SRIOV_VF_OFFSET</dfn>	0x14	/* First VF Offset */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_VF_STRIDE" data-ref="_M/PCI_SRIOV_VF_STRIDE">PCI_SRIOV_VF_STRIDE</dfn>	0x16	/* Following VF Stride */</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_VF_DID" data-ref="_M/PCI_SRIOV_VF_DID">PCI_SRIOV_VF_DID</dfn>	0x1a	/* VF Device ID */</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_SUP_PGSIZE" data-ref="_M/PCI_SRIOV_SUP_PGSIZE">PCI_SRIOV_SUP_PGSIZE</dfn>	0x1c	/* Supported Page Sizes */</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_SYS_PGSIZE" data-ref="_M/PCI_SRIOV_SYS_PGSIZE">PCI_SRIOV_SYS_PGSIZE</dfn>	0x20	/* System Page Size */</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_BAR" data-ref="_M/PCI_SRIOV_BAR">PCI_SRIOV_BAR</dfn>		0x24	/* VF BAR0 */</u></td></tr>
<tr><th id="902">902</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_NUM_BARS" data-ref="_M/PCI_SRIOV_NUM_BARS">PCI_SRIOV_NUM_BARS</dfn>	6	/* Number of VF BARs */</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/PCI_SRIOV_VFM" data-ref="_M/PCI_SRIOV_VFM">PCI_SRIOV_VFM</dfn>		0x3c	/* VF Migration State Array Offset*/</u></td></tr>
<tr><th id="904">904</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_BIR" data-ref="_M/PCI_SRIOV_VFM_BIR">PCI_SRIOV_VFM_BIR</dfn>(x)	((x) &amp; 7)	/* State BIR */</u></td></tr>
<tr><th id="905">905</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_OFFSET" data-ref="_M/PCI_SRIOV_VFM_OFFSET">PCI_SRIOV_VFM_OFFSET</dfn>(x) ((x) &amp; ~7)	/* State Offset */</u></td></tr>
<tr><th id="906">906</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_UA" data-ref="_M/PCI_SRIOV_VFM_UA">PCI_SRIOV_VFM_UA</dfn>	0x0	/* Inactive.Unavailable */</u></td></tr>
<tr><th id="907">907</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_MI" data-ref="_M/PCI_SRIOV_VFM_MI">PCI_SRIOV_VFM_MI</dfn>	0x1	/* Dormant.MigrateIn */</u></td></tr>
<tr><th id="908">908</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_MO" data-ref="_M/PCI_SRIOV_VFM_MO">PCI_SRIOV_VFM_MO</dfn>	0x2	/* Active.MigrateOut */</u></td></tr>
<tr><th id="909">909</th><td><u>#define  <dfn class="macro" id="_M/PCI_SRIOV_VFM_AV" data-ref="_M/PCI_SRIOV_VFM_AV">PCI_SRIOV_VFM_AV</dfn>	0x3	/* Active.Available */</u></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_SRIOV_SIZEOF" data-ref="_M/PCI_EXT_CAP_SRIOV_SIZEOF">PCI_EXT_CAP_SRIOV_SIZEOF</dfn> 64</u></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><u>#define <dfn class="macro" id="_M/PCI_LTR_MAX_SNOOP_LAT" data-ref="_M/PCI_LTR_MAX_SNOOP_LAT">PCI_LTR_MAX_SNOOP_LAT</dfn>	0x4</u></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/PCI_LTR_MAX_NOSNOOP_LAT" data-ref="_M/PCI_LTR_MAX_NOSNOOP_LAT">PCI_LTR_MAX_NOSNOOP_LAT</dfn>	0x6</u></td></tr>
<tr><th id="914">914</th><td><u>#define  <dfn class="macro" id="_M/PCI_LTR_VALUE_MASK" data-ref="_M/PCI_LTR_VALUE_MASK">PCI_LTR_VALUE_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="915">915</th><td><u>#define  <dfn class="macro" id="_M/PCI_LTR_SCALE_MASK" data-ref="_M/PCI_LTR_SCALE_MASK">PCI_LTR_SCALE_MASK</dfn>	0x00001c00</u></td></tr>
<tr><th id="916">916</th><td><u>#define  <dfn class="macro" id="_M/PCI_LTR_SCALE_SHIFT" data-ref="_M/PCI_LTR_SCALE_SHIFT">PCI_LTR_SCALE_SHIFT</dfn>	10</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/PCI_EXT_CAP_LTR_SIZEOF" data-ref="_M/PCI_EXT_CAP_LTR_SIZEOF">PCI_EXT_CAP_LTR_SIZEOF</dfn>	8</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><i>/* Access Control Service */</i></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CAP" data-ref="_M/PCI_ACS_CAP">PCI_ACS_CAP</dfn>		0x04	/* ACS Capability Register */</u></td></tr>
<tr><th id="921">921</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_SV" data-ref="_M/PCI_ACS_SV">PCI_ACS_SV</dfn>		0x01	/* Source Validation */</u></td></tr>
<tr><th id="922">922</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_TB" data-ref="_M/PCI_ACS_TB">PCI_ACS_TB</dfn>		0x02	/* Translation Blocking */</u></td></tr>
<tr><th id="923">923</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_RR" data-ref="_M/PCI_ACS_RR">PCI_ACS_RR</dfn>		0x04	/* P2P Request Redirect */</u></td></tr>
<tr><th id="924">924</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_CR" data-ref="_M/PCI_ACS_CR">PCI_ACS_CR</dfn>		0x08	/* P2P Completion Redirect */</u></td></tr>
<tr><th id="925">925</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_UF" data-ref="_M/PCI_ACS_UF">PCI_ACS_UF</dfn>		0x10	/* Upstream Forwarding */</u></td></tr>
<tr><th id="926">926</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_EC" data-ref="_M/PCI_ACS_EC">PCI_ACS_EC</dfn>		0x20	/* P2P Egress Control */</u></td></tr>
<tr><th id="927">927</th><td><u>#define  <dfn class="macro" id="_M/PCI_ACS_DT" data-ref="_M/PCI_ACS_DT">PCI_ACS_DT</dfn>		0x40	/* Direct Translated P2P */</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_EGRESS_BITS" data-ref="_M/PCI_ACS_EGRESS_BITS">PCI_ACS_EGRESS_BITS</dfn>	0x05	/* ACS Egress Control Vector Size */</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_CTRL" data-ref="_M/PCI_ACS_CTRL">PCI_ACS_CTRL</dfn>		0x06	/* ACS Control Register */</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/PCI_ACS_EGRESS_CTL_V" data-ref="_M/PCI_ACS_EGRESS_CTL_V">PCI_ACS_EGRESS_CTL_V</dfn>	0x08	/* ACS Egress Control Vector */</u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/PCI_VSEC_HDR" data-ref="_M/PCI_VSEC_HDR">PCI_VSEC_HDR</dfn>		4	/* extended cap - vendor-specific */</u></td></tr>
<tr><th id="933">933</th><td><u>#define  <dfn class="macro" id="_M/PCI_VSEC_HDR_LEN_SHIFT" data-ref="_M/PCI_VSEC_HDR_LEN_SHIFT">PCI_VSEC_HDR_LEN_SHIFT</dfn>	20	/* shift for length field */</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/* SATA capability */</i></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/PCI_SATA_REGS" data-ref="_M/PCI_SATA_REGS">PCI_SATA_REGS</dfn>		4	/* SATA REGs specifier */</u></td></tr>
<tr><th id="937">937</th><td><u>#define  <dfn class="macro" id="_M/PCI_SATA_REGS_MASK" data-ref="_M/PCI_SATA_REGS_MASK">PCI_SATA_REGS_MASK</dfn>	0xF	/* location - BAR#/inline */</u></td></tr>
<tr><th id="938">938</th><td><u>#define  <dfn class="macro" id="_M/PCI_SATA_REGS_INLINE" data-ref="_M/PCI_SATA_REGS_INLINE">PCI_SATA_REGS_INLINE</dfn>	0xF	/* REGS in config space */</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/PCI_SATA_SIZEOF_SHORT" data-ref="_M/PCI_SATA_SIZEOF_SHORT">PCI_SATA_SIZEOF_SHORT</dfn>	8</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/PCI_SATA_SIZEOF_LONG" data-ref="_M/PCI_SATA_SIZEOF_LONG">PCI_SATA_SIZEOF_LONG</dfn>	16</u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><i>/* Resizable BARs */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/PCI_REBAR_CTRL" data-ref="_M/PCI_REBAR_CTRL">PCI_REBAR_CTRL</dfn>		8	/* control register */</u></td></tr>
<tr><th id="944">944</th><td><u>#define  <dfn class="macro" id="_M/PCI_REBAR_CTRL_NBAR_MASK" data-ref="_M/PCI_REBAR_CTRL_NBAR_MASK">PCI_REBAR_CTRL_NBAR_MASK</dfn>	(7 &lt;&lt; 5)	/* mask for # bars */</u></td></tr>
<tr><th id="945">945</th><td><u>#define  <dfn class="macro" id="_M/PCI_REBAR_CTRL_NBAR_SHIFT" data-ref="_M/PCI_REBAR_CTRL_NBAR_SHIFT">PCI_REBAR_CTRL_NBAR_SHIFT</dfn>	5	/* shift for # bars */</u></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><i>/* Dynamic Power Allocation */</i></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/PCI_DPA_CAP" data-ref="_M/PCI_DPA_CAP">PCI_DPA_CAP</dfn>		4	/* capability register */</u></td></tr>
<tr><th id="949">949</th><td><u>#define  <dfn class="macro" id="_M/PCI_DPA_CAP_SUBSTATE_MASK" data-ref="_M/PCI_DPA_CAP_SUBSTATE_MASK">PCI_DPA_CAP_SUBSTATE_MASK</dfn>	0x1F	/* # substates - 1 */</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/PCI_DPA_BASE_SIZEOF" data-ref="_M/PCI_DPA_BASE_SIZEOF">PCI_DPA_BASE_SIZEOF</dfn>	16	/* size with 0 substates */</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><i>/* TPH Requester */</i></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/PCI_TPH_CAP" data-ref="_M/PCI_TPH_CAP">PCI_TPH_CAP</dfn>		4	/* capability register */</u></td></tr>
<tr><th id="954">954</th><td><u>#define  <dfn class="macro" id="_M/PCI_TPH_CAP_LOC_MASK" data-ref="_M/PCI_TPH_CAP_LOC_MASK">PCI_TPH_CAP_LOC_MASK</dfn>	0x600	/* location mask */</u></td></tr>
<tr><th id="955">955</th><td><u>#define   <dfn class="macro" id="_M/PCI_TPH_LOC_NONE" data-ref="_M/PCI_TPH_LOC_NONE">PCI_TPH_LOC_NONE</dfn>	0x000	/* no location */</u></td></tr>
<tr><th id="956">956</th><td><u>#define   <dfn class="macro" id="_M/PCI_TPH_LOC_CAP" data-ref="_M/PCI_TPH_LOC_CAP">PCI_TPH_LOC_CAP</dfn>	0x200	/* in capability */</u></td></tr>
<tr><th id="957">957</th><td><u>#define   <dfn class="macro" id="_M/PCI_TPH_LOC_MSIX" data-ref="_M/PCI_TPH_LOC_MSIX">PCI_TPH_LOC_MSIX</dfn>	0x400	/* in MSI-X */</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/PCI_TPH_CAP_ST_MASK" data-ref="_M/PCI_TPH_CAP_ST_MASK">PCI_TPH_CAP_ST_MASK</dfn>	0x07FF0000	/* st table mask */</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/PCI_TPH_CAP_ST_SHIFT" data-ref="_M/PCI_TPH_CAP_ST_SHIFT">PCI_TPH_CAP_ST_SHIFT</dfn>	16	/* st table shift */</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/PCI_TPH_BASE_SIZEOF" data-ref="_M/PCI_TPH_BASE_SIZEOF">PCI_TPH_BASE_SIZEOF</dfn>	12	/* size with no st table */</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><i>/* Downstream Port Containment */</i></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_CAP" data-ref="_M/PCI_EXP_DPC_CAP">PCI_EXP_DPC_CAP</dfn>			4	/* DPC Capability */</u></td></tr>
<tr><th id="964">964</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CAP_RP_EXT" data-ref="_M/PCI_EXP_DPC_CAP_RP_EXT">PCI_EXP_DPC_CAP_RP_EXT</dfn>		0x20	/* Root Port Extensions for DPC */</u></td></tr>
<tr><th id="965">965</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CAP_POISONED_TLP" data-ref="_M/PCI_EXP_DPC_CAP_POISONED_TLP">PCI_EXP_DPC_CAP_POISONED_TLP</dfn>	0x40	/* Poisoned TLP Egress Blocking Supported */</u></td></tr>
<tr><th id="966">966</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CAP_SW_TRIGGER" data-ref="_M/PCI_EXP_DPC_CAP_SW_TRIGGER">PCI_EXP_DPC_CAP_SW_TRIGGER</dfn>	0x80	/* Software Triggering Supported */</u></td></tr>
<tr><th id="967">967</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_LOG_SIZE" data-ref="_M/PCI_EXP_DPC_RP_PIO_LOG_SIZE">PCI_EXP_DPC_RP_PIO_LOG_SIZE</dfn>	0xF00	/* RP PIO log size */</u></td></tr>
<tr><th id="968">968</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CAP_DL_ACTIVE" data-ref="_M/PCI_EXP_DPC_CAP_DL_ACTIVE">PCI_EXP_DPC_CAP_DL_ACTIVE</dfn>	0x1000	/* ERR_COR signal on DL_Active supported */</u></td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_CTL" data-ref="_M/PCI_EXP_DPC_CTL">PCI_EXP_DPC_CTL</dfn>			6	/* DPC control */</u></td></tr>
<tr><th id="971">971</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CTL_EN_NONFATAL" data-ref="_M/PCI_EXP_DPC_CTL_EN_NONFATAL">PCI_EXP_DPC_CTL_EN_NONFATAL</dfn> 	0x02	/* Enable trigger on ERR_NONFATAL message */</u></td></tr>
<tr><th id="972">972</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_CTL_INT_EN" data-ref="_M/PCI_EXP_DPC_CTL_INT_EN">PCI_EXP_DPC_CTL_INT_EN</dfn> 	0x08	/* DPC Interrupt Enable */</u></td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_STATUS" data-ref="_M/PCI_EXP_DPC_STATUS">PCI_EXP_DPC_STATUS</dfn>		8	/* DPC Status */</u></td></tr>
<tr><th id="975">975</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_STATUS_TRIGGER" data-ref="_M/PCI_EXP_DPC_STATUS_TRIGGER">PCI_EXP_DPC_STATUS_TRIGGER</dfn>	0x01	/* Trigger Status */</u></td></tr>
<tr><th id="976">976</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_STATUS_INTERRUPT" data-ref="_M/PCI_EXP_DPC_STATUS_INTERRUPT">PCI_EXP_DPC_STATUS_INTERRUPT</dfn>	0x08	/* Interrupt Status */</u></td></tr>
<tr><th id="977">977</th><td><u>#define  <dfn class="macro" id="_M/PCI_EXP_DPC_RP_BUSY" data-ref="_M/PCI_EXP_DPC_RP_BUSY">PCI_EXP_DPC_RP_BUSY</dfn>		0x10	/* Root Port Busy */</u></td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_SOURCE_ID" data-ref="_M/PCI_EXP_DPC_SOURCE_ID">PCI_EXP_DPC_SOURCE_ID</dfn>		10	/* DPC Source Identifier */</u></td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_STATUS" data-ref="_M/PCI_EXP_DPC_RP_PIO_STATUS">PCI_EXP_DPC_RP_PIO_STATUS</dfn>	 0x0C	/* RP PIO Status */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_MASK" data-ref="_M/PCI_EXP_DPC_RP_PIO_MASK">PCI_EXP_DPC_RP_PIO_MASK</dfn>		 0x10	/* RP PIO MASK */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_SEVERITY" data-ref="_M/PCI_EXP_DPC_RP_PIO_SEVERITY">PCI_EXP_DPC_RP_PIO_SEVERITY</dfn>	 0x14	/* RP PIO Severity */</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_SYSERROR" data-ref="_M/PCI_EXP_DPC_RP_PIO_SYSERROR">PCI_EXP_DPC_RP_PIO_SYSERROR</dfn>	 0x18	/* RP PIO SysError */</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_EXCEPTION" data-ref="_M/PCI_EXP_DPC_RP_PIO_EXCEPTION">PCI_EXP_DPC_RP_PIO_EXCEPTION</dfn>	 0x1C	/* RP PIO Exception */</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_HEADER_LOG" data-ref="_M/PCI_EXP_DPC_RP_PIO_HEADER_LOG">PCI_EXP_DPC_RP_PIO_HEADER_LOG</dfn>	 0x20	/* RP PIO Header Log */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG" data-ref="_M/PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG">PCI_EXP_DPC_RP_PIO_IMPSPEC_LOG</dfn>	 0x30	/* RP PIO ImpSpec Log */</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG" data-ref="_M/PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG">PCI_EXP_DPC_RP_PIO_TLPPREFIX_LOG</dfn> 0x34	/* RP PIO TLP Prefix Log */</u></td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td><i>/* Precision Time Measurement */</i></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/PCI_PTM_CAP" data-ref="_M/PCI_PTM_CAP">PCI_PTM_CAP</dfn>			0x04	    /* PTM Capability */</u></td></tr>
<tr><th id="992">992</th><td><u>#define  <dfn class="macro" id="_M/PCI_PTM_CAP_REQ" data-ref="_M/PCI_PTM_CAP_REQ">PCI_PTM_CAP_REQ</dfn>		0x00000001  /* Requester capable */</u></td></tr>
<tr><th id="993">993</th><td><u>#define  <dfn class="macro" id="_M/PCI_PTM_CAP_ROOT" data-ref="_M/PCI_PTM_CAP_ROOT">PCI_PTM_CAP_ROOT</dfn>		0x00000004  /* Root capable */</u></td></tr>
<tr><th id="994">994</th><td><u>#define  <dfn class="macro" id="_M/PCI_PTM_GRANULARITY_MASK" data-ref="_M/PCI_PTM_GRANULARITY_MASK">PCI_PTM_GRANULARITY_MASK</dfn>	0x0000FF00  /* Clock granularity */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/PCI_PTM_CTRL" data-ref="_M/PCI_PTM_CTRL">PCI_PTM_CTRL</dfn>			0x08	    /* PTM Control */</u></td></tr>
<tr><th id="996">996</th><td><u>#define  <dfn class="macro" id="_M/PCI_PTM_CTRL_ENABLE" data-ref="_M/PCI_PTM_CTRL_ENABLE">PCI_PTM_CTRL_ENABLE</dfn>		0x00000001  /* PTM enable */</u></td></tr>
<tr><th id="997">997</th><td><u>#define  <dfn class="macro" id="_M/PCI_PTM_CTRL_ROOT" data-ref="_M/PCI_PTM_CTRL_ROOT">PCI_PTM_CTRL_ROOT</dfn>		0x00000002  /* Root select */</u></td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td><i>/* L1 PM Substates */</i></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/PCI_L1SS_CAP" data-ref="_M/PCI_L1SS_CAP">PCI_L1SS_CAP</dfn>		    4	/* capability register */</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CAP_PCIPM_L1_2" data-ref="_M/PCI_L1SS_CAP_PCIPM_L1_2">PCI_L1SS_CAP_PCIPM_L1_2</dfn>	 1	/* PCI PM L1.2 Support */</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CAP_PCIPM_L1_1" data-ref="_M/PCI_L1SS_CAP_PCIPM_L1_1">PCI_L1SS_CAP_PCIPM_L1_1</dfn>	 2	/* PCI PM L1.1 Support */</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CAP_ASPM_L1_2" data-ref="_M/PCI_L1SS_CAP_ASPM_L1_2">PCI_L1SS_CAP_ASPM_L1_2</dfn>		 4	/* ASPM L1.2 Support */</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CAP_ASPM_L1_1" data-ref="_M/PCI_L1SS_CAP_ASPM_L1_1">PCI_L1SS_CAP_ASPM_L1_1</dfn>		 8	/* ASPM L1.1 Support */</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CAP_L1_PM_SS" data-ref="_M/PCI_L1SS_CAP_L1_PM_SS">PCI_L1SS_CAP_L1_PM_SS</dfn>		16	/* L1 PM Substates Support */</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/PCI_L1SS_CTL1" data-ref="_M/PCI_L1SS_CTL1">PCI_L1SS_CTL1</dfn>		    8	/* Control Register 1 */</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CTL1_PCIPM_L1_2" data-ref="_M/PCI_L1SS_CTL1_PCIPM_L1_2">PCI_L1SS_CTL1_PCIPM_L1_2</dfn>	1	/* PCI PM L1.2 Enable */</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CTL1_PCIPM_L1_1" data-ref="_M/PCI_L1SS_CTL1_PCIPM_L1_1">PCI_L1SS_CTL1_PCIPM_L1_1</dfn>	2	/* PCI PM L1.1 Support */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CTL1_ASPM_L1_2" data-ref="_M/PCI_L1SS_CTL1_ASPM_L1_2">PCI_L1SS_CTL1_ASPM_L1_2</dfn>	4	/* ASPM L1.2 Support */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CTL1_ASPM_L1_1" data-ref="_M/PCI_L1SS_CTL1_ASPM_L1_1">PCI_L1SS_CTL1_ASPM_L1_1</dfn>	8	/* ASPM L1.1 Support */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define  <dfn class="macro" id="_M/PCI_L1SS_CTL1_L1SS_MASK" data-ref="_M/PCI_L1SS_CTL1_L1SS_MASK">PCI_L1SS_CTL1_L1SS_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/PCI_L1SS_CTL2" data-ref="_M/PCI_L1SS_CTL2">PCI_L1SS_CTL2</dfn>		    0xC	/* Control Register 2 */</u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><u>#<span data-ppcond="23">endif</span> /* LINUX_PCI_REGS_H */</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/events/amd/ibs.c.html'>linux-4.14.y/arch/x86/events/amd/ibs.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
