{"data":{"jobs":{"edges":[{"node":{"frontmatter":{"title":"Project Associate","company":"5G R&D Lab IITH","location":"Hyderabad, TS","range":"Dec 2023 - Present","url":""},"html":"<ul>\n<li>Implemented basic 5G NR Physical Layer (L1) Baseband hardware modules for the Synchronization Signal Block (SSB) channel.</li>\n<li>Worked with AXI bridges and interconnects between PS and PL, specifically in Intel FPGA.</li>\n<li>Developed moderate-level C code for L1 and L1 Controller interactions on the PS, ensuring smooth hand-off and alignment with hardware requirements.</li>\n<li>Gained a basic understanding of custom clock configurations for ADC and DAC systems and for FPGA clocks in Xilinx Zynq RF SoC and TI AFE platforms.</li>\n<li>Worked on integrating high-speed transceivers and validating system performance for 5G applications.</li>\n</ul>"}},{"node":{"frontmatter":{"title":"Research Enginner","company":"5G Testbed IITH","location":"Hyderabad, TS","range":"Dec 2022 - Nov 2023","url":""},"html":"<ul>\n<li>Basic understanding of fixed-point implementation and signal processing techniques.</li>\n<li>Jenkins, Docker -integrating Jenkins with docker container agents for build &#x26; Automated Testing.</li>\n<li>Optimized C and verilog code for real-time signal processing applications in 5G systems.</li>\n<li>Assisted in debugging and testing hardware/software co-design for 5G systems.</li>\n<li>Quartus Prime Pro -compiling flow for Intel Agilex F-series, I-series, Hitek Boards with flashing using JTAG, Active Serial Modes with GUI, CLI.</li>\n<li>Make, Tcl, Python, Shell -scripting, python wrappers for the compiling flow of EDA tools</li>\n</ul>"}},{"node":{"frontmatter":{"title":"Intern","company":"Future Wireless Communictions IITH","location":"Hyderabad, TS","range":"Aug 2022- Nov 2022","url":""},"html":"<!--\n- Developed, maintained, and shipped production code for client websites primarily using HTML, CSS, Sass, JavaScript, and jQuery -->\n<ul>\n<li>Digital Design, High level synthesis - design of basic communication modules using Vivado, Vitis, MatLab.</li>\n</ul>\n<!-- - Performed quality assurance tests on various sites to ensure cross-browser compatibility and mobile responsiveness -->\n<ul>\n<li>Communications, Signal processing, Random variables -basics.</li>\n</ul>\n<!-- - Clients included JetBlue, Lovesac, U.S. Cellular, U.S. Department of Defense, and more -->\n<ul>\n<li>Configuring FPGA, ARM using Termux -on Vaman board.</li>\n<li>Matrix Analysis in python, Optimization -using cvxpy, gradient ascent &#x26; descent.</li>\n<li>Digital Design -using platformio, Arduino, IDF frameworks in Assembly, Avr-gcc level on Arduino board.</li>\n</ul>"}}]}}}