Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:04:53 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.663        0.000                      0                 1638        0.040        0.000                      0                 1638        3.225        0.000                       0                   725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.663        0.000                      0                 1638        0.040        0.000                      0                 1638        3.225        0.000                       0                   725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.813ns (26.876%)  route 2.212ns (73.124%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.812     2.525    A_i_k_0/RSTP
    SLICE_X19Y111        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.201     2.726 r  A_i_k_0/out_tmp_reg__0_i_8__0/O
                         net (fo=1, routed)           0.335     3.061    mult_pipe0/out_tmp_reg__0/B[7]
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.285     6.724    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.724    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.810ns (27.430%)  route 2.143ns (72.570%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.821     2.534    A_i_k_0/RSTP
    SLICE_X19Y111        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.732 r  A_i_k_0/out_tmp_reg__0_i_10__0/O
                         net (fo=1, routed)           0.257     2.989    mult_pipe0/out_tmp_reg__0/B[5]
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.817ns (28.066%)  route 2.094ns (71.934%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.651     2.364    A_i_k_0/RSTP
    SLICE_X19Y110        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     2.569 r  A_i_k_0/out_tmp_reg_i_17__0/O
                         net (fo=2, routed)           0.378     2.947    mult_pipe0/out_tmp_reg/A[16]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[16])
                                                     -0.292     6.717    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.748ns (25.802%)  route 2.151ns (74.198%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.728     2.441    A_i_k_0/RSTP
    SLICE_X19Y110        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     2.577 r  A_i_k_0/out_tmp_reg_i_26__0/O
                         net (fo=2, routed)           0.358     2.935    mult_pipe0/out_tmp_reg/A[7]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.294     6.715    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -2.935    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.748ns (25.981%)  route 2.131ns (74.019%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.726     2.439    A_i_k_0/RSTP
    SLICE_X19Y110        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     2.575 r  A_i_k_0/out_tmp_reg_i_29__0/O
                         net (fo=2, routed)           0.340     2.915    mult_pipe0/out_tmp_reg/A[4]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.748ns (26.017%)  route 2.127ns (73.983%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.726     2.439    A_i_k_0/RSTP
    SLICE_X19Y110        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     2.575 r  A_i_k_0/out_tmp_reg_i_29__0/O
                         net (fo=2, routed)           0.336     2.911    mult_pipe0/out_tmp0/B[4]
    DSP48E2_X1Y43        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y43        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y43        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     6.706    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.748ns (25.990%)  route 2.130ns (74.010%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.790     2.503    A_i_k_0/RSTP
    SLICE_X19Y111        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.136     2.639 r  A_i_k_0/out_tmp_reg__0_i_6__0/O
                         net (fo=1, routed)           0.275     2.914    mult_pipe0/out_tmp_reg__0/B[9]
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[9])
                                                     -0.296     6.713    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.726ns (25.456%)  route 2.126ns (74.544%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.792     2.505    A_i_k_0/RSTP
    SLICE_X19Y111        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     2.619 r  A_i_k_0/out_tmp_reg__0_i_14__0/O
                         net (fo=1, routed)           0.269     2.888    mult_pipe0/out_tmp_reg__0/B[1]
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y44        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y44        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.810ns (28.451%)  route 2.037ns (71.549%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.597     2.310    A_k_j_0/RSTP
    SLICE_X19Y107        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.508 r  A_k_j_0/out_tmp_reg_i_8__0/O
                         net (fo=1, routed)           0.375     2.883    mult_pipe0/out_tmp_reg/B[8]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.783ns (27.590%)  route 2.055ns (72.410%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.036     0.036    fsm6/clk
    SLICE_X27Y98         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm6/out_reg[1]/Q
                         net (fo=7, routed)           0.238     0.373    fsm6/fsm6_out[1]
    SLICE_X27Y98         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     0.473 f  fsm6/out[0]_i_2__4/O
                         net (fo=6, routed)           0.294     0.767    fsm5/out_reg[0]_9
    SLICE_X28Y101        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     0.867 f  fsm5/out[0]_i_2__3/O
                         net (fo=4, routed)           0.065     0.932    fsm5/out_reg[0]_2
    SLICE_X28Y101        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     1.082 f  fsm5/out[3]_i_4__1/O
                         net (fo=17, routed)          0.257     1.339    fsm0/done_reg_0
    SLICE_X24Y104        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.439 r  fsm0/A_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=11, routed)          0.211     1.650    fsm/out_reg[0]_2
    SLICE_X23Y104        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.713 f  fsm/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.595     2.308    A_i_k_0/RSTP
    SLICE_X19Y110        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.171     2.479 r  A_i_k_0/out_tmp_reg_i_24__0/O
                         net (fo=2, routed)           0.395     2.874    mult_pipe0/out_tmp_reg/A[9]
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=756, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y42        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y42        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313     6.696    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  3.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X21Y108        FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read0_0/Q[14]
    SLICE_X21Y107        FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X21Y107        FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y107        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[16]
    SLICE_X25Y109        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y109        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[1]
    SLICE_X26Y105        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[1]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[1]_i_1_n_0
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y105        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X25Y110        FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[27]
    SLICE_X25Y110        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[27]_i_1_n_0
    SLICE_X25Y110        FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X25Y110        FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y110        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[3]
    SLICE_X26Y105        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[3]_i_1_n_0
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X26Y105        FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y105        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    par_done_reg1/clk
    SLICE_X21Y99         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=4, routed)           0.025     0.076    par_done_reg1/par_done_reg1_out
    SLICE_X21Y99         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  par_done_reg1/out[0]_i_1__29/O
                         net (fo=1, routed)           0.017     0.107    par_reset0/out_reg[0]_1
    SLICE_X21Y99         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    par_reset0/clk
    SLICE_X21Y99         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y99         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[14]
    SLICE_X25Y109        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X25Y109        FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y109        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[18]
    SLICE_X26Y108        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[18]_i_1_n_0
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y108        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.012     0.012    div_pipe0/clk
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[21]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[21]
    SLICE_X26Y108        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[21]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[21]_i_1_n_0
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.018     0.018    div_pipe0/clk
    SLICE_X26Y108        FDRE                                         r  div_pipe0/quotient_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y108        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X20Y100        FDRE                                         r  mult_pipe1/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y100        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe1/p_1_in[14]
    SLICE_X21Y100        FDRE                                         r  mult_pipe1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=756, unset)          0.019     0.019    mult_pipe1/clk
    SLICE_X21Y100        FDRE                                         r  mult_pipe1/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y100        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y44  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y41  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y40  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X24Y103  A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y100  fsm4/out_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y101  mult_pipe1/out_reg[24]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y101  mult_pipe1/out_reg[25]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y101  mult_pipe1/out_reg[26]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y101  mult_pipe1/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y103  A_i_j_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y100  fsm4/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[24]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[25]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[26]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[27]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[28]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[29]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y101  mult_pipe1/out_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[30]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y103  A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y103  A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y100  fsm4/out_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y100  fsm4/out_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[24]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[24]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[25]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[25]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[26]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y101  mult_pipe1/out_reg[26]/C



