{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 15:30:42 2017 " "Info: Processing started: Tue Oct 10 15:30:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register vga_control:inst\|count_1688_next\[9\] register vga_control:inst\|count_1066_next\[10\] 353.73 MHz 2.827 ns Internal " "Info: Clock \"clk\" has Internal fmax of 353.73 MHz between source register \"vga_control:inst\|count_1688_next\[9\]\" and destination register \"vga_control:inst\|count_1066_next\[10\]\" (period= 2.827 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.619 ns + Longest register register " "Info: + Longest register to register delay is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:inst\|count_1688_next\[9\] 1 REG LCFF_X11_Y7_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y7_N19; Fanout = 8; REG Node = 'vga_control:inst\|count_1688_next\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:inst|count_1688_next[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.357 ns) 1.209 ns vga_control:inst\|Equal0~2 2 COMB LCCOMB_X13_Y8_N30 1 " "Info: 2: + IC(0.852 ns) + CELL(0.357 ns) = 1.209 ns; Loc. = LCCOMB_X13_Y8_N30; Fanout = 1; COMB Node = 'vga_control:inst\|Equal0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { vga_control:inst|count_1688_next[9] vga_control:inst|Equal0~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.460 ns vga_control:inst\|Equal0~1 3 COMB LCCOMB_X13_Y8_N26 14 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 1.460 ns; Loc. = LCCOMB_X13_Y8_N26; Fanout = 14; COMB Node = 'vga_control:inst\|Equal0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { vga_control:inst|Equal0~2 vga_control:inst|Equal0~1 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.309 ns) 1.993 ns vga_control:inst\|Add1~2 4 COMB LCCOMB_X13_Y8_N0 2 " "Info: 4: + IC(0.224 ns) + CELL(0.309 ns) = 1.993 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { vga_control:inst|Equal0~1 vga_control:inst|Add1~2 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.028 ns vga_control:inst\|Add1~6 5 COMB LCCOMB_X13_Y8_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.028 ns; Loc. = LCCOMB_X13_Y8_N2; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~2 vga_control:inst|Add1~6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.063 ns vga_control:inst\|Add1~10 6 COMB LCCOMB_X13_Y8_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.063 ns; Loc. = LCCOMB_X13_Y8_N4; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~6 vga_control:inst|Add1~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.098 ns vga_control:inst\|Add1~14 7 COMB LCCOMB_X13_Y8_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.098 ns; Loc. = LCCOMB_X13_Y8_N6; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~10 vga_control:inst|Add1~14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.133 ns vga_control:inst\|Add1~18 8 COMB LCCOMB_X13_Y8_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.133 ns; Loc. = LCCOMB_X13_Y8_N8; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~14 vga_control:inst|Add1~18 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.168 ns vga_control:inst\|Add1~22 9 COMB LCCOMB_X13_Y8_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.168 ns; Loc. = LCCOMB_X13_Y8_N10; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~18 vga_control:inst|Add1~22 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.203 ns vga_control:inst\|Add1~26 10 COMB LCCOMB_X13_Y8_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 2.203 ns; Loc. = LCCOMB_X13_Y8_N12; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~26'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~22 vga_control:inst|Add1~26 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 2.327 ns vga_control:inst\|Add1~30 11 COMB LCCOMB_X13_Y8_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.124 ns) = 2.327 ns; Loc. = LCCOMB_X13_Y8_N14; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { vga_control:inst|Add1~26 vga_control:inst|Add1~30 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.362 ns vga_control:inst\|Add1~34 12 COMB LCCOMB_X13_Y8_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.362 ns; Loc. = LCCOMB_X13_Y8_N16; Fanout = 2; COMB Node = 'vga_control:inst\|Add1~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~30 vga_control:inst|Add1~34 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.397 ns vga_control:inst\|Add1~38 13 COMB LCCOMB_X13_Y8_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.397 ns; Loc. = LCCOMB_X13_Y8_N18; Fanout = 1; COMB Node = 'vga_control:inst\|Add1~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { vga_control:inst|Add1~34 vga_control:inst|Add1~38 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.522 ns vga_control:inst\|Add1~41 14 COMB LCCOMB_X13_Y8_N20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 2.522 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 1; COMB Node = 'vga_control:inst\|Add1~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { vga_control:inst|Add1~38 vga_control:inst|Add1~41 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.619 ns vga_control:inst\|count_1066_next\[10\] 15 REG LCFF_X13_Y8_N21 7 " "Info: 15: + IC(0.000 ns) + CELL(0.097 ns) = 2.619 ns; Loc. = LCFF_X13_Y8_N21; Fanout = 7; REG Node = 'vga_control:inst\|count_1066_next\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { vga_control:inst|Add1~41 vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 51.36 % ) " "Info: Total cell delay = 1.345 ns ( 51.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 48.64 % ) " "Info: Total interconnect delay = 1.274 ns ( 48.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { vga_control:inst|count_1688_next[9] vga_control:inst|Equal0~2 vga_control:inst|Equal0~1 vga_control:inst|Add1~2 vga_control:inst|Add1~6 vga_control:inst|Add1~10 vga_control:inst|Add1~14 vga_control:inst|Add1~18 vga_control:inst|Add1~22 vga_control:inst|Add1~26 vga_control:inst|Add1~30 vga_control:inst|Add1~34 vga_control:inst|Add1~38 vga_control:inst|Add1~41 vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { vga_control:inst|count_1688_next[9] {} vga_control:inst|Equal0~2 {} vga_control:inst|Equal0~1 {} vga_control:inst|Add1~2 {} vga_control:inst|Add1~6 {} vga_control:inst|Add1~10 {} vga_control:inst|Add1~14 {} vga_control:inst|Add1~18 {} vga_control:inst|Add1~22 {} vga_control:inst|Add1~26 {} vga_control:inst|Add1~30 {} vga_control:inst|Add1~34 {} vga_control:inst|Add1~38 {} vga_control:inst|Add1~41 {} vga_control:inst|count_1066_next[10] {} } { 0.000ns 0.852ns 0.198ns 0.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.024 ns - Smallest " "Info: - Smallest clock skew is -0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.453 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns vga_control:inst\|count_1066_next\[10\] 3 REG LCFF_X13_Y8_N21 7 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y8_N21; Fanout = 7; REG Node = 'vga_control:inst\|count_1066_next\[10\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1066_next[10] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.477 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns vga_control:inst\|count_1688_next\[9\] 3 REG LCFF_X11_Y7_N19 8 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X11_Y7_N19; Fanout = 8; REG Node = 'vga_control:inst\|count_1688_next\[9\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clk~clkctrl vga_control:inst|count_1688_next[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl vga_control:inst|count_1688_next[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1688_next[9] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1066_next[10] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl vga_control:inst|count_1688_next[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1688_next[9] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { vga_control:inst|count_1688_next[9] vga_control:inst|Equal0~2 vga_control:inst|Equal0~1 vga_control:inst|Add1~2 vga_control:inst|Add1~6 vga_control:inst|Add1~10 vga_control:inst|Add1~14 vga_control:inst|Add1~18 vga_control:inst|Add1~22 vga_control:inst|Add1~26 vga_control:inst|Add1~30 vga_control:inst|Add1~34 vga_control:inst|Add1~38 vga_control:inst|Add1~41 vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { vga_control:inst|count_1688_next[9] {} vga_control:inst|Equal0~2 {} vga_control:inst|Equal0~1 {} vga_control:inst|Add1~2 {} vga_control:inst|Add1~6 {} vga_control:inst|Add1~10 {} vga_control:inst|Add1~14 {} vga_control:inst|Add1~18 {} vga_control:inst|Add1~22 {} vga_control:inst|Add1~26 {} vga_control:inst|Add1~30 {} vga_control:inst|Add1~34 {} vga_control:inst|Add1~38 {} vga_control:inst|Add1~41 {} vga_control:inst|count_1066_next[10] {} } { 0.000ns 0.852ns 0.198ns 0.224ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.357ns 0.053ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl vga_control:inst|count_1066_next[10] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1066_next[10] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clk clk~clkctrl vga_control:inst|count_1688_next[9] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1688_next[9] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga_control:inst\|vsync reset clk 3.719 ns register " "Info: tsu for register \"vga_control:inst\|vsync\" (data pin = \"reset\", clock pin = \"clk\") is 3.719 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.110 ns + Longest pin register " "Info: + Longest pin to register delay is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 19 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 19; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 136 168 336 152 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(0.746 ns) 6.110 ns vga_control:inst\|vsync 2 REG LCFF_X11_Y8_N5 1 " "Info: 2: + IC(4.500 ns) + CELL(0.746 ns) = 6.110 ns; Loc. = LCFF_X11_Y8_N5; Fanout = 1; REG Node = 'vga_control:inst\|vsync'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { reset vga_control:inst|vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 26.35 % ) " "Info: Total cell delay = 1.610 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.500 ns ( 73.65 % ) " "Info: Total interconnect delay = 4.500 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { reset vga_control:inst|vsync } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { reset {} reset~combout {} vga_control:inst|vsync {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 0.864ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns vga_control:inst\|vsync 3 REG LCFF_X11_Y8_N5 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X11_Y8_N5; Fanout = 1; REG Node = 'vga_control:inst\|vsync'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl vga_control:inst|vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl vga_control:inst|vsync } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|vsync {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { reset vga_control:inst|vsync } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { reset {} reset~combout {} vga_control:inst|vsync {} } { 0.000ns 0.000ns 4.500ns } { 0.000ns 0.864ns 0.746ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl vga_control:inst|vsync } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|vsync {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vfin vga_control:inst\|count_1066_next\[2\] 7.911 ns register " "Info: tco from clock \"clk\" to destination pin \"vfin\" through register \"vga_control:inst\|count_1066_next\[2\]\" is 7.911 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns vga_control:inst\|count_1066_next\[2\] 3 REG LCFF_X13_Y8_N5 6 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 6; REG Node = 'vga_control:inst\|count_1066_next\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl vga_control:inst|count_1066_next[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl vga_control:inst|count_1066_next[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1066_next[2] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.364 ns + Longest register pin " "Info: + Longest register to pin delay is 5.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:inst\|count_1066_next\[2\] 1 REG LCFF_X13_Y8_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N5; Fanout = 6; REG Node = 'vga_control:inst\|count_1066_next\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:inst|count_1066_next[2] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.366 ns) 0.993 ns vga_control:inst\|Equal1~1 2 COMB LCCOMB_X11_Y8_N14 2 " "Info: 2: + IC(0.627 ns) + CELL(0.366 ns) = 0.993 ns; Loc. = LCCOMB_X11_Y8_N14; Fanout = 2; COMB Node = 'vga_control:inst\|Equal1~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { vga_control:inst|count_1066_next[2] vga_control:inst|Equal1~1 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.228 ns) 1.578 ns vga_control:inst\|Equal1~2 3 COMB LCCOMB_X11_Y8_N0 12 " "Info: 3: + IC(0.357 ns) + CELL(0.228 ns) = 1.578 ns; Loc. = LCCOMB_X11_Y8_N0; Fanout = 12; COMB Node = 'vga_control:inst\|Equal1~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { vga_control:inst|Equal1~1 vga_control:inst|Equal1~2 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(1.962 ns) 5.364 ns vfin 4 PIN PIN_D14 0 " "Info: 4: + IC(1.824 ns) + CELL(1.962 ns) = 5.364 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'vfin'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { vga_control:inst|Equal1~2 vfin } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 232 576 752 248 "vfin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.556 ns ( 47.65 % ) " "Info: Total cell delay = 2.556 ns ( 47.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.808 ns ( 52.35 % ) " "Info: Total interconnect delay = 2.808 ns ( 52.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { vga_control:inst|count_1066_next[2] vga_control:inst|Equal1~1 vga_control:inst|Equal1~2 vfin } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.364 ns" { vga_control:inst|count_1066_next[2] {} vga_control:inst|Equal1~1 {} vga_control:inst|Equal1~2 {} vfin {} } { 0.000ns 0.627ns 0.357ns 1.824ns } { 0.000ns 0.366ns 0.228ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl vga_control:inst|count_1066_next[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|count_1066_next[2] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.364 ns" { vga_control:inst|count_1066_next[2] vga_control:inst|Equal1~1 vga_control:inst|Equal1~2 vfin } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.364 ns" { vga_control:inst|count_1066_next[2] {} vga_control:inst|Equal1~1 {} vga_control:inst|Equal1~2 {} vfin {} } { 0.000ns 0.627ns 0.357ns 1.824ns } { 0.000ns 0.366ns 0.228ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga_control:inst\|output_colour\[3\] mode clk -2.940 ns register " "Info: th for register \"vga_control:inst\|output_colour\[3\]\" (data pin = \"mode\", clock pin = \"clk\") is -2.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 43 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 120 168 336 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns vga_control:inst\|output_colour\[3\] 3 REG LCFF_X10_Y8_N7 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X10_Y8_N7; Fanout = 1; REG Node = 'vga_control:inst\|output_colour\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl vga_control:inst|output_colour[3] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl vga_control:inst|output_colour[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|output_colour[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns mode 1 PIN PIN_R2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 5; PIN Node = 'mode'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/Lab3.bdf" { { 104 168 336 120 "mode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.360 ns) + CELL(0.225 ns) 5.415 ns vga_control:inst\|output_colour~41 2 COMB LCCOMB_X10_Y8_N6 1 " "Info: 2: + IC(4.360 ns) + CELL(0.225 ns) = 5.415 ns; Loc. = LCCOMB_X10_Y8_N6; Fanout = 1; COMB Node = 'vga_control:inst\|output_colour~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.585 ns" { mode vga_control:inst|output_colour~41 } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.570 ns vga_control:inst\|output_colour\[3\] 3 REG LCFF_X10_Y8_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.570 ns; Loc. = LCFF_X10_Y8_N7; Fanout = 1; REG Node = 'vga_control:inst\|output_colour\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { vga_control:inst|output_colour~41 vga_control:inst|output_colour[3] } "NODE_NAME" } } { "vga.vhd" "" { Text "C:/Users/David/Desktop/Uni/MEE/ADS/VGAInterface/vga.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 21.72 % ) " "Info: Total cell delay = 1.210 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.360 ns ( 78.28 % ) " "Info: Total interconnect delay = 4.360 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { mode vga_control:inst|output_colour~41 vga_control:inst|output_colour[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { mode {} mode~combout {} vga_control:inst|output_colour~41 {} vga_control:inst|output_colour[3] {} } { 0.000ns 0.000ns 4.360ns 0.000ns } { 0.000ns 0.830ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl vga_control:inst|output_colour[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} vga_control:inst|output_colour[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { mode vga_control:inst|output_colour~41 vga_control:inst|output_colour[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { mode {} mode~combout {} vga_control:inst|output_colour~41 {} vga_control:inst|output_colour[3] {} } { 0.000ns 0.000ns 4.360ns 0.000ns } { 0.000ns 0.830ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 15:30:43 2017 " "Info: Processing ended: Tue Oct 10 15:30:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
