#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 23 14:32:51 2025
# Process ID: 9308
# Current directory: /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/Full_Model
# Command line: vivado
# Log file: /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/Full_Model/vivado.log
# Journal file: /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/Full_Model/vivado.jou
# Running On: diskless, OS: Linux, CPU Frequency: 2400.000 MHz, CPU Physical cores: 4, Host memory: 16702 MB
#-----------------------------------------------------------
start_gui
open_project /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.xpr
open_bd_design {/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
open_project /home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/project_simpleAdder/project_simpleAdder.xpr
open_bd_design {/home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/project_simpleAdder/project_simpleAdder.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
open_project /home/rerecich/EE-390a/Week02/Exer02_VectorAdder/Exer02_VectorAdder_Moodle/VectorAdder/VectorAdder.xpr
open_bd_design {/home/rerecich/EE-390a/Week02/Exer02_VectorAdder/Exer02_VectorAdder_Moodle/VectorAdder/VectorAdder.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
close_project
open_project /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/IP-catalog/IP_mar23 [current_project]
update_ip_catalog
open_bd_design {/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:Conv2D_HW:1.0 [get_ips  design_1_Conv2D_HW_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_Conv2D_HW_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_Conv2D_HW_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_Conv2D_HW_0_0_synth_1 -jobs 4
wait_on_run design_1_Conv2D_HW_0_0_synth_1
export_simulation -of_objects [get_files /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.ip_user_files -ipstatic_source_dir /home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
open_bd_design {/home/rerecich/EE-390a/CNN/Conv2D_HW_InitVersion_Examples/Conv2D_HW_InitVersion_Students/CNN_Material/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
