Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 08:39:38 2024
| Host         : DESKTOP-07OEL5G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PipelineCPUTest_control_sets_placed.rpt
| Design       : PipelineCPUTest
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             233 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             177 |           63 |
| Yes          | No                    | No                     |              31 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |              Enable Signal             |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  DCM_INST/inst/clk_out1                     | sync_inst/EndLine                      |                                         |                1 |              1 |         1.00 |
|  CPUInst/ID_1/Decode0/ALUCode_reg[1]/G0     |                                        |                                         |                1 |              1 |         1.00 |
|  TMDS_inst/tmds_clk_IBUF_BUFG               |                                        |                                         |                2 |              3 |         1.50 |
|  CPUInst/IF_ID_1/Instruction_id_reg[13]_0   |                                        | CPUInst/IF_ID_1/Instruction_id_reg[2]_2 |                1 |              3 |         3.00 |
|  DCM_INST/inst/clk_out1                     | step_pulse_inst/debounce/div_inst/E[0] | step_pulse_inst/debounce/state/SR[0]    |                1 |              4 |         4.00 |
|  TMDS_inst/tmds_clk_IBUF_BUFG               |                                        | TMDS_inst/clear                         |                1 |              5 |         5.00 |
|  DCM_INST/inst/clk_out1                     | sync_inst/EndLine                      | sync_inst/PosY_reg                      |                3 |              9 |         3.00 |
|  DCM_INST/inst/clk_out1                     |                                        | sync_inst/EndLine                       |                4 |             10 |         2.50 |
|  DCM_INST/inst/clk_out1                     |                                        | step_pulse_inst/debounce/div_inst/E[0]  |                4 |             16 |         4.00 |
|  CPUInst/IF_ID_1/Instruction_id_reg[2]_1[0] |                                        |                                         |                5 |             17 |         3.40 |
|  DCM_INST/inst/clk_out1                     | sync_inst/ActiveArea                   | TMDS_inst/encode_blue/SR[0]             |                6 |             24 |         4.00 |
|  CPUInst/IF_ID_1/E[0]                       |                                        |                                         |                7 |             24 |         3.43 |
|  TMDS_inst/tmds_clk_IBUF_BUFG               | TMDS_inst/clear                        |                                         |                9 |             30 |         3.33 |
|  cpu_clk_BUFG                               | CPUInst/ID_EX_1/E[0]                   | reset_IBUF                              |               20 |             32 |         1.60 |
|  DCM_INST/inst/clk_out1                     |                                        |                                         |               19 |             45 |         2.37 |
|  cpu_clk_BUFG                               | CPUInst/ID_EX_1/E[0]                   | CPUInst/IF_ID_1/reset00_out             |               25 |             58 |         2.32 |
|  cpu_clk_BUFG                               | CPUInst/MEM_WB_1/RegWrite_wb           |                                         |               11 |             88 |         8.00 |
|  cpu_clk_BUFG                               |                                        |                                         |               66 |            143 |         2.17 |
|  cpu_clk_BUFG                               |                                        | CPUInst/ID_EX_1/reset0                  |               53 |            143 |         2.70 |
+---------------------------------------------+----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


