  *** MEMORY MODE: SYNCHRONOUS (1-cycle read latency, read-first) ***
VCD info: dumpfile cpu_sort_tb.vcd opened for output.

╔══════════════════════════════════════════════════════════════╗
║     ARM CPU Testbench — Bubble Sort                        ║
╠══════════════════════════════════════════════════════════════╣
║  Program   : ../hex/sort_imem.txt                          ║
║  Format    : HEX ($readmemh)                               ║
║  Memory    : SYNC (1-cycle read latency, read-first)       ║
║  Halt addr : 0x00000200                                    ║
║  CPU_DONE  : 0x00000200                                    ║
║  Mem depth : 4096 words (16384 bytes)                     ║
║  Timeout   : 200000 cycles                                ║
║  Trace     : 120 (verbose) + 2000 (compact)             ║
╚══════════════════════════════════════════════════════════════╝

████████████████████████████████████████████████████████████████
██  Bubble Sort (../hex/sort_imem.txt)
████████████████████████████████████████████████████████████████

WARNING: ../tb/cpu_sort_tb.v:455: $readmemh(../hex/sort_imem.txt): Not enough words in the file for the requested range [0:4095].
  Loaded (HEX): ../hex/sort_imem.txt
  First 8 words:
    [0x00000000] = 0xe92d4800
    [0x00000004] = 0xe28db004
    [0x00000008] = 0xe24dd038
    [0x0000000c] = 0xe59f3104
    [0x00000010] = 0xe24bc038
    [0x00000014] = 0xe1a0e003
    [0x00000018] = 0xe8be000f
    [0x0000001c] = 0xe8ac000f

  Placing halt (B . = 0xeafffffe) at address 0x00000200 (word 128)
[60000] Reset released — Bubble Sort
  halt_addr = 0x00000200
  (sync memory  — data available one cycle after address)

────────────────────────────────────────────────────────────────────────────────
[C0001] IF: PC=0x00000000  |  ID: instr=0xe92d4800 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R13]=0x00000000  Rm[R0]=0x00000000  R3port[R8]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0001] IF: PC=0x00000004  |  ID: instr=0xe92d4800 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R4 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R13]=0x00000000  Rm[R0]=0x00000000  R3port[R8]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0100 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R4 en1=0 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0003] IF: PC=0x00000008  |  ID: instr=0xe28db004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R4 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R13]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0100 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R4 en1=0 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0003] IF: PC=0x0000000c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R13]=0x00000000  Rm[R8]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0100 => res=0x00000004 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xe92d4800
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000000 R1=00000000 R2=00000000 R3=00000000 SP=00000000 FP=00000000 LR=00000200
────────────────────────────────────────────────────────────────────────────────
[C0005] IF: PC=0x0000000c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000ff8 rd=0 wr=1 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R13]=0x00000000  Rm[R8]=0x00000000  R3port[R11]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0100 => res=0x00000004 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM WRITE: [0x00000ff8] <= 0x00000000  size=10
        DMEM READ:  [0x00000ff8] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xe92d4800
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0005] IF: PC=0x0000000c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000ffc rd=0 wr=1 wdata=0x00000200 rdata=0x00000000
        ID READ: Rn[R13]=0x00000000  Rm[R8]=0x00000000  R3port[R14]=0x00000200 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0100 => res=0x00000004 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM WRITE: [0x00000ffc] <= 0x00000200  size=10
        DMEM READ:  [0x00000ffc] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0007] IF: PC=0x0000000c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        BDTU WR: port1: R0<=0x00000000 en=0 | port2: R13<=0xfffffff8 en=1
        ID READ: Rn[R13]=0xfffffff8  Rm[R8]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=BDTU_P2  fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffff8 b=0x00000004 op=0100 => res=0xfffffffc flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R13<=0xfffffff8 | port2: R13<=0xfffffff8  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0007] IF: PC=0x0000000c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        BDTU WR: port1: R0<=0x00000000 en=0 | port2: R13<=0xfffffff8 en=1
        ID READ: Rn[R13]=0xfffffff8  Rm[R8]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=BDTU_P2  fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffff8 b=0x00000004 op=0100 => res=0xfffffffc flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R13<=0xfffffff8 | port2: R13<=0xfffffff8  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0009] IF: PC=0x00000010  |  ID: instr=0xe59f3104 valid=1  |  EX: alu_res=0xffffffc0  |  MEM: addr=0x00000ff8  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R13 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R15]=0x00000000  Rm[R4]=0x00000000  R3port[R1]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0xfffffff8
        EX ALU: a=0xfffffff8 b=0x00000038 op=0010 => res=0xffffffc0 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R13 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000ff8 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R11 en1=1 wr2=R13 en2=0
        DMEM READ:  [0x00000ff8] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xe92d4800
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0009] IF: PC=0x00000014  |  ID: instr=0xe24bc038 valid=1  |  EX: alu_res=0x00000118  |  MEM: addr=0x00000ff8  |  WB: data1=0xfffffffc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000014 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000014 b=0x00000104 op=0100 => res=0x00000118 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R15 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc0 addr=0x00000ff8 store=0xfffffff8 | rd=0 wr=0 size=10 signed=0 | wr1=R13 en1=1 wr2=R13 en2=0
        DMEM READ:  [0x00000ff8] => 0x00000000
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R11 en1=1 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R11<=0xfffffffc | port2: R11<=0xfffffffc  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0011] IF: PC=0x00000018  |  ID: instr=0xe1a0e003 valid=1  |  EX: alu_res=0xffffffc4  |  MEM: addr=0x00000118  |  WB: data1=0xffffffc0
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R12 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0x00000000  Rm[R3]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000038 op=0010 => res=0xffffffc4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R12 en1=1 wr2=R11 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000118 addr=0x00000118 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R15 en2=0
        DMEM READ:  [0x00000118] => 0x00000000
        WB: sel=ALU   data1=0xffffffc0 data2=0xffffffc0 | wr1=R13 en1=1 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R13<=0xffffffc0 | port2: R13<=0xffffffc0  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0011] IF: PC=0x0000001c  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x0000011c  |  MEM: addr=0x00000ffc  |  WB: data1=0x0000011c
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R14 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x0000011c
        ID READ: Rn[R14]=0x00000200  Rm[R15]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x0000011c rs_fwd=0x00000000 rd_st_fwd=0x00000200
        EX ALU: a=0x00000000 b=0x0000011c op=1101 => res=0x0000011c flags=0000 | shift_out=0x0000011c cout=0
        EX CTL: wr1=R14 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc4 addr=0x00000ffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R12 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ffc] => 0x0000011c
        WB: sel=MEM   data1=0x0000011c data2=0x00000118 | wr1=R3 en1=1 wr2=R15 en2=0 | load_data=0x0000011c
        RF WRITE: port1: R3<=0x0000011c | port2: R3<=0x0000011c  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0013] IF: PC=0x00000020  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x0000013c  |  MEM: addr=0x0000011c  |  WB: data1=0xffffffc4
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x00000200
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000011c rm_fwd=0x00000020 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x0000011c b=0x00000020 op=0100 => res=0x0000013c flags=0000 | shift_out=0x00000020 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000011c addr=0x0000011c store=0x00000200 | rd=0 wr=0 size=10 signed=0 | wr1=R14 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x0000011c] => 0x00000200
        WB: sel=ALU   data1=0xffffffc4 data2=0xffffffc4 | wr1=R12 en1=1 wr2=R11 en2=0 | load_data=0x00000200
        RF WRITE: port1: R12<=0xffffffc4 | port2: R12<=0xffffffc4  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0013] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000011c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0x00000143
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000000] => 0x00000143
        WB: sel=ALU   data1=0x0000011c data2=0x0000011c | wr1=R14 en1=1 wr2=R0 en2=0 | load_data=0x00000143
        RF WRITE: port1: R14<=0x0000011c | port2: R14<=0x0000011c  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
        REGS: R0=00000000 R1=00000000 R2=00000000 R3=0000011c SP=ffffffc0 FP=fffffffc LR=00000200
────────────────────────────────────────────────────────────────────────────────
[C0015] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000011c rd=1 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000011c] => 0xe92d4800
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xe92d4800
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0015] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000120 rd=1 wr=0 wdata=0x00000143 rdata=0x00000143
        BDTU WR: port1: R0<=0x00000143 en=1 | port2: R14<=0x0000012c en=0
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000120] => 0x00000143
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000143
        RF WRITE: port1: R0<=0x00000143 | port2: R0<=0x00000143  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0017] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000124 rd=1 wr=0 wdata=0x00000143 rdata=0x0000007b
        BDTU WR: port1: R1<=0x0000007b en=1 | port2: R14<=0x0000012c en=0
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000124] => 0x0000007b
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R1<=0x0000007b | port2: R1<=0x0000007b  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0017] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000128 rd=1 wr=0 wdata=0x00000143 rdata=0xfffffe39
        BDTU WR: port1: R2<=0xfffffe39 en=1 | port2: R14<=0x0000012c en=0
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000128] => 0xfffffe39
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xfffffe39
        RF WRITE: port1: R2<=0xfffffe39 | port2: R2<=0xfffffe39  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0019] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x0000012c rd=0 wr=0 wdata=0x00000143 rdata=0x00000002
        BDTU WR: port1: R3<=0x00000002 en=1 | port2: R14<=0x0000012c en=0
        ID READ: Rn[R14]=0x0000011c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0x00000002
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000002
        RF WRITE: port1: R3<=0x00000002 | port2: R3<=0x00000002  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=0000011c SP=ffffffc0 FP=fffffffc LR=0000011c
────────────────────────────────────────────────────────────────────────────────
[C0019] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x0000012c rd=0 wr=0 wdata=0x00000143 rdata=0x00000062
        BDTU WR: port1: R3<=0x00000062 en=0 | port2: R14<=0x0000012c en=1
        ID READ: Rn[R14]=0x0000012c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0x00000062
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        RF WRITE: port1: R14<=0x0000012c | port2: R14<=0x0000012c  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0021] IF: PC=0x00000024  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0xffffffe8  |  MEM: addr=0x0000011c  |  WB: data1=0x0000013c
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x0000012c rd=0 wr=0 wdata=0x00000143 rdata=0x00000062
        BDTU WR: port1: R3<=0x00000002 en=1 | port2: R14<=0x0000012c en=1
        ID READ: Rn[R14]=0x0000012c  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc4 rm_fwd=0x00000024 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc4 b=0x00000024 op=0100 => res=0xffffffe8 flags=1000 | shift_out=0x00000024 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000013c addr=0x0000011c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000011c] => 0x00000062
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        RF WRITE: port1: R3<=0x00000002 | port2: R14<=0x0000012c  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0021] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0x0000013c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x0000012c rd=0 wr=0 wdata=0x00000143 rdata=0x00000143
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x0000012c] => 0x00000143
        WB: sel=ALU   data1=0x0000013c data2=0x0000013c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000143
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=00000002 SP=ffffffc0 FP=fffffffc LR=0000012c
────────────────────────────────────────────────────────────────────────────────
[C0023] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fc4 rd=0 wr=1 wdata=0x00000143 rdata=0x00000062
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fc4] <= 0x00000143  size=10
        DMEM READ:  [0x00000fc4] => 0x00000062
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0023] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fc8 rd=0 wr=1 wdata=0x0000007b rdata=0x00000000
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R1]=0x0000007b | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fc8] <= 0x0000007b  size=10
        DMEM READ:  [0x00000fc8] => 0x00000000
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0025] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fcc rd=0 wr=1 wdata=0xfffffe39 rdata=0x00000000
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R2]=0xfffffe39 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fcc] <= 0xfffffe39  size=10
        DMEM READ:  [0x00000fcc] => 0x00000000
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0025] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fd0 rd=0 wr=1 wdata=0x00000002 rdata=0x00000000
        ID READ: Rn[R12]=0xffffffc4  Rm[R15]=0x00000000  R3port[R3]=0x00000002 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fd0] <= 0x00000002  size=10
        DMEM READ:  [0x00000fd0] => 0x00000000
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0027] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x00000fd4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000000 en=0 | port2: R12<=0xffffffd4 en=1
        ID READ: Rn[R12]=0xffffffd4  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000fd4] => 0x00000000
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0xffffffd4 | port2: R12<=0xffffffd4  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0027] IF: PC=0x00000028  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000154  |  MEM: addr=0x00000fc4  |  WB: data1=0xffffffe8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000fd4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000002 en=0 | port2: R12<=0xffffffd4 en=1
        ID READ: Rn[R12]=0xffffffd4  Rm[R15]=0x00000000  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000028 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000012c b=0x00000028 op=0100 => res=0x00000154 flags=0000 | shift_out=0x00000028 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0xffffffe8 addr=0x00000fc4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000fc4] => 0x00000000
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0xffffffd4 | port2: R12<=0xffffffd4  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0029] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0xffffffe8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000fd4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000143
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000002  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000fd4] => 0x00000143
        WB: sel=ALU   data1=0xffffffe8 data2=0xffffffe8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000143
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=00000002 SP=ffffffc0 FP=fffffffc LR=0000012c
────────────────────────────────────────────────────────────────────────────────
[C0029] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000012c rd=1 wr=0 wdata=0x00000143 rdata=0x00000000
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000002  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0x00000000
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0031] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000130 rd=1 wr=0 wdata=0x00000062 rdata=0x00000062
        BDTU WR: port1: R0<=0x00000062 en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000130] => 0x00000062
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        RF WRITE: port1: R0<=0x00000062 | port2: R0<=0x00000062  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0031] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000134 rd=1 wr=0 wdata=0x00000062 rdata=0x0000007d
        BDTU WR: port1: R1<=0x0000007d en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000134] => 0x0000007d
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000007d
        RF WRITE: port1: R1<=0x0000007d | port2: R1<=0x0000007d  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0033] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000138 rd=1 wr=0 wdata=0x00000062 rdata=0x0000000a
        BDTU WR: port1: R2<=0x0000000a en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000138] => 0x0000000a
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000000a
        RF WRITE: port1: R2<=0x0000000a | port2: R2<=0x0000000a  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0033] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000062 rdata=0x00000041
        BDTU WR: port1: R3<=0x00000041 en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0x0000012c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000041
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000041
        RF WRITE: port1: R3<=0x00000041 | port2: R3<=0x00000041  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000002 SP=ffffffc0 FP=fffffffc LR=0000012c
────────────────────────────────────────────────────────────────────────────────
[C0035] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000062 rdata=0xffffffc8
        BDTU WR: port1: R3<=0xffffffc8 en=0 | port2: R14<=0x0000013c en=1
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0xffffffc8
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        RF WRITE: port1: R14<=0x0000013c | port2: R14<=0x0000013c  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0035] IF: PC=0x0000002c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x0000012c  |  WB: data1=0x00000154
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000062 rdata=0xffffffc8
        BDTU WR: port1: R3<=0x00000041 en=1 | port2: R14<=0x0000013c en=1
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffd4 rm_fwd=0x0000002c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffd4 b=0x0000002c op=0100 => res=0x00000000 flags=0110 | shift_out=0x0000002c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000154 addr=0x0000012c store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0xffffffc8
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        RF WRITE: port1: R3<=0x00000041 | port2: R14<=0x0000013c  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0037] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000154
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000062 rdata=0x00000062
        ID READ: Rn[R12]=0xffffffd4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x0000013c] => 0x00000062
        WB: sel=ALU   data1=0x00000154 data2=0x00000154 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000041 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0037] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fd4 rd=0 wr=1 wdata=0x00000062 rdata=0xffffffc8
        ID READ: Rn[R12]=0xffffffd4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fd4] <= 0x00000062  size=10
        DMEM READ:  [0x00000fd4] => 0xffffffc8
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0039] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fd8 rd=0 wr=1 wdata=0x0000007d rdata=0x00000000
        ID READ: Rn[R12]=0xffffffd4  Rm[R3]=0x00000041  R3port[R1]=0x0000007d | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fd8] <= 0x0000007d  size=10
        DMEM READ:  [0x00000fd8] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0039] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fdc rd=0 wr=1 wdata=0x0000000a rdata=0x00000000
        ID READ: Rn[R12]=0xffffffd4  Rm[R3]=0x00000041  R3port[R2]=0x0000000a | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fdc] <= 0x0000000a  size=10
        DMEM READ:  [0x00000fdc] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0041] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fe0 rd=0 wr=1 wdata=0x00000041 rdata=0x00000000
        ID READ: Rn[R12]=0xffffffd4  Rm[R3]=0x00000041  R3port[R3]=0x00000041 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fe0] <= 0x00000041  size=10
        DMEM READ:  [0x00000fe0] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0041] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x00000fe4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000000 en=0 | port2: R12<=0xffffffe4 en=1
        ID READ: Rn[R12]=0xffffffe4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000fe4] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0xffffffe4 | port2: R12<=0xffffffe4  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0043] IF: PC=0x00000030  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000017d  |  MEM: addr=0x00000fd4  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000fe4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000041 en=0 | port2: R12<=0xffffffe4 en=1
        ID READ: Rn[R12]=0xffffffe4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000013c b=0x00000041 op=0100 => res=0x0000017d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000000 addr=0x00000fd4 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000fd4] => 0x00000000
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0xffffffe4 | port2: R12<=0xffffffe4  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0043] IF: PC=0x00000034  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000025  |  MEM: addr=0x0000013c  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000fe4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000062
        ID READ: Rn[R0]=0x00000062  Rm[R0]=0x00000062  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffe4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0xffffffe4 b=0x00000041 op=0100 => res=0x00000025 flags=0010 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000017d addr=0x0000013c store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000fe4] => 0x00000062
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000041 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0045] IF: PC=0x00000034  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000025  |  MEM: addr=0x0000013c  |  WB: data1=0x0000017d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000013c rd=1 wr=0 wdata=0x00000062 rdata=0x00000000
        ID READ: Rn[R0]=0x00000062  Rm[R0]=0x00000062  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffe4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0xffffffe4 b=0x00000041 op=0100 => res=0x00000025 flags=0010 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000017d addr=0x0000013c store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000000
        WB: sel=ALU   data1=0x0000017d data2=0x0000017d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0045] IF: PC=0x00000034  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000025  |  MEM: addr=0x0000013c  |  WB: data1=0x0000017d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000140 rd=1 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        BDTU WR: port1: R0<=0xffffffc8 en=1 | port2: R14<=0x00000144 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffe4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0xffffffe4 b=0x00000041 op=0100 => res=0x00000025 flags=0010 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000017d addr=0x0000013c store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000140] => 0xffffffc8
        WB: sel=ALU   data1=0x0000017d data2=0x0000017d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        RF WRITE: port1: R0<=0xffffffc8 | port2: R0<=0xffffffc8  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0047] IF: PC=0x00000034  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000025  |  MEM: addr=0x0000013c  |  WB: data1=0x0000017d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x00000144 rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        BDTU WR: port1: R1<=0x00000000 en=1 | port2: R14<=0x00000144 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffe4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0xffffffe4 b=0x00000041 op=0100 => res=0x00000025 flags=0010 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000017d addr=0x0000013c store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000144] => 0x00000000
        WB: sel=ALU   data1=0x0000017d data2=0x0000017d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        RF WRITE: port1: R1<=0x00000000 | port2: R1<=0x00000000  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
        REGS: R0=ffffffc8 R1=0000007d R2=0000000a R3=00000041 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0047] IF: PC=0x00000034  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000025  |  MEM: addr=0x0000013c  |  WB: data1=0x0000017d
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000144 rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        BDTU WR: port1: R1<=0x00000000 en=1 | port2: R14<=0x00000144 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffe4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0xffffffe4 b=0x00000041 op=0100 => res=0x00000025 flags=0010 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000017d addr=0x0000013c store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000000
        WB: sel=ALU   data1=0x0000017d data2=0x0000017d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        RF WRITE: port1: R1<=0x00000000 | port2: R1<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0049] IF: PC=0x00000038  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fe4  |  WB: data1=0x0000017d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000144 rd=0 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x00000041
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000025 addr=0x00000fe4 store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000144] => 0xffffffc8
        WB: sel=ALU   data1=0x0000017d data2=0x0000017d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000041 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0049] IF: PC=0x00000038  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fe4  |  WB: data1=0x00000025
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fe4 rd=0 wr=1 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x00000041
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000025 addr=0x00000fe4 store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fe4] <= 0xffffffc8  size=10
        DMEM READ:  [0x00000fe4] => 0x00000000
        WB: sel=ALU   data1=0x00000025 data2=0x00000025 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0051] IF: PC=0x00000038  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fe4  |  WB: data1=0x00000025
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000fe8 rd=0 wr=1 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R1]=0x00000000 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x00000041
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000025 addr=0x00000fe4 store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x00000fe8] <= 0x00000000  size=10
        DMEM READ:  [0x00000fe8] => 0x00000000
        WB: sel=ALU   data1=0x00000025 data2=0x00000025 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0051] IF: PC=0x00000038  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fe4  |  WB: data1=0x00000025
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x00000041
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000025 addr=0x00000fe4 store=0x00000062 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000fe4] => 0x00000000
        WB: sel=ALU   data1=0x00000025 data2=0x00000025 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0053] IF: PC=0x0000003c  |  ID: instr=0xea00002e valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000000  |  WB: data1=0x00000025
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        ID READ: Rn[R0]=0xffffffc8  Rm[R14]=0x0000013c  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=EX/MEM  
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000041 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xffffffc8
        WB: sel=ALU   data1=0x00000025 data2=0x00000025 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0053] IF: PC=0x00000040  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000104  |  MEM: addr=0x00000ff4  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        BRANCH: taken=1 target=0x000000f8 (exchange=0 link=0)
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x0000013c rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x0000013c op=0100 => res=0x00000104 flags=0010 | shift_out=0x0000013c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x00000000 | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x00000ff4] <= 0x00000000  size=10
        DMEM READ:  [0x00000ff4] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000041 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0055] IF: PC=0x000000f8  |  ID: instr=0xe2833001 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fc8  |  WB: data1=0xfffffff4
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000104 addr=0x00000fc8 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000fc8] => 0x00000000
        WB: sel=ALU   data1=0xfffffff4 data2=0xfffffff4 | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0055] IF: PC=0x000000fc  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000001  |  MEM: addr=0x00000000  |  WB: data1=0x00000104
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x0000007b
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000001 op=0100 => res=0x00000001 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x0000007b
        WB: sel=ALU   data1=0x00000104 data2=0x00000104 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x0000007b
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0057] IF: PC=0x00000100  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R9]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000001 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0057] IF: PC=0x00000100  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff4  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R9]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff4] => 0xe92d4800
        WB: sel=ALU   data1=0x00000001 data2=0x00000001 | wr1=R3 en1=0 wr2=R3 en2=0 | load_data=0xe92d4800
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0059] IF: PC=0x00000104  |  ID: instr=0xdaffffcd valid=1  |  EX: alu_res=0xfffffff7  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R15]=0x00000000  Rm[R13]=0xffffffc0  R3port[R15]=0x00000000 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=ME/WB    fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000009 op=1010 => res=0xfffffff7 flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=MEM   data1=0x00000000 data2=0xfffffff4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0059] IF: PC=0x00000108  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x000000c8  |  MEM: addr=0x00000ff7  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R15 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        BRANCH: taken=1 target=0x0000003c (exchange=0 link=0)
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000108 rm_fwd=0xffffffc0 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000108 b=0xffffffc0 op=0100 => res=0x000000c8 flags=0010 | shift_out=0xffffffc0 cout=0
        EX CTL: wr1=R15 en1=0 wr2=R15 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff7 addr=0x00000ff7 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000ff7] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000000 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0061] IF: PC=0x0000003c  |  ID: instr=0xe1a00003 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000108  |  WB: data1=0xfffffff7
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000000c8 addr=0x00000108 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R15 en1=0 wr2=R15 en2=0
        DMEM READ:  [0x00000108] => 0x00000000
        WB: sel=ALU   data1=0xfffffff7 data2=0xfffffff7 | wr1=R0 en1=0 wr2=R3 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0061] IF: PC=0x00000040  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x000000c8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe1a00003
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe1a00003
        WB: sel=ALU   data1=0x000000c8 data2=0x000000c8 | wr1=R15 en1=0 wr2=R15 en2=0 | load_data=0xe1a00003
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0063] IF: PC=0x00000044  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0063] IF: PC=0x00000044  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff4  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff4] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0xe92d4800
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0065] IF: PC=0x00000048  |  ID: instr=0xe50b300c valid=1  |  EX: alu_res=0x00000001  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=ME/WB    fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000001 op=0100 => res=0x00000001 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=MEM   data1=0x00000000 data2=0xfffffff4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0065] IF: PC=0x0000004c  |  ID: instr=0xea000024 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=EX/MEM  
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000001 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0067] IF: PC=0x00000050  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xffffffc8  |  MEM: addr=0x00000ff0  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        BRANCH: taken=1 target=0x000000e0 (exchange=0 link=0)
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=0100 => res=0xffffffc8 flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0x00000001 | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x00000ff0] <= 0x00000001  size=10
        DMEM READ:  [0x00000ff0] => 0xe92d4800
        WB: sel=ALU   data1=0x00000001 data2=0x00000001 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000000 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0067] IF: PC=0x000000e0  |  ID: instr=0xe1a03103 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fc8  |  WB: data1=0xfffffff0
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc8 addr=0x00000fc8 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000fc8] => 0x00000000
        WB: sel=ALU   data1=0xfffffff0 data2=0xfffffff0 | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0069] IF: PC=0x000000e4  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0xffffffc8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x0000007b
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000001
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x0000007b
        WB: sel=ALU   data1=0xffffffc8 data2=0xffffffc8 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x0000007b
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0069] IF: PC=0x000000e8  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000001  Rm[R9]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0071] IF: PC=0x000000e8  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff0  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R3]=0x00000001  Rm[R9]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0x00000001 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff0] => 0xe28db004
        WB: sel=ALU   data1=0x00000004 data2=0x00000004 | wr1=R3 en1=0 wr2=R0 en2=0 | load_data=0xe28db004
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0071] IF: PC=0x000000ec  |  ID: instr=0xdaffffd7 valid=1  |  EX: alu_res=0xfffffff8  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000001
        ID READ: Rn[R15]=0x00000000  Rm[R7]=0x00000000  R3port[R15]=0x00000000 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=ME/WB    fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000001 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000001 b=0x00000009 op=1010 => res=0xfffffff8 flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=MEM   data1=0x00000001 data2=0xfffffff0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0073] IF: PC=0x000000f0  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x000000f0  |  MEM: addr=0x00000ff8  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R15 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        BRANCH: taken=1 target=0x0000004c (exchange=0 link=0)
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x000000f0 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x000000f0 b=0x00000000 op=0100 => res=0x000000f0 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R15 en1=0 wr2=R15 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff8 addr=0x00000ff8 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000ff8] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000001 SP=ffffffc0 FP=fffffffc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0073] IF: PC=0x0000004c  |  ID: instr=0xe2833001 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x000000f0  |  WB: data1=0xfffffff8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000001  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000000f0 addr=0x000000f0 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R15 en1=0 wr2=R15 en2=0
        DMEM READ:  [0x000000f0] => 0x00000000
        WB: sel=ALU   data1=0xfffffff8 data2=0xfffffff8 | wr1=R0 en1=0 wr2=R3 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0075] IF: PC=0x00000050  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0x00000002  |  MEM: addr=0x00000000  |  WB: data1=0x000000f0
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe2833001
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000001 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000001 b=0x00000001 op=0100 => res=0x00000002 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe2833001
        WB: sel=ALU   data1=0x000000f0 data2=0x000000f0 | wr1=R15 en1=0 wr2=R15 en2=0 | load_data=0xe2833001
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0075] IF: PC=0x00000054  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000001  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000002 addr=0x00000001 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000001] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0077] IF: PC=0x00000054  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff0  |  WB: data1=0x00000002
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0x00000001 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff0] => 0xe92d4800
        WB: sel=ALU   data1=0x00000002 data2=0x00000002 | wr1=R3 en1=0 wr2=R3 en2=0 | load_data=0xe92d4800
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0077] IF: PC=0x00000058  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000001
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=MEM   data1=0x00000001 data2=0xfffffff0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0079] IF: PC=0x0000005c  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000004 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0079] IF: PC=0x00000060  |  ID: instr=0xe5132034 valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000000 b=0xfffffffc op=0100 => res=0xfffffffc flags=1000 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe28db004
        WB: sel=ALU   data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0081] IF: PC=0x00000064  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0xffffffc8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x0000000a
        EX ALU: a=0xfffffffc b=0x00000034 op=0010 => res=0xffffffc8 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R2 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe28db004
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0081] IF: PC=0x00000068  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000fc8  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffffc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc8 addr=0x00000fc8 store=0x0000000a | rd=1 wr=0 size=10 signed=0 | wr1=R2 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000fc8] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0083] IF: PC=0x00000068  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff4  |  WB: data1=0x0000007b
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x0000007b
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffffc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff4] => 0x0000007b
        WB: sel=MEM   data1=0x0000007b data2=0xffffffc8 | wr1=R2 en1=1 wr2=R3 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R2<=0x0000007b | port2: R2<=0x0000007b  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0083] IF: PC=0x0000006c  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0xfffffffc
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=MEM   data1=0x00000000 data2=0xfffffff4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0085] IF: PC=0x00000070  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0xfffffffc | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0085] IF: PC=0x00000074  |  ID: instr=0xe5133034 valid=1  |  EX: alu_res=0xfffffff8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0xfffffffc op=0100 => res=0xfffffff8 flags=1010 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0087] IF: PC=0x00000078  |  ID: instr=0xe1520003 valid=1  |  EX: alu_res=0xffffffc4  |  MEM: addr=0x00000ffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R2]=0x0000007b  Rm[R3]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffff8 b=0x00000034 op=0010 => res=0xffffffc4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff8 addr=0x00000ffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000ffc] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0087] IF: PC=0x00000078  |  ID: instr=0xe1520003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fc4  |  WB: data1=0xfffffff8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000200
        ID READ: Rn[R2]=0x0000007b  Rm[R3]=0xfffffff8  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc4 addr=0x00000fc4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000fc4] => 0x00000200
        WB: sel=ALU   data1=0xfffffff8 data2=0xfffffff8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000200
        RF WRITE: port1: R3<=0xfffffff8 | port2: R3<=0xfffffff8  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0089] IF: PC=0x0000007c  |  ID: instr=0xaa000015 valid=1  |  EX: alu_res=0xffffff38  |  MEM: addr=0x00000000  |  WB: data1=0x00000143
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000143
        ID READ: Rn[R0]=0xffffffc8  Rm[R5]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x0000007b rm_fwd=0x00000143 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x0000007b b=0x00000143 op=1010 => res=0xffffff38 flags=1000 | shift_out=0x00000143 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R2 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000143
        WB: sel=MEM   data1=0x00000143 data2=0xffffffc4 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000143
        RF WRITE: port1: R3<=0x00000143 | port2: R3<=0x00000143  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0089] IF: PC=0x00000080  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xffffffc8  |  MEM: addr=0x00000f38  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=0100 => res=0xffffffc8 flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffff38 addr=0x00000f38 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R2 en2=0
        DMEM READ:  [0x00000f38] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0091] IF: PC=0x00000084  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000fc8  |  WB: data1=0xffffff38
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000143  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0x00000143
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc8 addr=0x00000fc8 store=0xffffffc8 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000fc8] => 0x00000000
        WB: sel=ALU   data1=0xffffff38 data2=0xffffff38 | wr1=R0 en1=0 wr2=R2 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0091] IF: PC=0x00000084  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff0  |  WB: data1=0xffffffc8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x0000007b
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000143  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0x00000143 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff0] => 0x0000007b
        WB: sel=ALU   data1=0xffffffc8 data2=0xffffffc8 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x0000007b
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0093] IF: PC=0x00000088  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000143
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=MEM   data1=0x00000001 data2=0xfffffff0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0093] IF: PC=0x0000008c  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000004 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000143 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0095] IF: PC=0x00000090  |  ID: instr=0xe5133034 valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000000 b=0xfffffffc op=0100 => res=0xfffffffc flags=1000 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe28db004
        WB: sel=ALU   data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0095] IF: PC=0x00000094  |  ID: instr=0xe50b3010 valid=1  |  EX: alu_res=0xffffffc8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R11]=0xfffffffc  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000004
        EX ALU: a=0xfffffffc b=0x00000034 op=0010 => res=0xffffffc8 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe28db004
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0097] IF: PC=0x00000094  |  ID: instr=0xe50b3010 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fc8  |  WB: data1=0xfffffffc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R11]=0xfffffffc  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc8 addr=0x00000fc8 store=0x00000004 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000fc8] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0097] IF: PC=0x00000098  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0xffffffec  |  MEM: addr=0x00000000  |  WB: data1=0x0000007b
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x0000007b
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=ME/WB   
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x0000007b
        EX ALU: a=0xfffffffc b=0x00000010 op=0010 => res=0xffffffec flags=1010 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x0000007b
        WB: sel=MEM   data1=0x0000007b data2=0xffffffc8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R3<=0x0000007b | port2: R3<=0x0000007b  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0099] IF: PC=0x0000009c  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000fec  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x0000007b  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x0000007b
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffec addr=0x00000fec store=0x0000007b | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x00000fec] <= 0x0000007b  size=10
        DMEM READ:  [0x00000fec] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0099] IF: PC=0x0000009c  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff4  |  WB: data1=0xffffffec
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x0000007b  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x0000007b | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff4] => 0x00000000
        WB: sel=ALU   data1=0xffffffec data2=0xffffffec | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0101] IF: PC=0x000000a0  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x0000007b
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=MEM   data1=0x00000000 data2=0xfffffff4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0101] IF: PC=0x000000a4  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x0000007b | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0103] IF: PC=0x000000a8  |  ID: instr=0xe5132034 valid=1  |  EX: alu_res=0xfffffff8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0xfffffffc op=0100 => res=0xfffffff8 flags=1010 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0103] IF: PC=0x000000ac  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xffffffc4  |  MEM: addr=0x00000ffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x0000007b
        EX ALU: a=0xfffffff8 b=0x00000034 op=0010 => res=0xffffffc4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R2 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff8 addr=0x00000ffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000ffc] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0105] IF: PC=0x000000b0  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000fc4  |  WB: data1=0xfffffff8
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000200
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffff8  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0xfffffffc
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc4 addr=0x00000fc4 store=0x0000007b | rd=1 wr=0 size=10 signed=0 | wr1=R2 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000fc4] => 0x00000200
        WB: sel=ALU   data1=0xfffffff8 data2=0xfffffff8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000200
        RF WRITE: port1: R3<=0xfffffff8 | port2: R3<=0xfffffff8  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0105] IF: PC=0x000000b0  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff0  |  WB: data1=0x00000143
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x00000143
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffff8  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0xfffffffc | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff0] => 0x00000143
        WB: sel=MEM   data1=0x00000143 data2=0xffffffc4 | wr1=R2 en1=1 wr2=R3 en2=0 | load_data=0x00000143
        RF WRITE: port1: R2<=0x00000143 | port2: R2<=0x00000143  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0107] IF: PC=0x000000b4  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0xfffffff8
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=MEM   data1=0x00000001 data2=0xfffffff0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0107] IF: PC=0x000000b8  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000004 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0xfffffff8 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0109] IF: PC=0x000000bc  |  ID: instr=0xe5032034 valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000001
        EX ALU: a=0x00000000 b=0xfffffffc op=0100 => res=0xfffffffc flags=1000 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe28db004
        WB: sel=ALU   data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0109] IF: PC=0x000000c0  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0xffffffc8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R2 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe28db004
        ID READ: Rn[R11]=0xfffffffc  Rm[R8]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000143
        EX ALU: a=0xfffffffc b=0x00000034 op=0010 => res=0xffffffc8 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R2 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=1 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000001 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe28db004
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe28db004
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0111] IF: PC=0x000000c4  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0xfffffff4  |  MEM: addr=0x00000fc8  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0xe92d4800
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffffc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0x00000008 op=0010 => res=0xfffffff4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc8 addr=0x00000fc8 store=0x00000143 | rd=0 wr=1 size=10 signed=0 | wr1=R2 en1=0 wr2=R3 en2=0
        DMEM WRITE: [0x00000fc8] <= 0x00000143  size=10
        DMEM READ:  [0x00000fc8] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0111] IF: PC=0x000000c4  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff4  |  WB: data1=0xffffffc8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0x00000000 rdata=0x0000007b
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0xfffffffc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff4 addr=0x00000ff4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff4] => 0x0000007b
        WB: sel=ALU   data1=0xffffffc8 data2=0xffffffc8 | wr1=R2 en1=0 wr2=R3 en2=0 | load_data=0x0000007b
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0113] IF: PC=0x000000c8  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=ME/WB    fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0xfffffffc
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=MEM   data1=0x00000000 data2=0xfffffff4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0113] IF: PC=0x000000cc  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0xfffffffc | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0115] IF: PC=0x000000d0  |  ID: instr=0xe51b2010 valid=1  |  EX: alu_res=0xfffffff8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R11]=0xfffffffc  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM   fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xfffffffc rs_fwd=0xffffffc8 rd_st_fwd=0x00000000
        EX ALU: a=0xfffffffc b=0xfffffffc op=0100 => res=0xfffffff8 flags=1010 | shift_out=0xfffffffc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0115] IF: PC=0x000000d4  |  ID: instr=0xe5032034 valid=1  |  EX: alu_res=0xffffffec  |  MEM: addr=0x00000ffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0xfffffffc  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0x00000143
        EX ALU: a=0xfffffffc b=0x00000010 op=0010 => res=0xffffffec flags=1010 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R2 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff8 addr=0x00000ffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000ffc] => 0xe92d4800
        WB: sel=ALU   data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe92d4800
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0117] IF: PC=0x000000d4  |  ID: instr=0xe5032034 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000fec  |  WB: data1=0xfffffff8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000200
        ID READ: Rn[R3]=0xfffffff8  Rm[R4]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffec addr=0x00000fec store=0x00000143 | rd=1 wr=0 size=10 signed=0 | wr1=R2 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000fec] => 0x00000200
        WB: sel=ALU   data1=0xfffffff8 data2=0xfffffff8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000200
        RF WRITE: port1: R3<=0xfffffff8 | port2: R3<=0xfffffff8  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0117] IF: PC=0x000000d8  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xffffffc4  |  MEM: addr=0x00000000  |  WB: data1=0x0000007b
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R2 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x0000007b
        ID READ: Rn[R11]=0xfffffffc  Rm[R12]=0xffffffe4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=ME/WB   
        EX OPS: rn_fwd=0xfffffff8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0x0000007b
        EX ALU: a=0xfffffff8 b=0x00000034 op=0010 => res=0xffffffc4 flags=1010 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R2 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=1 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x0000007b
        WB: sel=MEM   data1=0x0000007b data2=0xffffffec | wr1=R2 en1=1 wr2=R11 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R2<=0x0000007b | port2: R2<=0x0000007b  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0119] IF: PC=0x000000dc  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0xfffffff0  |  MEM: addr=0x00000fc4  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe92d4800
        ID READ: Rn[R3]=0xfffffff8  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0xffffffe4 rs_fwd=0xffffffc8 rd_st_fwd=0xfffffff8
        EX ALU: a=0xfffffffc b=0x0000000c op=0010 => res=0xfffffff0 flags=1010 | shift_out=0xffffffe4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=MEM   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffc4 addr=0x00000fc4 store=0x0000007b | rd=0 wr=1 size=10 signed=0 | wr1=R2 en1=0 wr2=R3 en2=0
        DMEM WRITE: [0x00000fc4] <= 0x0000007b  size=10
        DMEM READ:  [0x00000fc4] => 0xe92d4800
        WB: sel=ALU   data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1010
────────────────────────────────────────────────────────────────────────────────
[C0119] IF: PC=0x000000dc  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000ff0  |  WB: data1=0xffffffc4
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000fec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000143
        ID READ: Rn[R3]=0xfffffff8  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG      fwd_b=REG      fwd_s=REG      fwd_d=REG     
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=ALU   | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff0 addr=0x00000ff0 store=0xfffffff8 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x00000ff0] => 0x00000143
        WB: sel=ALU   data1=0xffffffc4 data2=0xffffffc4 | wr1=R2 en1=0 wr2=R3 en2=0 | load_data=0x00000143
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
[C0121] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0123] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0125] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0125] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0131] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0133] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0133] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0135] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0135] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xfffffe39 en=1 | CPSR=1000
[C0137] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0139] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0139] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0141] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0141] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0145] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0147] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0149] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0149] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0151] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1010
[C0153] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0155] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0157] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0157] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1010
[C0159] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1010
[C0159] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0161] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0163] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0163] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0165] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0167] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0169] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0169] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1010
[C0171] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0xfffffe39 en=1 | CPSR=1010
[C0173] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0175] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1010
[C0177] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1010
[C0179] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0183] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0185] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0187] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0187] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0189] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0189] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0191] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0193] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0193] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0195] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0195] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0201] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0000
[C0203] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0205] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0205] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0211] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0213] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0213] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0215] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0215] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0217] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0219] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0219] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0221] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0221] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0223] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0227] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0229] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0231] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0233] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0237] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0239] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0241] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0241] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0243] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C0243] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0245] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0247] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0247] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0249] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0249] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0255] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0257] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0259] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0259] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0265] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0267] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0267] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0269] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0269] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0271] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0273] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0273] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0275] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0275] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0277] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0281] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0283] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0285] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0287] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0291] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0293] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0295] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0295] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0297] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C0297] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0299] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0301] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0301] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0303] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0303] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0309] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0311] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0000
[C0313] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0000
[C0313] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0319] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0321] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0321] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0323] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0323] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xffffffc8 en=1 | CPSR=1000
[C0325] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0327] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0327] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0329] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=1000
[C0329] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0331] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0335] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0337] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0010
[C0339] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0010
[C0341] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C0345] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C0347] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C0349] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C0349] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C0351] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000000 en=1 | CPSR=0110
[C0351] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0353] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0355] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=0110
[C0355] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffff8 en=1 | CPSR=0110
[C0357] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=0110
[C0357] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0363] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0000
[C0365] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0367] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0371] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0010
[C0373] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0010
[C0375] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0010
[C0375] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0381] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0383] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0387] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0389] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0393] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0395] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0397] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0397] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0399] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0399] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0401] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0403] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0403] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0405] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C0409] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0411] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0411] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0413] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0413] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0417] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0419] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0419] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0421] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0421] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C0423] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0425] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0425] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0427] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0429] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0431] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0431] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0433] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0433] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0437] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0439] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0441] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0441] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0447] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0449] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0449] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0451] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0451] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0453] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0455] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0455] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0457] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0457] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0461] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0463] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0465] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0465] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0467] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0469] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0471] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0473] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0473] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0475] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0475] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0477] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0479] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0479] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0481] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0483] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0485] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0485] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0487] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0489] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0491] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0493] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0495] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0499] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0501] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0503] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0503] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0505] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0505] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0507] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0509] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0509] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0511] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0511] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0517] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0010
[C0519] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0521] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0521] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0527] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0529] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0529] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0531] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0531] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C0533] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0535] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0535] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0537] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0537] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0539] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0543] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0545] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0547] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0549] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0553] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0555] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0557] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0557] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0559] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0559] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0561] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0563] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0563] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0565] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0565] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0571] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0573] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0575] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0575] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0581] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0583] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0583] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0585] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0585] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C0587] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0589] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0589] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0591] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0591] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0593] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0597] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0599] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0601] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0603] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0607] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0609] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0611] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0611] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0613] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xffffffc8 en=1 | CPSR=1000
[C0613] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0615] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0617] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0617] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0619] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0623] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0625] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1010
[C0625] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1010
[C0627] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1010
[C0627] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0xffffffc8 en=1 | CPSR=1010
[C0631] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1010
[C0633] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0633] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0635] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0635] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1010
[C0637] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0639] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1010
[C0639] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1010
[C0641] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1010
[C0643] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1010
[C0645] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0645] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0647] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0647] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0xffffffc8 en=1 | CPSR=1010
[C0651] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0653] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1010
[C0655] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1010
[C0655] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C0661] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C0663] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C0663] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C0665] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C0665] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000000 en=1 | CPSR=0110
[C0667] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0110
[C0669] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0110
[C0669] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0671] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=0110
[C0671] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xffffffc8 en=1 | CPSR=0110
[C0673] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0677] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0000
[C0679] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0681] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0685] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0010
[C0687] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=0010
[C0689] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=0010
[C0691] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0695] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0697] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0703] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0703] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0709] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0711] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0711] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0713] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0713] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0715] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0717] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0717] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0719] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0719] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C0723] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0725] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0727] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0727] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0729] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0731] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0733] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0735] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0735] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0737] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C0737] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0739] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0741] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0741] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0743] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0745] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0747] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0747] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0749] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0751] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0753] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0755] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0757] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0761] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0763] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0765] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0765] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0767] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0767] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0769] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0771] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0771] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0773] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0777] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0779] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0779] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0781] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0781] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C0785] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0787] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0787] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0789] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0789] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0791] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0793] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0793] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0795] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0797] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0799] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0799] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0801] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0801] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0805] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0807] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0809] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0809] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0815] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0817] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0817] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0819] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0819] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C0821] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0823] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0823] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0825] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0825] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C0827] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0831] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0833] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0835] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0837] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0841] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0843] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0845] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0845] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0847] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0847] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0849] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0851] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0851] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0853] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C0857] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0859] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0859] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0861] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0861] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C0865] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0867] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0867] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0869] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0869] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0871] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0873] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0873] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0875] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0877] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0879] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0879] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0881] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0881] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0885] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0887] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0889] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0889] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0895] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0897] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0897] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0899] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0899] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C0901] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0903] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0903] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0905] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0905] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C0907] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0911] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0913] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0915] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0917] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0921] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0923] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0925] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0925] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0927] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0927] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0929] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0931] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0931] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0933] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C0937] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0939] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0939] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0941] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0941] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0945] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0947] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0947] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0949] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0949] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0951] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0953] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0953] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0955] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0957] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0959] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0959] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0961] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0961] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0965] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0967] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C0969] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C0969] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C0975] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C0977] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C0977] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C0979] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C0979] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000000 en=1 | CPSR=0110
[C0981] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=0110
[C0983] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0110
[C0983] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0110
[C0985] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0985] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=0110
[C0989] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C0991] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C0993] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0993] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0995] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0997] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0999] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1001] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1001] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C1003] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C1003] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1005] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1007] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1007] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1009] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C1011] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1013] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1013] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C1015] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000000 en=1 | CPSR=1000
[C1017] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1019] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1021] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1025] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=0010
[C1027] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0010
[C1029] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0010
[C1031] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1035] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1037] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1043] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1043] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1049] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1051] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1051] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1053] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1053] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1055] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1057] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1057] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1059] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1059] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C1063] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1065] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1067] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1067] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1069] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1071] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1073] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1075] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1075] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1077] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C1077] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1079] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1081] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1081] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1083] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1085] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1087] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1087] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1089] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1091] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1093] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1095] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1097] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1101] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1103] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1105] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1105] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1107] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1107] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1109] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1111] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1111] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1113] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1113] PC=0x00000080 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C1119] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C1121] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C1123] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C1123] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1129] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1131] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1131] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1133] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1133] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1135] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1137] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1137] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1139] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1139] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1143] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1145] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1147] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1147] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1149] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C1151] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1153] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1155] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1155] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1157] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1157] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1159] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1161] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1161] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1163] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1165] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1167] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1167] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1169] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1171] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1173] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1175] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1177] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1181] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1183] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1185] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1185] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1187] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1187] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1189] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1191] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1191] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1193] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C1197] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1199] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1199] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1201] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1201] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000041 en=1 | CPSR=1000
[C1205] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1207] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1207] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1209] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1209] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1211] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1213] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1213] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1215] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1217] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1219] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1219] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1221] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1221] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1225] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1227] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1229] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1229] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1235] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1237] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1237] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1239] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1239] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C1241] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1243] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1243] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1245] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1245] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000041 en=1 | CPSR=1000
[C1249] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1251] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1253] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1253] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1255] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1257] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1259] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1261] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1261] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1263] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1263] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1265] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1267] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1267] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1269] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1271] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1273] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1273] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1275] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C1277] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1279] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1281] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1283] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C1287] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C1289] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C1291] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C1291] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C1293] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=0110
[C1293] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0110
[C1295] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=0110
[C1297] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0110
[C1297] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0110
[C1299] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0110
[C1303] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1305] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1305] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1307] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1307] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C1311] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1313] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1313] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1315] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1315] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C1317] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1319] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1319] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1321] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1323] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C1325] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1325] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1327] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1327] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C1331] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1333] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1335] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1339] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0010
[C1341] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0010
[C1343] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0010
[C1343] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1349] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1351] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1355] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1357] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1361] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1363] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1365] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1365] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1367] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1367] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1369] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1371] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1371] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1373] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C1377] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1379] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1379] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1381] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1381] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1385] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1387] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1387] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1389] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1389] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C1391] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1393] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1393] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1395] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1397] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1399] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1399] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1401] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1401] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1405] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1407] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1409] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1409] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1415] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1417] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1417] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1419] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1419] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1421] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1423] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1423] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1425] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1425] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1429] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1431] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1433] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1433] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1435] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1437] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1439] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1441] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1441] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1443] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1443] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1445] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1447] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1447] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1449] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1451] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1453] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1453] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1455] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1457] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1459] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1461] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1463] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1467] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1469] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1471] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1471] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1473] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1473] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1475] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1477] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1477] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1479] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1483] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1485] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1485] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1487] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1487] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C1491] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1493] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1493] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1495] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1495] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1497] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1499] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1499] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1501] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1503] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1505] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1505] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1507] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1507] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1511] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1513] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1515] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1515] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1521] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1523] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1523] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1525] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1525] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1527] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1529] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1529] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1531] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1531] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C1535] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1537] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1539] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1539] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1541] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000041 en=1 | CPSR=1000
[C1543] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1545] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1547] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1547] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1549] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1549] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1551] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1553] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1553] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1555] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1557] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1559] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1559] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1561] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1563] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1565] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1567] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1569] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C1573] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C1575] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C1577] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C1577] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C1579] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=0110
[C1579] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0110
[C1581] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=0110
[C1583] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=0110
[C1583] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0110
[C1585] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000041 en=1 | CPSR=0110
[C1589] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1591] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1591] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1593] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1593] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1597] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1599] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1599] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1601] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1601] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1603] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1605] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1605] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1607] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1609] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C1611] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1611] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1613] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1613] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C1617] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1619] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1621] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1625] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0010
[C1627] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C1629] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C1629] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1635] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1637] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1641] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1643] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1647] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1649] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1651] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1651] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1653] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1653] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1655] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1657] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1657] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1659] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C1663] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1665] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1665] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1667] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1667] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1671] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1673] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1673] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1675] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1675] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C1677] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1679] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1679] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1681] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1683] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1685] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1685] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1687] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1687] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1691] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1693] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1695] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1695] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1701] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1703] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1703] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1705] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1705] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1707] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1709] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1709] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1711] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1711] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1715] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1717] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1719] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1719] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1721] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1723] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1725] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1727] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1727] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1729] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1729] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1731] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1733] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1733] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1735] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1737] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1739] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1739] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1741] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1743] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1745] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1747] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1749] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1753] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1755] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1757] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1757] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1759] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1759] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1761] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1763] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1763] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1765] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1769] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1771] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1771] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1773] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1773] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C1777] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1779] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1779] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1781] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1781] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1783] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1785] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1785] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1787] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1789] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1791] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1791] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1793] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1793] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1797] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1799] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1801] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1801] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C1807] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C1809] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C1809] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C1811] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C1811] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=0110
[C1813] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0110
[C1815] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=0110
[C1815] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=0110
[C1817] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=0110
[C1817] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=0110
[C1821] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1823] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1825] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1825] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1827] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000041 en=1 | CPSR=1000
[C1829] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1831] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1833] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1833] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1835] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C1835] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1837] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C1839] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1839] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1841] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C1843] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1845] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1845] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C1847] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C1849] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1851] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1853] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C1857] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C1859] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C1861] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C1863] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1867] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1869] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1875] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1875] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1881] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1883] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1883] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1885] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1885] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1887] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1889] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1889] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1891] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1891] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C1895] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1897] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1899] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1899] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1901] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1903] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1905] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1907] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1907] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1909] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C1909] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1911] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1913] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1913] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1915] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1917] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1919] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1919] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1921] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1923] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C1925] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1927] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1929] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C1933] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1935] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1937] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1937] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1939] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1939] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1941] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1943] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1943] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1945] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C1949] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1951] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1951] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1953] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1953] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C1957] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1959] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1959] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1961] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1961] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C1963] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1965] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C1965] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C1967] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1969] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C1971] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C1971] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C1973] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C1973] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C1977] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C1979] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1981] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C1981] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C1987] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C1989] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C1989] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C1991] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C1991] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=0110
[C1993] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0110
[C1995] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=0110
[C1995] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=0110
[C1997] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=0110
[C1997] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=0110
[C2001] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C2003] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C2005] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C2005] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2007] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000062 en=1 | CPSR=1000
[C2009] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C2011] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2013] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C2013] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C2015] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C2015] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C2017] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=1000
[C2019] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C2019] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2021] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C2023] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2025] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C2025] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C2027] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C2029] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C2031] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C2033] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=1000
[C2037] PC=0x000000f8 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C2039] PC=0x00000100 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C2041] PC=0x00000104 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C2043] PC=0x00000108 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C2047] PC=0x00000048 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C2049] PC=0x00000050 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2055] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2055] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C2061] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2063] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C2063] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2065] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2065] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C2067] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C2069] PC=0x00000074 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2069] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2071] PC=0x00000078 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C2071] PC=0x0000007c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C2075] PC=0x00000088 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2077] PC=0x00000090 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C2079] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2079] PC=0x00000094 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2081] PC=0x00000098 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007d en=1 | CPSR=1000
[C2083] PC=0x000000a0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C2085] PC=0x000000a8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2087] PC=0x000000ac instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2087] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C2089] PC=0x000000b0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C2089] PC=0x000000b4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2091] PC=0x000000bc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C2093] PC=0x000000c0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2093] PC=0x000000c4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2095] PC=0x000000c8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C2097] PC=0x000000d0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C2099] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C2099] PC=0x000000d4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C2101] PC=0x000000d8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C2103] PC=0x000000e0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C2105] PC=0x000000e8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C2107] PC=0x000000ec instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=1000
[C2109] PC=0x000000f0 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C2113] PC=0x00000058 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C2115] PC=0x00000060 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C2117] PC=0x00000064 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C2117] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=0110
[C2119] PC=0x00000068 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=0110
[C2119] PC=0x0000006c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0110
[C02169] PC=0x00000108 instr=0xe3a03000 | branch=1 | CPSR=1000 | R0=ffffffc8 R1=00000000 R2=0000007b R3=00000008
[C02177] PC=0x00000050 instr=0xe51b300c | branch=1 | CPSR=1000 | R0=ffffffc8 R1=00000000 R2=0000007b R3=00000008
[C02183] PC=0x000000f0 instr=0xe51b3008 | branch=1 | CPSR=0110 | R0=ffffffc8 R1=00000000 R2=0000007b R3=00000009
[C02243] PC=0x00000108 instr=0xe3a03000 | branch=1 | CPSR=0110 | R0=ffffffc8 R1=00000000 R2=0000007d R3=00000009
[C02251] PC=0x00000050 instr=0xe51b300c | branch=1 | CPSR=0110 | R0=ffffffc8 R1=00000000 R2=0000007d R3=00000009
[C02269] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02271] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02271] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02273] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02273] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02275] PC=0x0000011c instr=0x0000011c | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000

[22815000] cpu_done asserted at cycle 2276 (PC=0x00000200)
[C02276] PC=0x00000208 instr=0x00000000 | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02276] PC=0x00000208 instr=0x00000000 | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02276] PC=0x00000208 instr=0x00000000 | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000

════════════════════════════════════════════════════════════════
  END-OF-RUN: Bubble Sort  (2276 cycles, exit=0)
════════════════════════════════════════════════════════════════
  +-----------------------------------------+
  |          Register File Dump             |
  +-----------------------------------------+
  |  R0   = 0x00000000  (0)
  |  R1   = 0x00000000  (0)
  |  R2   = 0x0000007d  (125)
  |  R3   = 0x00000000  (0)
  |  R4   = 0x00000000  (0)
  |  R5   = 0x00000000  (0)
  |  R6   = 0x00000000  (0)
  |  R7   = 0x00000000  (0)
  |  R8   = 0x00000000  (0)
  |  R9   = 0x00000000  (0)
  |  R10  = 0x00000000  (0)
  |  R11  = 0x00000000  (0)
  |  R12  = 0xffffffe4  (-28)
  |  R13  = 0x00000000  (0)
  |  R14  = 0x00000200  (512)
  |  R15  = 0x00000000  (0)
  +-----------------------------------------+
  |  CPSR  = 0010 (N=0 Z=0 C=1 V=0)    |
  +-----------------------------------------+

  ── Non-zero memory words (first 64 shown) ──
    [0x00000000] = 0xe92d4800  (-382908416)
    [0x00000004] = 0xe28db004  (-494030844)
    [0x00000008] = 0xe24dd038  (-498216904)
    [0x0000000c] = 0xe59f3104  (-442552060)
    [0x00000010] = 0xe24bc038  (-498352072)
    [0x00000014] = 0xe1a0e003  (-509550589)
    [0x00000018] = 0xe8be000f  (-390201329)
    [0x0000001c] = 0xe8ac000f  (-391380977)
    [0x00000020] = 0xe8be000f  (-390201329)
    [0x00000024] = 0xe8ac000f  (-391380977)
    [0x00000028] = 0xe89e0003  (-392298493)
    [0x0000002c] = 0xe88c0003  (-393478141)
    [0x00000030] = 0xe3a03000  (-476041216)
    [0x00000034] = 0xe50b3008  (-452251640)
    [0x00000038] = 0xea00002e  (-369098706)
    [0x0000003c] = 0xe51b3008  (-451203064)
    [0x00000040] = 0xe2833001  (-494718975)
    [0x00000044] = 0xe50b300c  (-452251636)
    [0x00000048] = 0xea000024  (-369098716)
    [0x0000004c] = 0xe51b300c  (-451203060)
    [0x00000050] = 0xe1a03103  (-509595389)
    [0x00000054] = 0xe2433004  (-498913276)
    [0x00000058] = 0xe083300b  (-528273397)
    [0x0000005c] = 0xe5132034  (-451731404)
    [0x00000060] = 0xe51b3008  (-451203064)
    [0x00000064] = 0xe1a03103  (-509595389)
    [0x00000068] = 0xe2433004  (-498913276)
    [0x0000006c] = 0xe083300b  (-528273397)
    [0x00000070] = 0xe5133034  (-451727308)
    [0x00000074] = 0xe1520003  (-514719741)
    [0x00000078] = 0xaa000015  (-1442840555)
    [0x0000007c] = 0xe51b300c  (-451203060)
    [0x00000080] = 0xe1a03103  (-509595389)
    [0x00000084] = 0xe2433004  (-498913276)
    [0x00000088] = 0xe083300b  (-528273397)
    [0x0000008c] = 0xe5133034  (-451727308)
    [0x00000090] = 0xe50b3010  (-452251632)
    [0x00000094] = 0xe51b3008  (-451203064)
    [0x00000098] = 0xe1a03103  (-509595389)
    [0x0000009c] = 0xe2433004  (-498913276)
    [0x000000a0] = 0xe083300b  (-528273397)
    [0x000000a4] = 0xe5132034  (-451731404)
    [0x000000a8] = 0xe51b300c  (-451203060)
    [0x000000ac] = 0xe1a03103  (-509595389)
    [0x000000b0] = 0xe2433004  (-498913276)
    [0x000000b4] = 0xe083300b  (-528273397)
    [0x000000b8] = 0xe5032034  (-452779980)
    [0x000000bc] = 0xe51b3008  (-451203064)
    [0x000000c0] = 0xe1a03103  (-509595389)
    [0x000000c4] = 0xe2433004  (-498913276)
    [0x000000c8] = 0xe083300b  (-528273397)
    [0x000000cc] = 0xe51b2010  (-451207152)
    [0x000000d0] = 0xe5032034  (-452779980)
    [0x000000d4] = 0xe51b300c  (-451203060)
    [0x000000d8] = 0xe2833001  (-494718975)
    [0x000000dc] = 0xe50b300c  (-452251636)
    [0x000000e0] = 0xe51b300c  (-451203060)
    [0x000000e4] = 0xe3530009  (-481099767)
    [0x000000e8] = 0xdaffffd7  (-620757033)
    [0x000000ec] = 0xe51b3008  (-451203064)
    [0x000000f0] = 0xe2833001  (-494718975)
    [0x000000f4] = 0xe50b3008  (-452251640)
    [0x000000f8] = 0xe51b3008  (-451203064)
    [0x000000fc] = 0xe3530009  (-481099767)

  --- Searching memory for sorted output ---
  ✓ FOUND sorted array at word 1009 (byte 0x00000fc4):
    [0] = 0xfffffe39  (-455)
    [1] = 0xffffffc8  (-56)
    [2] = 0x00000000  (0)
    [3] = 0x00000002  (2)
    [4] = 0x0000000a  (10)
    [5] = 0x00000041  (65)
    [6] = 0x00000062  (98)
    [7] = 0x0000007b  (123)
    [8] = 0x0000007d  (125)
    [9] = 0x00000143  (323)

╔══════════════════════════════════════════════════════════════╗
║                    VERIFICATION                             ║
╚══════════════════════════════════════════════════════════════╝

  Verifying sort order (10 elements)...
    PASS: Correctly sorted in ascending order.

  Comparing output against expected sorted array...
    [PASS] arr[0] = -455
    [PASS] arr[1] = -56
    [PASS] arr[2] = 0
    [PASS] arr[3] = 2
    [PASS] arr[4] = 10
    [PASS] arr[5] = 65
    [PASS] arr[6] = 98
    [PASS] arr[7] = 123
    [PASS] arr[8] = 125
    [PASS] arr[9] = 323
    ✓ ALL 10 ELEMENTS MATCH.

╔══════════════════════════════════════════════════════════════╗
║                      SUMMARY                                ║
╠══════════════════════════════════════════════════════════════╣
║  Cycles     :   2276                                      ║
║  Exit       : CLEAN (cpu_done / halt reached)               ║
║  Sort result: FOUND (10 elements)                           ║
╚══════════════════════════════════════════════════════════════╝

[C02276] PC=0x00000208 instr=0x00000000 | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
[C02276] PC=0x00000208 instr=0x00000000 | branch=1 | CPSR=0010 | R0=00000000 R1=00000000 R2=0000007d R3=00000000
../tb/cpu_sort_tb.v:795: $finish called at 22965000 (1ps)
