<stg><name>FIRE4</name>


<trans_list>

<trans id="2955" from="1" to="2">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="2" to="3">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="3" to="4">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="4" to="8">
<condition id="916">
<or_exp><and_exp><literal name="exitcond_flatten7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="4" to="5">
<condition id="920">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="5" to="6">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="6" to="7">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="7" to="4">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)

]]></Node>
<StgValue><ssdm name="custom_Tc_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)

]]></Node>
<StgValue><ssdm name="custom_Tr_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = add nsw i32 %custom_Tc_read, %col_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp = add i32 %row_read, %custom_Tr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_44 = icmp slt i32 %tmp, %row_read

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %smax2 = select i1 %tmp_44, i32 %row_read, i32 %tmp

]]></Node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_48 = sub i32 %smax2, %row_read

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_49 = icmp slt i32 %tmp_s, %col_read

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %smax3 = select i1 %tmp_49, i32 %col_read, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="smax3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_50 = sub i32 %smax3, %col_read

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_54_mid = icmp sgt i32 %custom_Tc_read, 0

]]></Node>
<StgValue><ssdm name="tmp_54_mid"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %custom_k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_k)

]]></Node>
<StgValue><ssdm name="custom_k_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
:15  %cast = zext i32 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="32">
<![CDATA[
:16  %cast4 = zext i32 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="cast4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %bound = mul i64 %cast4, %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="96" op_0_bw="32">
<![CDATA[
:18  %cast1 = zext i32 %custom_k_read to i96

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="96" op_0_bw="64">
<![CDATA[
:19  %cast2 = zext i64 %bound to i96

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:20  %bound2 = mul i96 %cast2, %cast1

]]></Node>
<StgValue><ssdm name="bound2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* %WEIGHT1_0_0_V, [121 x i8]* %WEIGHT1_0_1_V, [121 x i8]* %WEIGHT1_0_2_V, [121 x i8]* %WEIGHT1_0_3_V, [121 x i8]* %WEIGHT1_0_4_V, [121 x i8]* %WEIGHT1_0_5_V, [121 x i8]* %WEIGHT1_0_6_V, [121 x i8]* %WEIGHT1_1_0_V, [121 x i8]* %WEIGHT1_1_1_V, [121 x i8]* %WEIGHT1_1_2_V, [121 x i8]* %WEIGHT1_1_3_V, [121 x i8]* %WEIGHT1_1_4_V, [121 x i8]* %WEIGHT1_1_5_V, [121 x i8]* %WEIGHT1_1_6_V, [121 x i8]* %WEIGHT1_2_0_V, [121 x i8]* %WEIGHT1_2_1_V, [121 x i8]* %WEIGHT1_2_2_V, [121 x i8]* %WEIGHT1_2_3_V, [121 x i8]* %WEIGHT1_2_4_V, [121 x i8]* %WEIGHT1_2_5_V, [121 x i8]* %WEIGHT1_2_6_V, [121 x i8]* %WEIGHT1_3_0_V, [121 x i8]* %WEIGHT1_3_1_V, [121 x i8]* %WEIGHT1_3_2_V, [121 x i8]* %WEIGHT1_3_3_V, [121 x i8]* %WEIGHT1_3_4_V, [121 x i8]* %WEIGHT1_3_5_V, [121 x i8]* %WEIGHT1_3_6_V, [121 x i8]* %WEIGHT1_4_0_V, [121 x i8]* %WEIGHT1_4_1_V, [121 x i8]* %WEIGHT1_4_2_V, [121 x i8]* %WEIGHT1_4_3_V, [121 x i8]* %WEIGHT1_4_4_V, [121 x i8]* %WEIGHT1_4_5_V, [121 x i8]* %WEIGHT1_4_6_V, [121 x i8]* %WEIGHT1_5_0_V, [121 x i8]* %WEIGHT1_5_1_V, [121 x i8]* %WEIGHT1_5_2_V, [121 x i8]* %WEIGHT1_5_3_V, [121 x i8]* %WEIGHT1_5_4_V, [121 x i8]* %WEIGHT1_5_5_V, [121 x i8]* %WEIGHT1_5_6_V, [121 x i8]* %WEIGHT1_6_0_V, [121 x i8]* %WEIGHT1_6_1_V, [121 x i8]* %WEIGHT1_6_2_V, [121 x i8]* %WEIGHT1_6_3_V, [121 x i8]* %WEIGHT1_6_4_V, [121 x i8]* %WEIGHT1_6_5_V, [121 x i8]* %WEIGHT1_6_6_V, [121 x i8]* %WEIGHT1_7_0_V, [121 x i8]* %WEIGHT1_7_1_V, [121 x i8]* %WEIGHT1_7_2_V, [121 x i8]* %WEIGHT1_7_3_V, [121 x i8]* %WEIGHT1_7_4_V, [121 x i8]* %WEIGHT1_7_5_V, [121 x i8]* %WEIGHT1_7_6_V, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([169 x i26]* %OFM_0_V, [169 x i26]* %OFM_1_V, [169 x i26]* %OFM_2_V, [169 x i26]* %OFM_3_V, [169 x i26]* %OFM_4_V, [169 x i26]* %OFM_5_V, [169 x i26]* %OFM_6_V, [169 x i26]* %OFM_7_V, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="32">
<![CDATA[
:21  %cast3 = zext i32 %custom_k_read to i128

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="96">
<![CDATA[
:22  %cast5 = zext i96 %bound2 to i128

]]></Node>
<StgValue><ssdm name="cast5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:23  %bound3 = mul i128 %cast5, %cast3

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %exitcond_flatten_mid = icmp eq i64 %bound, 0

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten6 = phi i128 [ 0, %0 ], [ %indvar_flatten_next7, %.reset81 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:1  %i = phi i31 [ 0, %0 ], [ %tmp_49_mid2_v, %.reset81 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="96" op_0_bw="96" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten7 = phi i96 [ 0, %0 ], [ %indvar_flatten_next6, %.reset81 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %j = phi i32 [ 0, %0 ], [ %j_mid2, %.reset81 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:4  %indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset81 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %trr = phi i32 [ %row_read, %0 ], [ %trr_mid2, %.reset81 ]

]]></Node>
<StgValue><ssdm name="trr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %tcc = phi i32 [ %col_read, %0 ], [ %tcc_1, %.reset81 ]

]]></Node>
<StgValue><ssdm name="tcc"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_51 = sub nsw i32 %trr, %row_read

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
:8  %exitcond_flatten7 = icmp eq i128 %indvar_flatten6, %bound3

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:9  %indvar_flatten_next7 = add i128 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond_flatten7, label %2, label %.reset81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset81:0  %i_6 = add i31 1, %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
.reset81:2  %exitcond_flatten = icmp eq i96 %indvar_flatten7, %bound2

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:3  %j_mid = select i1 %exitcond_flatten, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:4  %trr_mid = select i1 %exitcond_flatten, i32 %row_read, i32 %trr

]]></Node>
<StgValue><ssdm name="trr_mid"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:5  %tcc_mid = select i1 %exitcond_flatten, i32 %col_read, i32 %tcc

]]></Node>
<StgValue><ssdm name="tcc_mid"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.reset81:6  %tmp_49_mid2_v = select i1 %exitcond_flatten, i31 %i_6, i31 %i

]]></Node>
<StgValue><ssdm name="tmp_49_mid2_v"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="31">
<![CDATA[
.reset81:7  %tmp_69 = trunc i31 %tmp_49_mid2_v to i8

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset81:8  %tmp_52 = mul i8 11, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:9  %tmp_53 = icmp slt i32 %tcc, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:10  %tmp_54_mid1 = select i1 %exitcond_flatten, i1 %tmp_54_mid, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_54_mid1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset81:11  %exitcond_flatten2 = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:12  %exitcond_flatten_mid_4 = select i1 %exitcond_flatten, i1 %exitcond_flatten_mid, i1 %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_4"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:13  %j_5 = add nsw i32 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:14  %trr_mid1 = select i1 %exitcond_flatten_mid_4, i32 %row_read, i32 %trr_mid

]]></Node>
<StgValue><ssdm name="trr_mid1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:15  %tcc_mid1 = select i1 %exitcond_flatten_mid_4, i32 %col_read, i32 %tcc_mid

]]></Node>
<StgValue><ssdm name="tcc_mid1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32">
<![CDATA[
.reset81:16  %tmp_73 = trunc i32 %j_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
.reset81:17  %tmp_77 = trunc i32 %j to i8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset81:18  %tmp_81 = select i1 %exitcond_flatten, i8 0, i8 %tmp_77

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset81:19  %tmp_85 = select i1 %exitcond_flatten_mid_4, i8 %tmp_73, i8 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset81:20  %tmp_54 = add i8 %tmp_52, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
.reset81:21  %tmp_287_cast = sext i8 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:22  %WEIGHT1_0_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_0_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:23  %WEIGHT1_0_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_1_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:24  %WEIGHT1_0_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_2_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:29  %WEIGHT1_1_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_0_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:30  %WEIGHT1_1_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_1_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:31  %WEIGHT1_1_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_2_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:36  %WEIGHT1_2_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_0_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:37  %WEIGHT1_2_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_1_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:38  %WEIGHT1_2_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_2_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:43  %WEIGHT1_3_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_0_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:44  %WEIGHT1_3_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_1_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:45  %WEIGHT1_3_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_2_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:50  %WEIGHT1_4_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_0_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:51  %WEIGHT1_4_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_1_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:52  %WEIGHT1_4_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_2_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:57  %WEIGHT1_5_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_0_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:58  %WEIGHT1_5_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_1_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:59  %WEIGHT1_5_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_2_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:64  %WEIGHT1_6_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_0_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:65  %WEIGHT1_6_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_1_V_addr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:66  %WEIGHT1_6_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_2_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:71  %WEIGHT1_7_0_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_0_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_0_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:72  %WEIGHT1_7_1_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_1_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_1_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:73  %WEIGHT1_7_2_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_2_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_2_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:78  %tmp_56 = or i1 %exitcond_flatten_mid_4, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:79  %tmp_54_mid2 = select i1 %exitcond_flatten_mid_4, i1 %tmp_54_mid, i1 %tmp_54_mid1

]]></Node>
<StgValue><ssdm name="tmp_54_mid2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:80  %j_mid2 = select i1 %exitcond_flatten_mid_4, i32 %j_5, i32 %j_mid

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:81  %trr_1 = add nsw i32 1, %trr_mid1

]]></Node>
<StgValue><ssdm name="trr_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:82  %tcc_mid2 = select i1 %tmp_54_mid2, i32 %tcc_mid1, i32 %col_read

]]></Node>
<StgValue><ssdm name="tcc_mid2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:83  %tmp_52_mid1 = sub nsw i32 %trr_1, %row_read

]]></Node>
<StgValue><ssdm name="tmp_52_mid1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="32">
<![CDATA[
.reset81:84  %tmp_89 = trunc i32 %tmp_51 to i9

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset81:85  %tmp_93 = select i1 %tmp_56, i9 0, i9 %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="32">
<![CDATA[
.reset81:86  %tmp_97 = trunc i32 %tmp_52_mid1 to i9

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset81:87  %tmp_101 = select i1 %tmp_54_mid2, i9 %tmp_93, i9 %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset81:88  %tmp_57 = mul i9 13, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset81:89  %trr_mid2 = select i1 %tmp_54_mid2, i32 %trr_mid1, i32 %trr_1

]]></Node>
<StgValue><ssdm name="trr_mid2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:92  %tmp_55 = sub nsw i32 %tcc_mid2, %col_read

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="32">
<![CDATA[
.reset81:93  %tmp_105 = trunc i32 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset81:94  %tmp_61 = add i9 %tmp_57, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
.reset81:95  %tmp_290_cast = sext i9 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:96  %IFM_0_V_addr = getelementptr [169 x i26]* %IFM_0_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_0_V_addr"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:97  %IFM_1_V_addr = getelementptr [169 x i26]* %IFM_1_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_1_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:98  %IFM_2_V_addr = getelementptr [169 x i26]* %IFM_2_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_2_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
.reset81:111  %WEIGHT1_0_0_V_load = load i8* %WEIGHT1_0_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_0_V_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="26" op_0_bw="8">
<![CDATA[
.reset81:113  %IFM_0_V_load = load i26* %IFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_0_V_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="7">
<![CDATA[
.reset81:162  %WEIGHT1_0_1_V_load = load i8* %WEIGHT1_0_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_1_V_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="8">
<![CDATA[
.reset81:164  %IFM_1_V_load = load i26* %IFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_1_V_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
.reset81:212  %WEIGHT1_0_2_V_load = load i8* %WEIGHT1_0_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_2_V_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="8">
<![CDATA[
.reset81:214  %IFM_2_V_load = load i26* %IFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_2_V_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="7">
<![CDATA[
.reset81:463  %WEIGHT1_1_0_V_load = load i8* %WEIGHT1_1_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_0_V_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="7">
<![CDATA[
.reset81:512  %WEIGHT1_1_1_V_load = load i8* %WEIGHT1_1_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_1_V_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="7">
<![CDATA[
.reset81:560  %WEIGHT1_1_2_V_load = load i8* %WEIGHT1_1_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_2_V_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="7">
<![CDATA[
.reset81:801  %WEIGHT1_2_0_V_load = load i8* %WEIGHT1_2_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_0_V_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="7">
<![CDATA[
.reset81:850  %WEIGHT1_2_1_V_load = load i8* %WEIGHT1_2_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_1_V_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="7">
<![CDATA[
.reset81:898  %WEIGHT1_2_2_V_load = load i8* %WEIGHT1_2_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_2_V_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1139  %WEIGHT1_3_0_V_load = load i8* %WEIGHT1_3_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_0_V_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1188  %WEIGHT1_3_1_V_load = load i8* %WEIGHT1_3_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_1_V_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1236  %WEIGHT1_3_2_V_load = load i8* %WEIGHT1_3_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_2_V_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1477  %WEIGHT1_4_0_V_load = load i8* %WEIGHT1_4_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_0_V_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1526  %WEIGHT1_4_1_V_load = load i8* %WEIGHT1_4_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_1_V_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1574  %WEIGHT1_4_2_V_load = load i8* %WEIGHT1_4_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_2_V_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1815  %WEIGHT1_5_0_V_load = load i8* %WEIGHT1_5_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_0_V_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1864  %WEIGHT1_5_1_V_load = load i8* %WEIGHT1_5_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_1_V_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1912  %WEIGHT1_5_2_V_load = load i8* %WEIGHT1_5_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_2_V_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2153  %WEIGHT1_6_0_V_load = load i8* %WEIGHT1_6_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_0_V_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2202  %WEIGHT1_6_1_V_load = load i8* %WEIGHT1_6_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_1_V_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2250  %WEIGHT1_6_2_V_load = load i8* %WEIGHT1_6_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_2_V_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2491  %WEIGHT1_7_0_V_load = load i8* %WEIGHT1_7_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_0_V_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2540  %WEIGHT1_7_1_V_load = load i8* %WEIGHT1_7_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_1_V_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2588  %WEIGHT1_7_2_V_load = load i8* %WEIGHT1_7_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_2_V_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset81:2830  %tcc_1 = add nsw i32 1, %tcc_mid2

]]></Node>
<StgValue><ssdm name="tcc_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset81:2831  %indvar_flatten_op = add i64 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:2832  %indvar_flatten_next = select i1 %tmp_56, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.reset81:2833  %indvar_flatten74_op = add i96 1, %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten74_op"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
.reset81:2834  %indvar_flatten_next6 = select i1 %exitcond_flatten, i96 1, i96 %indvar_flatten74_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:25  %WEIGHT1_0_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_3_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:26  %WEIGHT1_0_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_4_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:27  %WEIGHT1_0_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_5_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:28  %WEIGHT1_0_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_0_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_6_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:32  %WEIGHT1_1_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_3_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:33  %WEIGHT1_1_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_4_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:34  %WEIGHT1_1_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_5_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:35  %WEIGHT1_1_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_1_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_6_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:39  %WEIGHT1_2_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_3_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:40  %WEIGHT1_2_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_4_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:41  %WEIGHT1_2_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_5_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:42  %WEIGHT1_2_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_2_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_6_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:46  %WEIGHT1_3_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_3_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:47  %WEIGHT1_3_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_4_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:48  %WEIGHT1_3_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_5_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:49  %WEIGHT1_3_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_3_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_6_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:53  %WEIGHT1_4_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_3_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:54  %WEIGHT1_4_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_4_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:55  %WEIGHT1_4_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_5_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:56  %WEIGHT1_4_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_4_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_6_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:60  %WEIGHT1_5_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_3_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:61  %WEIGHT1_5_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_4_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:62  %WEIGHT1_5_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_5_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:63  %WEIGHT1_5_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_5_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_6_V_addr"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:67  %WEIGHT1_6_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_3_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:68  %WEIGHT1_6_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_4_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:69  %WEIGHT1_6_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_5_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:70  %WEIGHT1_6_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_6_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_6_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:74  %WEIGHT1_7_3_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_3_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_3_V_addr"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:75  %WEIGHT1_7_4_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_4_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_4_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:76  %WEIGHT1_7_5_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_5_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_5_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:77  %WEIGHT1_7_6_V_addr = getelementptr [121 x i8]* %WEIGHT1_7_6_V, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_6_V_addr"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:99  %IFM_3_V_addr = getelementptr [169 x i26]* %IFM_3_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_3_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:100  %IFM_4_V_addr = getelementptr [169 x i26]* %IFM_4_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_4_V_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:101  %IFM_5_V_addr = getelementptr [169 x i26]* %IFM_5_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_5_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:102  %IFM_6_V_addr = getelementptr [169 x i26]* %IFM_6_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="IFM_6_V_addr"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:103  %OFM_0_V_addr = getelementptr [169 x i26]* %OFM_0_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_0_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:104  %OFM_1_V_addr = getelementptr [169 x i26]* %OFM_1_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_1_V_addr"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:105  %OFM_2_V_addr = getelementptr [169 x i26]* %OFM_2_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_2_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:106  %OFM_3_V_addr = getelementptr [169 x i26]* %OFM_3_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_3_V_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:107  %OFM_4_V_addr = getelementptr [169 x i26]* %OFM_4_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_4_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:108  %OFM_5_V_addr = getelementptr [169 x i26]* %OFM_5_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_5_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:109  %OFM_6_V_addr = getelementptr [169 x i26]* %OFM_6_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_6_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset81:110  %OFM_7_V_addr = getelementptr [169 x i26]* %OFM_7_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="OFM_7_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
.reset81:111  %WEIGHT1_0_0_V_load = load i8* %WEIGHT1_0_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_0_V_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="34" op_0_bw="8">
<![CDATA[
.reset81:112  %OP1_V = sext i8 %WEIGHT1_0_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="26" op_0_bw="8">
<![CDATA[
.reset81:113  %IFM_0_V_load = load i26* %IFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_0_V_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="26">
<![CDATA[
.reset81:114  %OP2_V = sext i26 %IFM_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:115  %p_Val2_s = mul nsw i34 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:116  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:117  %p_Val2_s_53 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_s, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_s_53"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:118  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:119  %tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_s, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="34">
<![CDATA[
.reset81:120  %tmp_121 = trunc i34 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:121  %tmp_45 = or i1 %tmp_121, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:122  %tmp_46 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_s, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:123  %tmp_47 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_46, i1 %tmp_45)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:124  %tmp_65 = icmp ne i6 %tmp_47, 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:125  %qb_assign = and i1 %tmp_65, %tmp_109

]]></Node>
<StgValue><ssdm name="qb_assign"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="26" op_0_bw="1">
<![CDATA[
.reset81:126  %tmp_125 = zext i1 %qb_assign to i26

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:127  %p_Val2_8 = add i26 %tmp_125, %p_Val2_s_53

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:128  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:129  %tmp_133 = xor i1 %tmp_129, true

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:130  %carry_4 = and i1 %tmp_117, %tmp_133

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:131  %tmp_137 = xor i1 %tmp_109, true

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:132  %deleted_ones = select i1 %carry_4, i1 %tmp_137, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:133  %p_Result_27_not = xor i1 %tmp_117, true

]]></Node>
<StgValue><ssdm name="p_Result_27_not"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:134  %tmp_141 = or i1 %tmp_129, %p_Result_27_not

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:135  %p_not_i = xor i1 %tmp_109, %carry_4

]]></Node>
<StgValue><ssdm name="p_not_i"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:136  %brmerge_i = or i1 %tmp_129, %p_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:137  %overflow = and i1 %brmerge_i, %tmp_137

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:138  %brmerge40_demorgan_i = and i1 %tmp_129, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:139  %tmp1 = xor i1 %brmerge40_demorgan_i, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:140  %underflow = and i1 %tmp1, %tmp_109

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:141  %brmerge_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:142  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_137

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:143  %underflow_not = or i1 %tmp2, %carry_4

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:144  %p_Val2_13_mux = select i1 %brmerge_i_i, i26 33554431, i26 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:145  %p_Val2_s_54 = select i1 %underflow, i26 -33554432, i26 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_s_54"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:146  %p_Val2_9 = select i1 %underflow_not, i26 %p_Val2_13_mux, i26 %p_Val2_s_54

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="8">
<![CDATA[
.reset81:147  %OFM_0_V_load = load i26* %OFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_0_V_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="7">
<![CDATA[
.reset81:162  %WEIGHT1_0_1_V_load = load i8* %WEIGHT1_0_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_1_V_load"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="8">
<![CDATA[
.reset81:163  %OP1_V_0_1 = sext i8 %WEIGHT1_0_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="26" op_0_bw="8">
<![CDATA[
.reset81:164  %IFM_1_V_load = load i26* %IFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_1_V_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="34" op_0_bw="26">
<![CDATA[
.reset81:165  %OP2_V_0_1 = sext i26 %IFM_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:166  %p_Val2_0_1 = mul nsw i34 %OP1_V_0_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_0_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:167  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:168  %p_Val2_12_0_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:169  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:170  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="34">
<![CDATA[
.reset81:171  %tmp_177 = trunc i34 %p_Val2_0_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:172  %tmp_58 = or i1 %tmp_177, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:173  %tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:174  %tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_59, i1 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:175  %tmp_95_0_1 = icmp ne i6 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:176  %qb_assign_0_1 = and i1 %tmp_95_0_1, %tmp_165

]]></Node>
<StgValue><ssdm name="qb_assign_0_1"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="26" op_0_bw="1">
<![CDATA[
.reset81:177  %tmp_96_0_1 = zext i1 %qb_assign_0_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:178  %p_Val2_13_0_1 = add i26 %tmp_96_0_1, %p_Val2_12_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:179  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:180  %tmp_98_0_1 = xor i1 %tmp_181, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:181  %carry_4_0_1 = and i1 %tmp_173, %tmp_98_0_1

]]></Node>
<StgValue><ssdm name="carry_4_0_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:182  %tmp_100_0_1 = xor i1 %tmp_165, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:183  %deleted_ones_0_1 = select i1 %carry_4_0_1, i1 %tmp_100_0_1, i1 %tmp_165

]]></Node>
<StgValue><ssdm name="deleted_ones_0_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:184  %p_Result_27_0_1_no = xor i1 %tmp_173, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_1_no"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:185  %tmp_101_0_1 = or i1 %tmp_181, %p_Result_27_0_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:186  %p_not_i_0_1 = xor i1 %tmp_165, %carry_4_0_1

]]></Node>
<StgValue><ssdm name="p_not_i_0_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:187  %brmerge_i_0_1 = or i1 %tmp_181, %p_not_i_0_1

]]></Node>
<StgValue><ssdm name="brmerge_i_0_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:188  %overflow_0_1 = and i1 %brmerge_i_0_1, %tmp_100_0_1

]]></Node>
<StgValue><ssdm name="overflow_0_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:189  %brmerge40_demorgan_i_8 = and i1 %tmp_181, %deleted_ones_0_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_8"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:190  %tmp3 = xor i1 %brmerge40_demorgan_i_8, %tmp_101_0_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:191  %underflow_0_1 = and i1 %tmp3, %tmp_165

]]></Node>
<StgValue><ssdm name="underflow_0_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:192  %brmerge_i_i_0_1 = or i1 %underflow_0_1, %overflow_0_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:193  %tmp4 = or i1 %brmerge40_demorgan_i_8, %tmp_100_0_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:194  %underflow_not_0_1 = or i1 %tmp4, %carry_4_0_1

]]></Node>
<StgValue><ssdm name="underflow_not_0_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:195  %p_Val2_13_mux_0_1 = select i1 %brmerge_i_i_0_1, i26 33554431, i26 %p_Val2_13_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:196  %p_Val2_13_0_1_55 = select i1 %underflow_0_1, i26 -33554432, i26 %p_Val2_13_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_1_55"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:197  %p_Val2_15_0_1 = select i1 %underflow_not_0_1, i26 %p_Val2_13_mux_0_1, i26 %p_Val2_13_0_1_55

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="7">
<![CDATA[
.reset81:212  %WEIGHT1_0_2_V_load = load i8* %WEIGHT1_0_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_2_V_load"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="34" op_0_bw="8">
<![CDATA[
.reset81:213  %OP1_V_0_2 = sext i8 %WEIGHT1_0_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="8">
<![CDATA[
.reset81:214  %IFM_2_V_load = load i26* %IFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_2_V_load"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="34" op_0_bw="26">
<![CDATA[
.reset81:215  %OP2_V_0_2 = sext i26 %IFM_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:216  %p_Val2_0_2 = mul nsw i34 %OP1_V_0_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_0_2"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:217  %tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:218  %p_Val2_12_0_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:219  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:220  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="34">
<![CDATA[
.reset81:221  %tmp_205 = trunc i34 %p_Val2_0_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:222  %tmp_62 = or i1 %tmp_205, %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:223  %tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:224  %tmp_64 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_63, i1 %tmp_62)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:225  %tmp_95_0_2 = icmp ne i6 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_2"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:226  %qb_assign_0_2 = and i1 %tmp_95_0_2, %tmp_193

]]></Node>
<StgValue><ssdm name="qb_assign_0_2"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="1">
<![CDATA[
.reset81:227  %tmp_96_0_2 = zext i1 %qb_assign_0_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_2"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:228  %p_Val2_13_0_2 = add i26 %tmp_96_0_2, %p_Val2_12_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_2"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:229  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:230  %tmp_98_0_2 = xor i1 %tmp_209, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_2"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:231  %carry_4_0_2 = and i1 %tmp_201, %tmp_98_0_2

]]></Node>
<StgValue><ssdm name="carry_4_0_2"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:232  %tmp_100_0_2 = xor i1 %tmp_193, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_2"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:233  %deleted_ones_0_2 = select i1 %carry_4_0_2, i1 %tmp_100_0_2, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="deleted_ones_0_2"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:234  %p_Result_27_0_2_no = xor i1 %tmp_201, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_2_no"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:235  %tmp_101_0_2 = or i1 %tmp_209, %p_Result_27_0_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_2"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:236  %p_not_i_0_2 = xor i1 %tmp_193, %carry_4_0_2

]]></Node>
<StgValue><ssdm name="p_not_i_0_2"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:237  %brmerge_i_0_2 = or i1 %tmp_209, %p_not_i_0_2

]]></Node>
<StgValue><ssdm name="brmerge_i_0_2"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:238  %overflow_0_2 = and i1 %brmerge_i_0_2, %tmp_100_0_2

]]></Node>
<StgValue><ssdm name="overflow_0_2"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:239  %brmerge40_demorgan_i_9 = and i1 %tmp_209, %deleted_ones_0_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_9"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:240  %tmp5 = xor i1 %brmerge40_demorgan_i_9, %tmp_101_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:241  %underflow_0_2 = and i1 %tmp5, %tmp_193

]]></Node>
<StgValue><ssdm name="underflow_0_2"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:242  %brmerge_i_i_0_2 = or i1 %underflow_0_2, %overflow_0_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:243  %tmp6 = or i1 %brmerge40_demorgan_i_9, %tmp_100_0_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:244  %underflow_not_0_2 = or i1 %tmp6, %carry_4_0_2

]]></Node>
<StgValue><ssdm name="underflow_not_0_2"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:245  %p_Val2_13_mux_0_2 = select i1 %brmerge_i_i_0_2, i26 33554431, i26 %p_Val2_13_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_2"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:246  %p_Val2_13_0_2_57 = select i1 %underflow_0_2, i26 -33554432, i26 %p_Val2_13_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_2_57"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:247  %p_Val2_15_0_2 = select i1 %underflow_not_0_2, i26 %p_Val2_13_mux_0_2, i26 %p_Val2_13_0_2_57

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_2"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
.reset81:262  %WEIGHT1_0_3_V_load = load i8* %WEIGHT1_0_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_3_V_load"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="8">
<![CDATA[
.reset81:264  %IFM_3_V_load = load i26* %IFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_3_V_load"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="7">
<![CDATA[
.reset81:312  %WEIGHT1_0_4_V_load = load i8* %WEIGHT1_0_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_4_V_load"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="8">
<![CDATA[
.reset81:314  %IFM_4_V_load = load i26* %IFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_4_V_load"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="7">
<![CDATA[
.reset81:362  %WEIGHT1_0_5_V_load = load i8* %WEIGHT1_0_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_5_V_load"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="8">
<![CDATA[
.reset81:364  %IFM_5_V_load = load i26* %IFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_5_V_load"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="7">
<![CDATA[
.reset81:412  %WEIGHT1_0_6_V_load = load i8* %WEIGHT1_0_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_6_V_load"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="8">
<![CDATA[
.reset81:414  %IFM_6_V_load = load i26* %IFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_6_V_load"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="7">
<![CDATA[
.reset81:463  %WEIGHT1_1_0_V_load = load i8* %WEIGHT1_1_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_0_V_load"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="34" op_0_bw="8">
<![CDATA[
.reset81:464  %OP1_V_1 = sext i8 %WEIGHT1_1_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:465  %p_Val2_1_67 = mul nsw i34 %OP1_V_1, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_1_67"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:466  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:467  %p_Val2_12_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_67, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:468  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:469  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_67, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="34">
<![CDATA[
.reset81:470  %tmp_294 = trunc i34 %p_Val2_1_67 to i1

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:471  %tmp_82 = or i1 %tmp_294, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:472  %tmp_83 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_67, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:473  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_83, i1 %tmp_82)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:474  %tmp_95_1 = icmp ne i6 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:475  %qb_assign_1 = and i1 %tmp_95_1, %tmp_291

]]></Node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="26" op_0_bw="1">
<![CDATA[
.reset81:476  %tmp_96_1 = zext i1 %qb_assign_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:477  %p_Val2_13_1 = add i26 %tmp_96_1, %p_Val2_12_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:478  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:479  %tmp_98_1 = xor i1 %tmp_295, true

]]></Node>
<StgValue><ssdm name="tmp_98_1"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:480  %carry_4_1 = and i1 %tmp_293, %tmp_98_1

]]></Node>
<StgValue><ssdm name="carry_4_1"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:481  %tmp_100_1 = xor i1 %tmp_291, true

]]></Node>
<StgValue><ssdm name="tmp_100_1"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:482  %deleted_ones_1 = select i1 %carry_4_1, i1 %tmp_100_1, i1 %tmp_291

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:483  %p_Result_27_1_not = xor i1 %tmp_293, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_not"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:484  %tmp_101_1 = or i1 %tmp_295, %p_Result_27_1_not

]]></Node>
<StgValue><ssdm name="tmp_101_1"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:485  %p_not_i_1 = xor i1 %tmp_291, %carry_4_1

]]></Node>
<StgValue><ssdm name="p_not_i_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:486  %brmerge_i_1 = or i1 %tmp_295, %p_not_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_1"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:487  %overflow_1 = and i1 %brmerge_i_1, %tmp_100_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:488  %brmerge40_demorgan_i_1 = and i1 %tmp_295, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_1"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:489  %tmp15 = xor i1 %brmerge40_demorgan_i_1, %tmp_101_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:490  %underflow_1 = and i1 %tmp15, %tmp_291

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:491  %brmerge_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:492  %tmp16 = or i1 %brmerge40_demorgan_i_1, %tmp_100_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:493  %underflow_not_1 = or i1 %tmp16, %carry_4_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:494  %p_Val2_13_mux_1 = select i1 %brmerge_i_i_1, i26 33554431, i26 %p_Val2_13_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:495  %p_Val2_13_1_68 = select i1 %underflow_1, i26 -33554432, i26 %p_Val2_13_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_68"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:496  %p_Val2_15_1 = select i1 %underflow_not_1, i26 %p_Val2_13_mux_1, i26 %p_Val2_13_1_68

]]></Node>
<StgValue><ssdm name="p_Val2_15_1"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="8">
<![CDATA[
.reset81:497  %OFM_1_V_load = load i26* %OFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_1_V_load"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="7">
<![CDATA[
.reset81:512  %WEIGHT1_1_1_V_load = load i8* %WEIGHT1_1_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_1_V_load"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="34" op_0_bw="8">
<![CDATA[
.reset81:513  %OP1_V_1_1 = sext i8 %WEIGHT1_1_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:514  %p_Val2_1_1 = mul nsw i34 %OP1_V_1_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:515  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:516  %p_Val2_12_1_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_1"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:517  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:518  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="34">
<![CDATA[
.reset81:519  %tmp_301 = trunc i34 %p_Val2_1_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:520  %tmp_86 = or i1 %tmp_301, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:521  %tmp_87 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:522  %tmp_88 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_87, i1 %tmp_86)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:523  %tmp_95_1_1 = icmp ne i6 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_1"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:524  %qb_assign_1_1 = and i1 %tmp_95_1_1, %tmp_298

]]></Node>
<StgValue><ssdm name="qb_assign_1_1"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="26" op_0_bw="1">
<![CDATA[
.reset81:525  %tmp_96_1_1 = zext i1 %qb_assign_1_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_1"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:526  %p_Val2_13_1_1 = add i26 %tmp_96_1_1, %p_Val2_12_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_1"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:527  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:528  %tmp_98_1_1 = xor i1 %tmp_302, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_1"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:529  %carry_4_1_1 = and i1 %tmp_300, %tmp_98_1_1

]]></Node>
<StgValue><ssdm name="carry_4_1_1"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:530  %tmp_100_1_1 = xor i1 %tmp_298, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:531  %deleted_ones_1_1 = select i1 %carry_4_1_1, i1 %tmp_100_1_1, i1 %tmp_298

]]></Node>
<StgValue><ssdm name="deleted_ones_1_1"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:532  %p_Result_27_1_1_no = xor i1 %tmp_300, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_1_no"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:533  %tmp_101_1_1 = or i1 %tmp_302, %p_Result_27_1_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_1"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:534  %p_not_i_1_1 = xor i1 %tmp_298, %carry_4_1_1

]]></Node>
<StgValue><ssdm name="p_not_i_1_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:535  %brmerge_i_1_1 = or i1 %tmp_302, %p_not_i_1_1

]]></Node>
<StgValue><ssdm name="brmerge_i_1_1"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:536  %overflow_1_1 = and i1 %brmerge_i_1_1, %tmp_100_1_1

]]></Node>
<StgValue><ssdm name="overflow_1_1"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:537  %brmerge40_demorgan_i_13 = and i1 %tmp_302, %deleted_ones_1_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_13"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:538  %tmp17 = xor i1 %brmerge40_demorgan_i_13, %tmp_101_1_1

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:539  %underflow_1_1 = and i1 %tmp17, %tmp_298

]]></Node>
<StgValue><ssdm name="underflow_1_1"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:540  %brmerge_i_i_1_1 = or i1 %underflow_1_1, %overflow_1_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_1"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:541  %tmp18 = or i1 %brmerge40_demorgan_i_13, %tmp_100_1_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:542  %underflow_not_1_1 = or i1 %tmp18, %carry_4_1_1

]]></Node>
<StgValue><ssdm name="underflow_not_1_1"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:543  %p_Val2_13_mux_1_1 = select i1 %brmerge_i_i_1_1, i26 33554431, i26 %p_Val2_13_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_1"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:544  %p_Val2_13_1_1_70 = select i1 %underflow_1_1, i26 -33554432, i26 %p_Val2_13_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_1_70"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:545  %p_Val2_15_1_1 = select i1 %underflow_not_1_1, i26 %p_Val2_13_mux_1_1, i26 %p_Val2_13_1_1_70

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_1"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="7">
<![CDATA[
.reset81:560  %WEIGHT1_1_2_V_load = load i8* %WEIGHT1_1_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_2_V_load"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="34" op_0_bw="8">
<![CDATA[
.reset81:561  %OP1_V_1_2 = sext i8 %WEIGHT1_1_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:562  %p_Val2_1_2 = mul nsw i34 %OP1_V_1_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_1_2"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:563  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:564  %p_Val2_12_1_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_2"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:565  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:566  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="34">
<![CDATA[
.reset81:567  %tmp_308 = trunc i34 %p_Val2_1_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:568  %tmp_90 = or i1 %tmp_308, %tmp_306

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:569  %tmp_91 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:570  %tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_91, i1 %tmp_90)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:571  %tmp_95_1_2 = icmp ne i6 %tmp_92, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_2"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:572  %qb_assign_1_2 = and i1 %tmp_95_1_2, %tmp_305

]]></Node>
<StgValue><ssdm name="qb_assign_1_2"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="26" op_0_bw="1">
<![CDATA[
.reset81:573  %tmp_96_1_2 = zext i1 %qb_assign_1_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_2"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:574  %p_Val2_13_1_2 = add i26 %tmp_96_1_2, %p_Val2_12_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:575  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:576  %tmp_98_1_2 = xor i1 %tmp_309, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_2"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:577  %carry_4_1_2 = and i1 %tmp_307, %tmp_98_1_2

]]></Node>
<StgValue><ssdm name="carry_4_1_2"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:578  %tmp_100_1_2 = xor i1 %tmp_305, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_2"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:579  %deleted_ones_1_2 = select i1 %carry_4_1_2, i1 %tmp_100_1_2, i1 %tmp_305

]]></Node>
<StgValue><ssdm name="deleted_ones_1_2"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:580  %p_Result_27_1_2_no = xor i1 %tmp_307, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_2_no"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:581  %tmp_101_1_2 = or i1 %tmp_309, %p_Result_27_1_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_2"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:582  %p_not_i_1_2 = xor i1 %tmp_305, %carry_4_1_2

]]></Node>
<StgValue><ssdm name="p_not_i_1_2"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:583  %brmerge_i_1_2 = or i1 %tmp_309, %p_not_i_1_2

]]></Node>
<StgValue><ssdm name="brmerge_i_1_2"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:584  %overflow_1_2 = and i1 %brmerge_i_1_2, %tmp_100_1_2

]]></Node>
<StgValue><ssdm name="overflow_1_2"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:585  %brmerge40_demorgan_i_14 = and i1 %tmp_309, %deleted_ones_1_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_14"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:586  %tmp19 = xor i1 %brmerge40_demorgan_i_14, %tmp_101_1_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:587  %underflow_1_2 = and i1 %tmp19, %tmp_305

]]></Node>
<StgValue><ssdm name="underflow_1_2"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:588  %brmerge_i_i_1_2 = or i1 %underflow_1_2, %overflow_1_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_2"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:589  %tmp20 = or i1 %brmerge40_demorgan_i_14, %tmp_100_1_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:590  %underflow_not_1_2 = or i1 %tmp20, %carry_4_1_2

]]></Node>
<StgValue><ssdm name="underflow_not_1_2"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:591  %p_Val2_13_mux_1_2 = select i1 %brmerge_i_i_1_2, i26 33554431, i26 %p_Val2_13_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_2"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:592  %p_Val2_13_1_2_72 = select i1 %underflow_1_2, i26 -33554432, i26 %p_Val2_13_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_2_72"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:593  %p_Val2_15_1_2 = select i1 %underflow_not_1_2, i26 %p_Val2_13_mux_1_2, i26 %p_Val2_13_1_2_72

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_2"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="7">
<![CDATA[
.reset81:608  %WEIGHT1_1_3_V_load = load i8* %WEIGHT1_1_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_3_V_load"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="7">
<![CDATA[
.reset81:656  %WEIGHT1_1_4_V_load = load i8* %WEIGHT1_1_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_4_V_load"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="7">
<![CDATA[
.reset81:704  %WEIGHT1_1_5_V_load = load i8* %WEIGHT1_1_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_5_V_load"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="7">
<![CDATA[
.reset81:752  %WEIGHT1_1_6_V_load = load i8* %WEIGHT1_1_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_6_V_load"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="7">
<![CDATA[
.reset81:801  %WEIGHT1_2_0_V_load = load i8* %WEIGHT1_2_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_0_V_load"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="34" op_0_bw="8">
<![CDATA[
.reset81:802  %OP1_V_2 = sext i8 %WEIGHT1_2_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:803  %p_Val2_2 = mul nsw i34 %OP1_V_2, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:804  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:805  %p_Val2_12_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:806  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:807  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="34">
<![CDATA[
.reset81:808  %tmp_343 = trunc i34 %p_Val2_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:809  %tmp_110 = or i1 %tmp_343, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:810  %tmp_111 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:811  %tmp_112 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_111, i1 %tmp_110)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:812  %tmp_95_2 = icmp ne i6 %tmp_112, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:813  %qb_assign_2 = and i1 %tmp_95_2, %tmp_340

]]></Node>
<StgValue><ssdm name="qb_assign_2"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="26" op_0_bw="1">
<![CDATA[
.reset81:814  %tmp_96_2 = zext i1 %qb_assign_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:815  %p_Val2_13_2 = add i26 %tmp_96_2, %p_Val2_12_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_2"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:816  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:817  %tmp_98_2 = xor i1 %tmp_344, true

]]></Node>
<StgValue><ssdm name="tmp_98_2"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:818  %carry_4_2 = and i1 %tmp_342, %tmp_98_2

]]></Node>
<StgValue><ssdm name="carry_4_2"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:819  %tmp_100_2 = xor i1 %tmp_340, true

]]></Node>
<StgValue><ssdm name="tmp_100_2"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:820  %deleted_ones_2 = select i1 %carry_4_2, i1 %tmp_100_2, i1 %tmp_340

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:821  %p_Result_27_2_not = xor i1 %tmp_342, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_not"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:822  %tmp_101_2 = or i1 %tmp_344, %p_Result_27_2_not

]]></Node>
<StgValue><ssdm name="tmp_101_2"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:823  %p_not_i_2 = xor i1 %tmp_340, %carry_4_2

]]></Node>
<StgValue><ssdm name="p_not_i_2"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:824  %brmerge_i_2 = or i1 %tmp_344, %p_not_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_2"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:825  %overflow_2 = and i1 %brmerge_i_2, %tmp_100_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:826  %brmerge40_demorgan_i_2 = and i1 %tmp_344, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_2"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:827  %tmp29 = xor i1 %brmerge40_demorgan_i_2, %tmp_101_2

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:828  %underflow_2 = and i1 %tmp29, %tmp_340

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:829  %brmerge_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:830  %tmp30 = or i1 %brmerge40_demorgan_i_2, %tmp_100_2

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:831  %underflow_not_2 = or i1 %tmp30, %carry_4_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:832  %p_Val2_13_mux_2 = select i1 %brmerge_i_i_2, i26 33554431, i26 %p_Val2_13_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:833  %p_Val2_13_2_82 = select i1 %underflow_2, i26 -33554432, i26 %p_Val2_13_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_82"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:834  %p_Val2_15_2 = select i1 %underflow_not_2, i26 %p_Val2_13_mux_2, i26 %p_Val2_13_2_82

]]></Node>
<StgValue><ssdm name="p_Val2_15_2"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="8">
<![CDATA[
.reset81:835  %OFM_2_V_load = load i26* %OFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_2_V_load"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="7">
<![CDATA[
.reset81:850  %WEIGHT1_2_1_V_load = load i8* %WEIGHT1_2_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_1_V_load"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="34" op_0_bw="8">
<![CDATA[
.reset81:851  %OP1_V_2_1 = sext i8 %WEIGHT1_2_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:852  %p_Val2_2_1 = mul nsw i34 %OP1_V_2_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:853  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:854  %p_Val2_12_2_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_1"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:855  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:856  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="34">
<![CDATA[
.reset81:857  %tmp_350 = trunc i34 %p_Val2_2_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:858  %tmp_114 = or i1 %tmp_350, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:859  %tmp_115 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:860  %tmp_116 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_115, i1 %tmp_114)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:861  %tmp_95_2_1 = icmp ne i6 %tmp_116, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_1"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:862  %qb_assign_2_1 = and i1 %tmp_95_2_1, %tmp_347

]]></Node>
<StgValue><ssdm name="qb_assign_2_1"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="26" op_0_bw="1">
<![CDATA[
.reset81:863  %tmp_96_2_1 = zext i1 %qb_assign_2_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_1"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:864  %p_Val2_13_2_1 = add i26 %tmp_96_2_1, %p_Val2_12_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_1"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:865  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:866  %tmp_98_2_1 = xor i1 %tmp_351, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_1"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:867  %carry_4_2_1 = and i1 %tmp_349, %tmp_98_2_1

]]></Node>
<StgValue><ssdm name="carry_4_2_1"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:868  %tmp_100_2_1 = xor i1 %tmp_347, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_1"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:869  %deleted_ones_2_1 = select i1 %carry_4_2_1, i1 %tmp_100_2_1, i1 %tmp_347

]]></Node>
<StgValue><ssdm name="deleted_ones_2_1"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:870  %p_Result_27_2_1_no = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_1_no"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:871  %tmp_101_2_1 = or i1 %tmp_351, %p_Result_27_2_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_1"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:872  %p_not_i_2_1 = xor i1 %tmp_347, %carry_4_2_1

]]></Node>
<StgValue><ssdm name="p_not_i_2_1"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:873  %brmerge_i_2_1 = or i1 %tmp_351, %p_not_i_2_1

]]></Node>
<StgValue><ssdm name="brmerge_i_2_1"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:874  %overflow_2_1 = and i1 %brmerge_i_2_1, %tmp_100_2_1

]]></Node>
<StgValue><ssdm name="overflow_2_1"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:875  %brmerge40_demorgan_i_19 = and i1 %tmp_351, %deleted_ones_2_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_19"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:876  %tmp31 = xor i1 %brmerge40_demorgan_i_19, %tmp_101_2_1

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:877  %underflow_2_1 = and i1 %tmp31, %tmp_347

]]></Node>
<StgValue><ssdm name="underflow_2_1"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:878  %brmerge_i_i_2_1 = or i1 %underflow_2_1, %overflow_2_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_1"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:879  %tmp32 = or i1 %brmerge40_demorgan_i_19, %tmp_100_2_1

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:880  %underflow_not_2_1 = or i1 %tmp32, %carry_4_2_1

]]></Node>
<StgValue><ssdm name="underflow_not_2_1"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:881  %p_Val2_13_mux_2_1 = select i1 %brmerge_i_i_2_1, i26 33554431, i26 %p_Val2_13_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_1"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:882  %p_Val2_13_2_1_84 = select i1 %underflow_2_1, i26 -33554432, i26 %p_Val2_13_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_1_84"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:883  %p_Val2_15_2_1 = select i1 %underflow_not_2_1, i26 %p_Val2_13_mux_2_1, i26 %p_Val2_13_2_1_84

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_1"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="7">
<![CDATA[
.reset81:898  %WEIGHT1_2_2_V_load = load i8* %WEIGHT1_2_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_2_V_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="34" op_0_bw="8">
<![CDATA[
.reset81:899  %OP1_V_2_2 = sext i8 %WEIGHT1_2_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:900  %p_Val2_2_2 = mul nsw i34 %OP1_V_2_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_2"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:901  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:902  %p_Val2_12_2_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_2"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:903  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:904  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="34">
<![CDATA[
.reset81:905  %tmp_357 = trunc i34 %p_Val2_2_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:906  %tmp_118 = or i1 %tmp_357, %tmp_355

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:907  %tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:908  %tmp_120 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_119, i1 %tmp_118)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:909  %tmp_95_2_2 = icmp ne i6 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_2"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:910  %qb_assign_2_2 = and i1 %tmp_95_2_2, %tmp_354

]]></Node>
<StgValue><ssdm name="qb_assign_2_2"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="26" op_0_bw="1">
<![CDATA[
.reset81:911  %tmp_96_2_2 = zext i1 %qb_assign_2_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_2"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:912  %p_Val2_13_2_2 = add i26 %tmp_96_2_2, %p_Val2_12_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_2"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:913  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:914  %tmp_98_2_2 = xor i1 %tmp_358, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_2"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:915  %carry_4_2_2 = and i1 %tmp_356, %tmp_98_2_2

]]></Node>
<StgValue><ssdm name="carry_4_2_2"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:916  %tmp_100_2_2 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_2"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:917  %deleted_ones_2_2 = select i1 %carry_4_2_2, i1 %tmp_100_2_2, i1 %tmp_354

]]></Node>
<StgValue><ssdm name="deleted_ones_2_2"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:918  %p_Result_27_2_2_no = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_2_no"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:919  %tmp_101_2_2 = or i1 %tmp_358, %p_Result_27_2_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:920  %p_not_i_2_2 = xor i1 %tmp_354, %carry_4_2_2

]]></Node>
<StgValue><ssdm name="p_not_i_2_2"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:921  %brmerge_i_2_2 = or i1 %tmp_358, %p_not_i_2_2

]]></Node>
<StgValue><ssdm name="brmerge_i_2_2"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:922  %overflow_2_2 = and i1 %brmerge_i_2_2, %tmp_100_2_2

]]></Node>
<StgValue><ssdm name="overflow_2_2"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:923  %brmerge40_demorgan_i_20 = and i1 %tmp_358, %deleted_ones_2_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_20"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:924  %tmp33 = xor i1 %brmerge40_demorgan_i_20, %tmp_101_2_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:925  %underflow_2_2 = and i1 %tmp33, %tmp_354

]]></Node>
<StgValue><ssdm name="underflow_2_2"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:926  %brmerge_i_i_2_2 = or i1 %underflow_2_2, %overflow_2_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_2"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:927  %tmp34 = or i1 %brmerge40_demorgan_i_20, %tmp_100_2_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:928  %underflow_not_2_2 = or i1 %tmp34, %carry_4_2_2

]]></Node>
<StgValue><ssdm name="underflow_not_2_2"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:929  %p_Val2_13_mux_2_2 = select i1 %brmerge_i_i_2_2, i26 33554431, i26 %p_Val2_13_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_2"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:930  %p_Val2_13_2_2_86 = select i1 %underflow_2_2, i26 -33554432, i26 %p_Val2_13_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_2_86"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:931  %p_Val2_15_2_2 = select i1 %underflow_not_2_2, i26 %p_Val2_13_mux_2_2, i26 %p_Val2_13_2_2_86

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_2"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="7">
<![CDATA[
.reset81:946  %WEIGHT1_2_3_V_load = load i8* %WEIGHT1_2_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_3_V_load"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="7">
<![CDATA[
.reset81:994  %WEIGHT1_2_4_V_load = load i8* %WEIGHT1_2_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_4_V_load"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1042  %WEIGHT1_2_5_V_load = load i8* %WEIGHT1_2_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_5_V_load"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1090  %WEIGHT1_2_6_V_load = load i8* %WEIGHT1_2_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_6_V_load"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1139  %WEIGHT1_3_0_V_load = load i8* %WEIGHT1_3_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_0_V_load"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1140  %OP1_V_3 = sext i8 %WEIGHT1_3_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1141  %p_Val2_3 = mul nsw i34 %OP1_V_3, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1142  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1143  %p_Val2_12_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1144  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1145  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1146  %tmp_392 = trunc i34 %p_Val2_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1147  %tmp_138 = or i1 %tmp_392, %tmp_390

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1148  %tmp_139 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1149  %tmp_140 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_139, i1 %tmp_138)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1150  %tmp_95_3 = icmp ne i6 %tmp_140, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1151  %qb_assign_3 = and i1 %tmp_95_3, %tmp_389

]]></Node>
<StgValue><ssdm name="qb_assign_3"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1152  %tmp_96_3 = zext i1 %qb_assign_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1153  %p_Val2_13_3 = add i26 %tmp_96_3, %p_Val2_12_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_3"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1154  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1155  %tmp_98_3 = xor i1 %tmp_393, true

]]></Node>
<StgValue><ssdm name="tmp_98_3"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1156  %carry_4_3 = and i1 %tmp_391, %tmp_98_3

]]></Node>
<StgValue><ssdm name="carry_4_3"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1157  %tmp_100_3 = xor i1 %tmp_389, true

]]></Node>
<StgValue><ssdm name="tmp_100_3"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1158  %deleted_ones_3 = select i1 %carry_4_3, i1 %tmp_100_3, i1 %tmp_389

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1159  %p_Result_27_3_not = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_not"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1160  %tmp_101_3 = or i1 %tmp_393, %p_Result_27_3_not

]]></Node>
<StgValue><ssdm name="tmp_101_3"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1161  %p_not_i_3 = xor i1 %tmp_389, %carry_4_3

]]></Node>
<StgValue><ssdm name="p_not_i_3"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1162  %brmerge_i_3 = or i1 %tmp_393, %p_not_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_3"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1163  %overflow_s = and i1 %brmerge_i_3, %tmp_100_3

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1164  %brmerge40_demorgan_i_3 = and i1 %tmp_393, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_3"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1165  %tmp43 = xor i1 %brmerge40_demorgan_i_3, %tmp_101_3

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1166  %underflow_s = and i1 %tmp43, %tmp_389

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1167  %brmerge_i_i_3 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1168  %tmp44 = or i1 %brmerge40_demorgan_i_3, %tmp_100_3

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1169  %underflow_not_3 = or i1 %tmp44, %carry_4_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1170  %p_Val2_13_mux_3 = select i1 %brmerge_i_i_3, i26 33554431, i26 %p_Val2_13_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1171  %p_Val2_13_3_96 = select i1 %underflow_s, i26 -33554432, i26 %p_Val2_13_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_96"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1172  %p_Val2_15_3 = select i1 %underflow_not_3, i26 %p_Val2_13_mux_3, i26 %p_Val2_13_3_96

]]></Node>
<StgValue><ssdm name="p_Val2_15_3"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1173  %OFM_3_V_load = load i26* %OFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_3_V_load"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1188  %WEIGHT1_3_1_V_load = load i8* %WEIGHT1_3_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_1_V_load"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1189  %OP1_V_3_1 = sext i8 %WEIGHT1_3_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_1"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1190  %p_Val2_3_1 = mul nsw i34 %OP1_V_3_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1191  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1192  %p_Val2_12_3_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_1"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1193  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1194  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1195  %tmp_399 = trunc i34 %p_Val2_3_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1196  %tmp_142 = or i1 %tmp_399, %tmp_397

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1197  %tmp_143 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1198  %tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_143, i1 %tmp_142)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1199  %tmp_95_3_1 = icmp ne i6 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_1"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1200  %qb_assign_3_1 = and i1 %tmp_95_3_1, %tmp_396

]]></Node>
<StgValue><ssdm name="qb_assign_3_1"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1201  %tmp_96_3_1 = zext i1 %qb_assign_3_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_1"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1202  %p_Val2_13_3_1 = add i26 %tmp_96_3_1, %p_Val2_12_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_1"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1203  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1204  %tmp_98_3_1 = xor i1 %tmp_400, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_1"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1205  %carry_4_3_1 = and i1 %tmp_398, %tmp_98_3_1

]]></Node>
<StgValue><ssdm name="carry_4_3_1"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1206  %tmp_100_3_1 = xor i1 %tmp_396, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_1"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1207  %deleted_ones_3_1 = select i1 %carry_4_3_1, i1 %tmp_100_3_1, i1 %tmp_396

]]></Node>
<StgValue><ssdm name="deleted_ones_3_1"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1208  %p_Result_27_3_1_no = xor i1 %tmp_398, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_1_no"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1209  %tmp_101_3_1 = or i1 %tmp_400, %p_Result_27_3_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_1"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1210  %p_not_i_3_1 = xor i1 %tmp_396, %carry_4_3_1

]]></Node>
<StgValue><ssdm name="p_not_i_3_1"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1211  %brmerge_i_3_1 = or i1 %tmp_400, %p_not_i_3_1

]]></Node>
<StgValue><ssdm name="brmerge_i_3_1"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1212  %overflow_314_1 = and i1 %brmerge_i_3_1, %tmp_100_3_1

]]></Node>
<StgValue><ssdm name="overflow_314_1"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1213  %brmerge40_demorgan_i_25 = and i1 %tmp_400, %deleted_ones_3_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_25"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1214  %tmp45 = xor i1 %brmerge40_demorgan_i_25, %tmp_101_3_1

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1215  %underflow_315_1 = and i1 %tmp45, %tmp_396

]]></Node>
<StgValue><ssdm name="underflow_315_1"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1216  %brmerge_i_i_3_1 = or i1 %underflow_315_1, %overflow_314_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_1"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1217  %tmp46 = or i1 %brmerge40_demorgan_i_25, %tmp_100_3_1

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1218  %underflow_not_3_1 = or i1 %tmp46, %carry_4_3_1

]]></Node>
<StgValue><ssdm name="underflow_not_3_1"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1219  %p_Val2_13_mux_3_1 = select i1 %brmerge_i_i_3_1, i26 33554431, i26 %p_Val2_13_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_1"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1220  %p_Val2_13_3_1_98 = select i1 %underflow_315_1, i26 -33554432, i26 %p_Val2_13_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_1_98"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1221  %p_Val2_15_3_1 = select i1 %underflow_not_3_1, i26 %p_Val2_13_mux_3_1, i26 %p_Val2_13_3_1_98

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_1"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1236  %WEIGHT1_3_2_V_load = load i8* %WEIGHT1_3_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_2_V_load"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1237  %OP1_V_3_2 = sext i8 %WEIGHT1_3_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_2"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1238  %p_Val2_3_2 = mul nsw i34 %OP1_V_3_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_3_2"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1239  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1240  %p_Val2_12_3_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_2"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1241  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1242  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1243  %tmp_406 = trunc i34 %p_Val2_3_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1244  %tmp_146 = or i1 %tmp_406, %tmp_404

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1245  %tmp_147 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1246  %tmp_148 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_147, i1 %tmp_146)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1247  %tmp_95_3_2 = icmp ne i6 %tmp_148, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_2"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1248  %qb_assign_3_2 = and i1 %tmp_95_3_2, %tmp_403

]]></Node>
<StgValue><ssdm name="qb_assign_3_2"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1249  %tmp_96_3_2 = zext i1 %qb_assign_3_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_2"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1250  %p_Val2_13_3_2 = add i26 %tmp_96_3_2, %p_Val2_12_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_2"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1251  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1252  %tmp_98_3_2 = xor i1 %tmp_407, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_2"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1253  %carry_4_3_2 = and i1 %tmp_405, %tmp_98_3_2

]]></Node>
<StgValue><ssdm name="carry_4_3_2"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1254  %tmp_100_3_2 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_2"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1255  %deleted_ones_3_2 = select i1 %carry_4_3_2, i1 %tmp_100_3_2, i1 %tmp_403

]]></Node>
<StgValue><ssdm name="deleted_ones_3_2"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1256  %p_Result_27_3_2_no = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_2_no"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1257  %tmp_101_3_2 = or i1 %tmp_407, %p_Result_27_3_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_2"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1258  %p_not_i_3_2 = xor i1 %tmp_403, %carry_4_3_2

]]></Node>
<StgValue><ssdm name="p_not_i_3_2"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1259  %brmerge_i_3_2 = or i1 %tmp_407, %p_not_i_3_2

]]></Node>
<StgValue><ssdm name="brmerge_i_3_2"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1260  %overflow_314_2 = and i1 %brmerge_i_3_2, %tmp_100_3_2

]]></Node>
<StgValue><ssdm name="overflow_314_2"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1261  %brmerge40_demorgan_i_26 = and i1 %tmp_407, %deleted_ones_3_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_26"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1262  %tmp47 = xor i1 %brmerge40_demorgan_i_26, %tmp_101_3_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1263  %underflow_315_2 = and i1 %tmp47, %tmp_403

]]></Node>
<StgValue><ssdm name="underflow_315_2"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1264  %brmerge_i_i_3_2 = or i1 %underflow_315_2, %overflow_314_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_2"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1265  %tmp48 = or i1 %brmerge40_demorgan_i_26, %tmp_100_3_2

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1266  %underflow_not_3_2 = or i1 %tmp48, %carry_4_3_2

]]></Node>
<StgValue><ssdm name="underflow_not_3_2"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1267  %p_Val2_13_mux_3_2 = select i1 %brmerge_i_i_3_2, i26 33554431, i26 %p_Val2_13_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_2"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1268  %p_Val2_13_3_2_100 = select i1 %underflow_315_2, i26 -33554432, i26 %p_Val2_13_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_2_100"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1269  %p_Val2_15_3_2 = select i1 %underflow_not_3_2, i26 %p_Val2_13_mux_3_2, i26 %p_Val2_13_3_2_100

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_2"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1284  %WEIGHT1_3_3_V_load = load i8* %WEIGHT1_3_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_3_V_load"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1332  %WEIGHT1_3_4_V_load = load i8* %WEIGHT1_3_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_4_V_load"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1380  %WEIGHT1_3_5_V_load = load i8* %WEIGHT1_3_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_5_V_load"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1428  %WEIGHT1_3_6_V_load = load i8* %WEIGHT1_3_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_6_V_load"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1477  %WEIGHT1_4_0_V_load = load i8* %WEIGHT1_4_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_0_V_load"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1478  %OP1_V_4 = sext i8 %WEIGHT1_4_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1479  %p_Val2_4 = mul nsw i34 %OP1_V_4, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1480  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1481  %p_Val2_12_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1482  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1483  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1484  %tmp_441 = trunc i34 %p_Val2_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1485  %tmp_166 = or i1 %tmp_441, %tmp_439

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1486  %tmp_167 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1487  %tmp_168 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_167, i1 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1488  %tmp_95_4 = icmp ne i6 %tmp_168, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1489  %qb_assign_4 = and i1 %tmp_95_4, %tmp_438

]]></Node>
<StgValue><ssdm name="qb_assign_4"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1490  %tmp_96_4 = zext i1 %qb_assign_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1491  %p_Val2_13_4 = add i26 %tmp_96_4, %p_Val2_12_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_4"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1492  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1493  %tmp_98_4 = xor i1 %tmp_442, true

]]></Node>
<StgValue><ssdm name="tmp_98_4"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1494  %carry_4_4 = and i1 %tmp_440, %tmp_98_4

]]></Node>
<StgValue><ssdm name="carry_4_4"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1495  %tmp_100_4 = xor i1 %tmp_438, true

]]></Node>
<StgValue><ssdm name="tmp_100_4"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1496  %deleted_ones_4 = select i1 %carry_4_4, i1 %tmp_100_4, i1 %tmp_438

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1497  %p_Result_27_4_not = xor i1 %tmp_440, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_not"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1498  %tmp_101_4 = or i1 %tmp_442, %p_Result_27_4_not

]]></Node>
<StgValue><ssdm name="tmp_101_4"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1499  %p_not_i_4 = xor i1 %tmp_438, %carry_4_4

]]></Node>
<StgValue><ssdm name="p_not_i_4"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1500  %brmerge_i_4 = or i1 %tmp_442, %p_not_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_4"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1501  %overflow_4 = and i1 %brmerge_i_4, %tmp_100_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1502  %brmerge40_demorgan_i_4 = and i1 %tmp_442, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_4"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1503  %tmp57 = xor i1 %brmerge40_demorgan_i_4, %tmp_101_4

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1504  %underflow_4 = and i1 %tmp57, %tmp_438

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1505  %brmerge_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1506  %tmp58 = or i1 %brmerge40_demorgan_i_4, %tmp_100_4

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1507  %underflow_not_4 = or i1 %tmp58, %carry_4_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1508  %p_Val2_13_mux_4 = select i1 %brmerge_i_i_4, i26 33554431, i26 %p_Val2_13_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1509  %p_Val2_13_4_110 = select i1 %underflow_4, i26 -33554432, i26 %p_Val2_13_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_110"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1510  %p_Val2_15_4 = select i1 %underflow_not_4, i26 %p_Val2_13_mux_4, i26 %p_Val2_13_4_110

]]></Node>
<StgValue><ssdm name="p_Val2_15_4"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1511  %OFM_4_V_load = load i26* %OFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_4_V_load"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1526  %WEIGHT1_4_1_V_load = load i8* %WEIGHT1_4_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_1_V_load"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1527  %OP1_V_4_1 = sext i8 %WEIGHT1_4_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_1"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1528  %p_Val2_4_1 = mul nsw i34 %OP1_V_4_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1529  %tmp_445 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1530  %p_Val2_12_4_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_1"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1531  %tmp_446 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1532  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1533  %tmp_448 = trunc i34 %p_Val2_4_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1534  %tmp_170 = or i1 %tmp_448, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1535  %tmp_171 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1536  %tmp_172 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_171, i1 %tmp_170)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1537  %tmp_95_4_1 = icmp ne i6 %tmp_172, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_1"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1538  %qb_assign_4_1 = and i1 %tmp_95_4_1, %tmp_445

]]></Node>
<StgValue><ssdm name="qb_assign_4_1"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1539  %tmp_96_4_1 = zext i1 %qb_assign_4_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_1"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1540  %p_Val2_13_4_1 = add i26 %tmp_96_4_1, %p_Val2_12_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_1"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1541  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1542  %tmp_98_4_1 = xor i1 %tmp_449, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_1"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1543  %carry_4_4_1 = and i1 %tmp_447, %tmp_98_4_1

]]></Node>
<StgValue><ssdm name="carry_4_4_1"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1544  %tmp_100_4_1 = xor i1 %tmp_445, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_1"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1545  %deleted_ones_4_1 = select i1 %carry_4_4_1, i1 %tmp_100_4_1, i1 %tmp_445

]]></Node>
<StgValue><ssdm name="deleted_ones_4_1"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1546  %p_Result_27_4_1_no = xor i1 %tmp_447, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_1_no"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1547  %tmp_101_4_1 = or i1 %tmp_449, %p_Result_27_4_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_1"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1548  %p_not_i_4_1 = xor i1 %tmp_445, %carry_4_4_1

]]></Node>
<StgValue><ssdm name="p_not_i_4_1"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1549  %brmerge_i_4_1 = or i1 %tmp_449, %p_not_i_4_1

]]></Node>
<StgValue><ssdm name="brmerge_i_4_1"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1550  %overflow_4_1 = and i1 %brmerge_i_4_1, %tmp_100_4_1

]]></Node>
<StgValue><ssdm name="overflow_4_1"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1551  %brmerge40_demorgan_i_31 = and i1 %tmp_449, %deleted_ones_4_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_31"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1552  %tmp59 = xor i1 %brmerge40_demorgan_i_31, %tmp_101_4_1

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1553  %underflow_4_1 = and i1 %tmp59, %tmp_445

]]></Node>
<StgValue><ssdm name="underflow_4_1"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1554  %brmerge_i_i_4_1 = or i1 %underflow_4_1, %overflow_4_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_1"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1555  %tmp60 = or i1 %brmerge40_demorgan_i_31, %tmp_100_4_1

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1556  %underflow_not_4_1 = or i1 %tmp60, %carry_4_4_1

]]></Node>
<StgValue><ssdm name="underflow_not_4_1"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1557  %p_Val2_13_mux_4_1 = select i1 %brmerge_i_i_4_1, i26 33554431, i26 %p_Val2_13_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_1"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1558  %p_Val2_13_4_1_112 = select i1 %underflow_4_1, i26 -33554432, i26 %p_Val2_13_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_1_112"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1559  %p_Val2_15_4_1 = select i1 %underflow_not_4_1, i26 %p_Val2_13_mux_4_1, i26 %p_Val2_13_4_1_112

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_1"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1574  %WEIGHT1_4_2_V_load = load i8* %WEIGHT1_4_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_2_V_load"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1575  %OP1_V_4_2 = sext i8 %WEIGHT1_4_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_2"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1576  %p_Val2_4_2 = mul nsw i34 %OP1_V_4_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1577  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1578  %p_Val2_12_4_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_2"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1579  %tmp_453 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1580  %tmp_454 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1581  %tmp_455 = trunc i34 %p_Val2_4_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1582  %tmp_174 = or i1 %tmp_455, %tmp_453

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1583  %tmp_175 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1584  %tmp_176 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_175, i1 %tmp_174)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1585  %tmp_95_4_2 = icmp ne i6 %tmp_176, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_2"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1586  %qb_assign_4_2 = and i1 %tmp_95_4_2, %tmp_452

]]></Node>
<StgValue><ssdm name="qb_assign_4_2"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1587  %tmp_96_4_2 = zext i1 %qb_assign_4_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_2"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1588  %p_Val2_13_4_2 = add i26 %tmp_96_4_2, %p_Val2_12_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_2"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1589  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1590  %tmp_98_4_2 = xor i1 %tmp_456, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_2"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1591  %carry_4_4_2 = and i1 %tmp_454, %tmp_98_4_2

]]></Node>
<StgValue><ssdm name="carry_4_4_2"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1592  %tmp_100_4_2 = xor i1 %tmp_452, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_2"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1593  %deleted_ones_4_2 = select i1 %carry_4_4_2, i1 %tmp_100_4_2, i1 %tmp_452

]]></Node>
<StgValue><ssdm name="deleted_ones_4_2"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1594  %p_Result_27_4_2_no = xor i1 %tmp_454, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_2_no"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1595  %tmp_101_4_2 = or i1 %tmp_456, %p_Result_27_4_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_2"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1596  %p_not_i_4_2 = xor i1 %tmp_452, %carry_4_4_2

]]></Node>
<StgValue><ssdm name="p_not_i_4_2"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1597  %brmerge_i_4_2 = or i1 %tmp_456, %p_not_i_4_2

]]></Node>
<StgValue><ssdm name="brmerge_i_4_2"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1598  %overflow_4_2 = and i1 %brmerge_i_4_2, %tmp_100_4_2

]]></Node>
<StgValue><ssdm name="overflow_4_2"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1599  %brmerge40_demorgan_i_32 = and i1 %tmp_456, %deleted_ones_4_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_32"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1600  %tmp61 = xor i1 %brmerge40_demorgan_i_32, %tmp_101_4_2

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1601  %underflow_4_2 = and i1 %tmp61, %tmp_452

]]></Node>
<StgValue><ssdm name="underflow_4_2"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1602  %brmerge_i_i_4_2 = or i1 %underflow_4_2, %overflow_4_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_2"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1603  %tmp62 = or i1 %brmerge40_demorgan_i_32, %tmp_100_4_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1604  %underflow_not_4_2 = or i1 %tmp62, %carry_4_4_2

]]></Node>
<StgValue><ssdm name="underflow_not_4_2"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1605  %p_Val2_13_mux_4_2 = select i1 %brmerge_i_i_4_2, i26 33554431, i26 %p_Val2_13_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_2"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1606  %p_Val2_13_4_2_114 = select i1 %underflow_4_2, i26 -33554432, i26 %p_Val2_13_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_2_114"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1607  %p_Val2_15_4_2 = select i1 %underflow_not_4_2, i26 %p_Val2_13_mux_4_2, i26 %p_Val2_13_4_2_114

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_2"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1622  %WEIGHT1_4_3_V_load = load i8* %WEIGHT1_4_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_3_V_load"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1670  %WEIGHT1_4_4_V_load = load i8* %WEIGHT1_4_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_4_V_load"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1718  %WEIGHT1_4_5_V_load = load i8* %WEIGHT1_4_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_5_V_load"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1766  %WEIGHT1_4_6_V_load = load i8* %WEIGHT1_4_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_6_V_load"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1815  %WEIGHT1_5_0_V_load = load i8* %WEIGHT1_5_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_0_V_load"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1816  %OP1_V_5 = sext i8 %WEIGHT1_5_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1817  %p_Val2_5 = mul nsw i34 %OP1_V_5, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1818  %tmp_487 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1819  %p_Val2_12_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1820  %tmp_488 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1821  %tmp_489 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1822  %tmp_490 = trunc i34 %p_Val2_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1823  %tmp_194 = or i1 %tmp_490, %tmp_488

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1824  %tmp_195 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1825  %tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_195, i1 %tmp_194)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1826  %tmp_95_5 = icmp ne i6 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1827  %qb_assign_5 = and i1 %tmp_95_5, %tmp_487

]]></Node>
<StgValue><ssdm name="qb_assign_5"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1828  %tmp_96_5 = zext i1 %qb_assign_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1829  %p_Val2_13_5 = add i26 %tmp_96_5, %p_Val2_12_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_5"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1830  %tmp_491 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1831  %tmp_98_5 = xor i1 %tmp_491, true

]]></Node>
<StgValue><ssdm name="tmp_98_5"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1832  %carry_4_5 = and i1 %tmp_489, %tmp_98_5

]]></Node>
<StgValue><ssdm name="carry_4_5"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1833  %tmp_100_5 = xor i1 %tmp_487, true

]]></Node>
<StgValue><ssdm name="tmp_100_5"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1834  %deleted_ones_5 = select i1 %carry_4_5, i1 %tmp_100_5, i1 %tmp_487

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1835  %p_Result_27_5_not = xor i1 %tmp_489, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_not"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1836  %tmp_101_5 = or i1 %tmp_491, %p_Result_27_5_not

]]></Node>
<StgValue><ssdm name="tmp_101_5"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1837  %p_not_i_5 = xor i1 %tmp_487, %carry_4_5

]]></Node>
<StgValue><ssdm name="p_not_i_5"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1838  %brmerge_i_5 = or i1 %tmp_491, %p_not_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_5"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1839  %overflow_5 = and i1 %brmerge_i_5, %tmp_100_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1840  %brmerge40_demorgan_i_5 = and i1 %tmp_491, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_5"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1841  %tmp71 = xor i1 %brmerge40_demorgan_i_5, %tmp_101_5

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1842  %underflow_5 = and i1 %tmp71, %tmp_487

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1843  %brmerge_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1844  %tmp72 = or i1 %brmerge40_demorgan_i_5, %tmp_100_5

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1845  %underflow_not_5 = or i1 %tmp72, %carry_4_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1846  %p_Val2_13_mux_5 = select i1 %brmerge_i_i_5, i26 33554431, i26 %p_Val2_13_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1847  %p_Val2_13_5_124 = select i1 %underflow_5, i26 -33554432, i26 %p_Val2_13_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_124"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1848  %p_Val2_15_5 = select i1 %underflow_not_5, i26 %p_Val2_13_mux_5, i26 %p_Val2_13_5_124

]]></Node>
<StgValue><ssdm name="p_Val2_15_5"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1849  %OFM_5_V_load = load i26* %OFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_5_V_load"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1864  %WEIGHT1_5_1_V_load = load i8* %WEIGHT1_5_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_1_V_load"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1865  %OP1_V_5_1 = sext i8 %WEIGHT1_5_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_1"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1866  %p_Val2_5_1 = mul nsw i34 %OP1_V_5_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1867  %tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1868  %p_Val2_12_5_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_1"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1869  %tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1870  %tmp_496 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1871  %tmp_497 = trunc i34 %p_Val2_5_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1872  %tmp_198 = or i1 %tmp_497, %tmp_495

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1873  %tmp_199 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1874  %tmp_200 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_199, i1 %tmp_198)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1875  %tmp_95_5_1 = icmp ne i6 %tmp_200, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_1"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1876  %qb_assign_5_1 = and i1 %tmp_95_5_1, %tmp_494

]]></Node>
<StgValue><ssdm name="qb_assign_5_1"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1877  %tmp_96_5_1 = zext i1 %qb_assign_5_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_1"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1878  %p_Val2_13_5_1 = add i26 %tmp_96_5_1, %p_Val2_12_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_1"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1879  %tmp_498 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1880  %tmp_98_5_1 = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_1"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1881  %carry_4_5_1 = and i1 %tmp_496, %tmp_98_5_1

]]></Node>
<StgValue><ssdm name="carry_4_5_1"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1882  %tmp_100_5_1 = xor i1 %tmp_494, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_1"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1883  %deleted_ones_5_1 = select i1 %carry_4_5_1, i1 %tmp_100_5_1, i1 %tmp_494

]]></Node>
<StgValue><ssdm name="deleted_ones_5_1"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1884  %p_Result_27_5_1_no = xor i1 %tmp_496, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_1_no"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1885  %tmp_101_5_1 = or i1 %tmp_498, %p_Result_27_5_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_1"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1886  %p_not_i_5_1 = xor i1 %tmp_494, %carry_4_5_1

]]></Node>
<StgValue><ssdm name="p_not_i_5_1"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1887  %brmerge_i_5_1 = or i1 %tmp_498, %p_not_i_5_1

]]></Node>
<StgValue><ssdm name="brmerge_i_5_1"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1888  %overflow_5_1 = and i1 %brmerge_i_5_1, %tmp_100_5_1

]]></Node>
<StgValue><ssdm name="overflow_5_1"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1889  %brmerge40_demorgan_i_37 = and i1 %tmp_498, %deleted_ones_5_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_37"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1890  %tmp73 = xor i1 %brmerge40_demorgan_i_37, %tmp_101_5_1

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1891  %underflow_5_1 = and i1 %tmp73, %tmp_494

]]></Node>
<StgValue><ssdm name="underflow_5_1"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1892  %brmerge_i_i_5_1 = or i1 %underflow_5_1, %overflow_5_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_1"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1893  %tmp74 = or i1 %brmerge40_demorgan_i_37, %tmp_100_5_1

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1894  %underflow_not_5_1 = or i1 %tmp74, %carry_4_5_1

]]></Node>
<StgValue><ssdm name="underflow_not_5_1"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1895  %p_Val2_13_mux_5_1 = select i1 %brmerge_i_i_5_1, i26 33554431, i26 %p_Val2_13_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_1"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1896  %p_Val2_13_5_1_126 = select i1 %underflow_5_1, i26 -33554432, i26 %p_Val2_13_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_1_126"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1897  %p_Val2_15_5_1 = select i1 %underflow_not_5_1, i26 %p_Val2_13_mux_5_1, i26 %p_Val2_13_5_1_126

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_1"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1912  %WEIGHT1_5_2_V_load = load i8* %WEIGHT1_5_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_2_V_load"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1913  %OP1_V_5_2 = sext i8 %WEIGHT1_5_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_2"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1914  %p_Val2_5_2 = mul nsw i34 %OP1_V_5_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1915  %tmp_501 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1916  %p_Val2_12_5_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_2"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1917  %tmp_502 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1918  %tmp_503 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1919  %tmp_504 = trunc i34 %p_Val2_5_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1920  %tmp_202 = or i1 %tmp_504, %tmp_502

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1921  %tmp_203 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1922  %tmp_204 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_203, i1 %tmp_202)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1923  %tmp_95_5_2 = icmp ne i6 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_2"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1924  %qb_assign_5_2 = and i1 %tmp_95_5_2, %tmp_501

]]></Node>
<StgValue><ssdm name="qb_assign_5_2"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1925  %tmp_96_5_2 = zext i1 %qb_assign_5_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_2"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1926  %p_Val2_13_5_2 = add i26 %tmp_96_5_2, %p_Val2_12_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_2"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1927  %tmp_505 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1928  %tmp_98_5_2 = xor i1 %tmp_505, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_2"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1929  %carry_4_5_2 = and i1 %tmp_503, %tmp_98_5_2

]]></Node>
<StgValue><ssdm name="carry_4_5_2"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1930  %tmp_100_5_2 = xor i1 %tmp_501, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_2"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1931  %deleted_ones_5_2 = select i1 %carry_4_5_2, i1 %tmp_100_5_2, i1 %tmp_501

]]></Node>
<StgValue><ssdm name="deleted_ones_5_2"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1932  %p_Result_27_5_2_no = xor i1 %tmp_503, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_2_no"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1933  %tmp_101_5_2 = or i1 %tmp_505, %p_Result_27_5_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_2"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1934  %p_not_i_5_2 = xor i1 %tmp_501, %carry_4_5_2

]]></Node>
<StgValue><ssdm name="p_not_i_5_2"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1935  %brmerge_i_5_2 = or i1 %tmp_505, %p_not_i_5_2

]]></Node>
<StgValue><ssdm name="brmerge_i_5_2"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1936  %overflow_5_2 = and i1 %brmerge_i_5_2, %tmp_100_5_2

]]></Node>
<StgValue><ssdm name="overflow_5_2"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1937  %brmerge40_demorgan_i_38 = and i1 %tmp_505, %deleted_ones_5_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_38"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1938  %tmp75 = xor i1 %brmerge40_demorgan_i_38, %tmp_101_5_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1939  %underflow_5_2 = and i1 %tmp75, %tmp_501

]]></Node>
<StgValue><ssdm name="underflow_5_2"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1940  %brmerge_i_i_5_2 = or i1 %underflow_5_2, %overflow_5_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_2"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1941  %tmp76 = or i1 %brmerge40_demorgan_i_38, %tmp_100_5_2

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1942  %underflow_not_5_2 = or i1 %tmp76, %carry_4_5_2

]]></Node>
<StgValue><ssdm name="underflow_not_5_2"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1943  %p_Val2_13_mux_5_2 = select i1 %brmerge_i_i_5_2, i26 33554431, i26 %p_Val2_13_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_2"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1944  %p_Val2_13_5_2_128 = select i1 %underflow_5_2, i26 -33554432, i26 %p_Val2_13_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_2_128"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1945  %p_Val2_15_5_2 = select i1 %underflow_not_5_2, i26 %p_Val2_13_mux_5_2, i26 %p_Val2_13_5_2_128

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_2"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1960  %WEIGHT1_5_3_V_load = load i8* %WEIGHT1_5_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_3_V_load"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2008  %WEIGHT1_5_4_V_load = load i8* %WEIGHT1_5_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_4_V_load"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2056  %WEIGHT1_5_5_V_load = load i8* %WEIGHT1_5_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_5_V_load"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2104  %WEIGHT1_5_6_V_load = load i8* %WEIGHT1_5_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_6_V_load"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2153  %WEIGHT1_6_0_V_load = load i8* %WEIGHT1_6_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_0_V_load"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2154  %OP1_V_6 = sext i8 %WEIGHT1_6_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2155  %p_Val2_6 = mul nsw i34 %OP1_V_6, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2156  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2157  %p_Val2_12_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2158  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2159  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2160  %tmp_539 = trunc i34 %p_Val2_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2161  %tmp_222 = or i1 %tmp_539, %tmp_537

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2162  %tmp_223 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2163  %tmp_224 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_223, i1 %tmp_222)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2164  %tmp_95_6 = icmp ne i6 %tmp_224, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2165  %qb_assign_6 = and i1 %tmp_95_6, %tmp_536

]]></Node>
<StgValue><ssdm name="qb_assign_6"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2166  %tmp_96_6 = zext i1 %qb_assign_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2167  %p_Val2_13_6 = add i26 %tmp_96_6, %p_Val2_12_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_6"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2168  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2169  %tmp_98_6 = xor i1 %tmp_540, true

]]></Node>
<StgValue><ssdm name="tmp_98_6"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2170  %carry_4_6 = and i1 %tmp_538, %tmp_98_6

]]></Node>
<StgValue><ssdm name="carry_4_6"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2171  %tmp_100_6 = xor i1 %tmp_536, true

]]></Node>
<StgValue><ssdm name="tmp_100_6"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2172  %deleted_ones_6 = select i1 %carry_4_6, i1 %tmp_100_6, i1 %tmp_536

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2173  %p_Result_27_6_not = xor i1 %tmp_538, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_not"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2174  %tmp_101_6 = or i1 %tmp_540, %p_Result_27_6_not

]]></Node>
<StgValue><ssdm name="tmp_101_6"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2175  %p_not_i_6 = xor i1 %tmp_536, %carry_4_6

]]></Node>
<StgValue><ssdm name="p_not_i_6"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2176  %brmerge_i_6 = or i1 %tmp_540, %p_not_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_6"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2177  %overflow_6 = and i1 %brmerge_i_6, %tmp_100_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2178  %brmerge40_demorgan_i_6 = and i1 %tmp_540, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_6"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2179  %tmp85 = xor i1 %brmerge40_demorgan_i_6, %tmp_101_6

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2180  %underflow_6 = and i1 %tmp85, %tmp_536

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2181  %brmerge_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2182  %tmp86 = or i1 %brmerge40_demorgan_i_6, %tmp_100_6

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2183  %underflow_not_6 = or i1 %tmp86, %carry_4_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2184  %p_Val2_13_mux_6 = select i1 %brmerge_i_i_6, i26 33554431, i26 %p_Val2_13_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2185  %p_Val2_13_6_138 = select i1 %underflow_6, i26 -33554432, i26 %p_Val2_13_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_138"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2186  %p_Val2_15_6 = select i1 %underflow_not_6, i26 %p_Val2_13_mux_6, i26 %p_Val2_13_6_138

]]></Node>
<StgValue><ssdm name="p_Val2_15_6"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="26" op_0_bw="8">
<![CDATA[
.reset81:2187  %OFM_6_V_load = load i26* %OFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_6_V_load"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2202  %WEIGHT1_6_1_V_load = load i8* %WEIGHT1_6_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_1_V_load"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2203  %OP1_V_6_1 = sext i8 %WEIGHT1_6_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_1"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2204  %p_Val2_6_1 = mul nsw i34 %OP1_V_6_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_6_1"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2205  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2206  %p_Val2_12_6_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_1"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2207  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2208  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2209  %tmp_546 = trunc i34 %p_Val2_6_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2210  %tmp_226 = or i1 %tmp_546, %tmp_544

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2211  %tmp_227 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2212  %tmp_228 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_227, i1 %tmp_226)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2213  %tmp_95_6_1 = icmp ne i6 %tmp_228, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_1"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2214  %qb_assign_6_1 = and i1 %tmp_95_6_1, %tmp_543

]]></Node>
<StgValue><ssdm name="qb_assign_6_1"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2215  %tmp_96_6_1 = zext i1 %qb_assign_6_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_1"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2216  %p_Val2_13_6_1 = add i26 %tmp_96_6_1, %p_Val2_12_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_1"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2217  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2218  %tmp_98_6_1 = xor i1 %tmp_547, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_1"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2219  %carry_4_6_1 = and i1 %tmp_545, %tmp_98_6_1

]]></Node>
<StgValue><ssdm name="carry_4_6_1"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2220  %tmp_100_6_1 = xor i1 %tmp_543, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_1"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2221  %deleted_ones_6_1 = select i1 %carry_4_6_1, i1 %tmp_100_6_1, i1 %tmp_543

]]></Node>
<StgValue><ssdm name="deleted_ones_6_1"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2222  %p_Result_27_6_1_no = xor i1 %tmp_545, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_1_no"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2223  %tmp_101_6_1 = or i1 %tmp_547, %p_Result_27_6_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_1"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2224  %p_not_i_6_1 = xor i1 %tmp_543, %carry_4_6_1

]]></Node>
<StgValue><ssdm name="p_not_i_6_1"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2225  %brmerge_i_6_1 = or i1 %tmp_547, %p_not_i_6_1

]]></Node>
<StgValue><ssdm name="brmerge_i_6_1"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2226  %overflow_6_1 = and i1 %brmerge_i_6_1, %tmp_100_6_1

]]></Node>
<StgValue><ssdm name="overflow_6_1"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2227  %brmerge40_demorgan_i_43 = and i1 %tmp_547, %deleted_ones_6_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_43"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2228  %tmp87 = xor i1 %brmerge40_demorgan_i_43, %tmp_101_6_1

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2229  %underflow_6_1 = and i1 %tmp87, %tmp_543

]]></Node>
<StgValue><ssdm name="underflow_6_1"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2230  %brmerge_i_i_6_1 = or i1 %underflow_6_1, %overflow_6_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_1"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2231  %tmp88 = or i1 %brmerge40_demorgan_i_43, %tmp_100_6_1

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2232  %underflow_not_6_1 = or i1 %tmp88, %carry_4_6_1

]]></Node>
<StgValue><ssdm name="underflow_not_6_1"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2233  %p_Val2_13_mux_6_1 = select i1 %brmerge_i_i_6_1, i26 33554431, i26 %p_Val2_13_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_1"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2234  %p_Val2_13_6_1_140 = select i1 %underflow_6_1, i26 -33554432, i26 %p_Val2_13_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_1_140"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2235  %p_Val2_15_6_1 = select i1 %underflow_not_6_1, i26 %p_Val2_13_mux_6_1, i26 %p_Val2_13_6_1_140

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_1"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2250  %WEIGHT1_6_2_V_load = load i8* %WEIGHT1_6_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_2_V_load"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2251  %OP1_V_6_2 = sext i8 %WEIGHT1_6_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_2"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2252  %p_Val2_6_2 = mul nsw i34 %OP1_V_6_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_6_2"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2253  %tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2254  %p_Val2_12_6_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_2"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2255  %tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2256  %tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2257  %tmp_553 = trunc i34 %p_Val2_6_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2258  %tmp_230 = or i1 %tmp_553, %tmp_551

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2259  %tmp_231 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2260  %tmp_232 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_231, i1 %tmp_230)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2261  %tmp_95_6_2 = icmp ne i6 %tmp_232, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_2"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2262  %qb_assign_6_2 = and i1 %tmp_95_6_2, %tmp_550

]]></Node>
<StgValue><ssdm name="qb_assign_6_2"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2263  %tmp_96_6_2 = zext i1 %qb_assign_6_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_2"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2264  %p_Val2_13_6_2 = add i26 %tmp_96_6_2, %p_Val2_12_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_2"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2265  %tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2266  %tmp_98_6_2 = xor i1 %tmp_554, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_2"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2267  %carry_4_6_2 = and i1 %tmp_552, %tmp_98_6_2

]]></Node>
<StgValue><ssdm name="carry_4_6_2"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2268  %tmp_100_6_2 = xor i1 %tmp_550, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_2"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2269  %deleted_ones_6_2 = select i1 %carry_4_6_2, i1 %tmp_100_6_2, i1 %tmp_550

]]></Node>
<StgValue><ssdm name="deleted_ones_6_2"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2270  %p_Result_27_6_2_no = xor i1 %tmp_552, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_2_no"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2271  %tmp_101_6_2 = or i1 %tmp_554, %p_Result_27_6_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_2"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2272  %p_not_i_6_2 = xor i1 %tmp_550, %carry_4_6_2

]]></Node>
<StgValue><ssdm name="p_not_i_6_2"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2273  %brmerge_i_6_2 = or i1 %tmp_554, %p_not_i_6_2

]]></Node>
<StgValue><ssdm name="brmerge_i_6_2"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2274  %overflow_6_2 = and i1 %brmerge_i_6_2, %tmp_100_6_2

]]></Node>
<StgValue><ssdm name="overflow_6_2"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2275  %brmerge40_demorgan_i_44 = and i1 %tmp_554, %deleted_ones_6_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_44"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2276  %tmp89 = xor i1 %brmerge40_demorgan_i_44, %tmp_101_6_2

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2277  %underflow_6_2 = and i1 %tmp89, %tmp_550

]]></Node>
<StgValue><ssdm name="underflow_6_2"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2278  %brmerge_i_i_6_2 = or i1 %underflow_6_2, %overflow_6_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_2"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2279  %tmp90 = or i1 %brmerge40_demorgan_i_44, %tmp_100_6_2

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2280  %underflow_not_6_2 = or i1 %tmp90, %carry_4_6_2

]]></Node>
<StgValue><ssdm name="underflow_not_6_2"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2281  %p_Val2_13_mux_6_2 = select i1 %brmerge_i_i_6_2, i26 33554431, i26 %p_Val2_13_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_2"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2282  %p_Val2_13_6_2_142 = select i1 %underflow_6_2, i26 -33554432, i26 %p_Val2_13_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_2_142"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2283  %p_Val2_15_6_2 = select i1 %underflow_not_6_2, i26 %p_Val2_13_mux_6_2, i26 %p_Val2_13_6_2_142

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_2"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2298  %WEIGHT1_6_3_V_load = load i8* %WEIGHT1_6_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_3_V_load"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2346  %WEIGHT1_6_4_V_load = load i8* %WEIGHT1_6_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_4_V_load"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2394  %WEIGHT1_6_5_V_load = load i8* %WEIGHT1_6_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_5_V_load"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2442  %WEIGHT1_6_6_V_load = load i8* %WEIGHT1_6_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_6_V_load"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2491  %WEIGHT1_7_0_V_load = load i8* %WEIGHT1_7_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_0_V_load"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2492  %OP1_V_7 = sext i8 %WEIGHT1_7_0_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2493  %p_Val2_7 = mul nsw i34 %OP1_V_7, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2494  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2495  %p_Val2_12_7 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2496  %tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2497  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2498  %tmp_588 = trunc i34 %p_Val2_7 to i1

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2499  %tmp_250 = or i1 %tmp_588, %tmp_586

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2500  %tmp_251 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2501  %tmp_252 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_251, i1 %tmp_250)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2502  %tmp_95_7 = icmp ne i6 %tmp_252, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2503  %qb_assign_7 = and i1 %tmp_95_7, %tmp_585

]]></Node>
<StgValue><ssdm name="qb_assign_7"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2504  %tmp_96_7 = zext i1 %qb_assign_7 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2505  %p_Val2_13_7 = add i26 %tmp_96_7, %p_Val2_12_7

]]></Node>
<StgValue><ssdm name="p_Val2_13_7"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2506  %tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2507  %tmp_98_7 = xor i1 %tmp_589, true

]]></Node>
<StgValue><ssdm name="tmp_98_7"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2508  %carry_4_7 = and i1 %tmp_587, %tmp_98_7

]]></Node>
<StgValue><ssdm name="carry_4_7"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2509  %tmp_100_7 = xor i1 %tmp_585, true

]]></Node>
<StgValue><ssdm name="tmp_100_7"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2510  %deleted_ones_7 = select i1 %carry_4_7, i1 %tmp_100_7, i1 %tmp_585

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2511  %p_Result_27_7_not = xor i1 %tmp_587, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_not"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2512  %tmp_101_7 = or i1 %tmp_589, %p_Result_27_7_not

]]></Node>
<StgValue><ssdm name="tmp_101_7"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2513  %p_not_i_7 = xor i1 %tmp_585, %carry_4_7

]]></Node>
<StgValue><ssdm name="p_not_i_7"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2514  %brmerge_i_7 = or i1 %tmp_589, %p_not_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_7"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2515  %overflow_7 = and i1 %brmerge_i_7, %tmp_100_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2516  %brmerge40_demorgan_i_7 = and i1 %tmp_589, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_7"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2517  %tmp99 = xor i1 %brmerge40_demorgan_i_7, %tmp_101_7

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2518  %underflow_7 = and i1 %tmp99, %tmp_585

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2519  %brmerge_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2520  %tmp100 = or i1 %brmerge40_demorgan_i_7, %tmp_100_7

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2521  %underflow_not_7 = or i1 %tmp100, %carry_4_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2522  %p_Val2_13_mux_7 = select i1 %brmerge_i_i_7, i26 33554431, i26 %p_Val2_13_7

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2523  %p_Val2_13_7_152 = select i1 %underflow_7, i26 -33554432, i26 %p_Val2_13_7

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_152"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2524  %p_Val2_15_7 = select i1 %underflow_not_7, i26 %p_Val2_13_mux_7, i26 %p_Val2_13_7_152

]]></Node>
<StgValue><ssdm name="p_Val2_15_7"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="26" op_0_bw="8">
<![CDATA[
.reset81:2525  %OFM_7_V_load = load i26* %OFM_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_7_V_load"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2540  %WEIGHT1_7_1_V_load = load i8* %WEIGHT1_7_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_1_V_load"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2541  %OP1_V_7_1 = sext i8 %WEIGHT1_7_1_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_1"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2542  %p_Val2_7_1 = mul nsw i34 %OP1_V_7_1, %OP2_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2543  %tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2544  %p_Val2_12_7_1 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_1, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_1"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2545  %tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2546  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_1, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2547  %tmp_595 = trunc i34 %p_Val2_7_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2548  %tmp_254 = or i1 %tmp_595, %tmp_593

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2549  %tmp_255 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_1, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2550  %tmp_256 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_255, i1 %tmp_254)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2551  %tmp_95_7_1 = icmp ne i6 %tmp_256, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_1"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2552  %qb_assign_7_1 = and i1 %tmp_95_7_1, %tmp_592

]]></Node>
<StgValue><ssdm name="qb_assign_7_1"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2553  %tmp_96_7_1 = zext i1 %qb_assign_7_1 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_1"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2554  %p_Val2_13_7_1 = add i26 %tmp_96_7_1, %p_Val2_12_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_1"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2555  %tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2556  %tmp_98_7_1 = xor i1 %tmp_596, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_1"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2557  %carry_4_7_1 = and i1 %tmp_594, %tmp_98_7_1

]]></Node>
<StgValue><ssdm name="carry_4_7_1"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2558  %tmp_100_7_1 = xor i1 %tmp_592, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_1"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2559  %deleted_ones_7_1 = select i1 %carry_4_7_1, i1 %tmp_100_7_1, i1 %tmp_592

]]></Node>
<StgValue><ssdm name="deleted_ones_7_1"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2560  %p_Result_27_7_1_no = xor i1 %tmp_594, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_1_no"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2561  %tmp_101_7_1 = or i1 %tmp_596, %p_Result_27_7_1_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_1"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2562  %p_not_i_7_1 = xor i1 %tmp_592, %carry_4_7_1

]]></Node>
<StgValue><ssdm name="p_not_i_7_1"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2563  %brmerge_i_7_1 = or i1 %tmp_596, %p_not_i_7_1

]]></Node>
<StgValue><ssdm name="brmerge_i_7_1"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2564  %overflow_7_1 = and i1 %brmerge_i_7_1, %tmp_100_7_1

]]></Node>
<StgValue><ssdm name="overflow_7_1"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2565  %brmerge40_demorgan_i_49 = and i1 %tmp_596, %deleted_ones_7_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_49"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2566  %tmp101 = xor i1 %brmerge40_demorgan_i_49, %tmp_101_7_1

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2567  %underflow_7_1 = and i1 %tmp101, %tmp_592

]]></Node>
<StgValue><ssdm name="underflow_7_1"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2568  %brmerge_i_i_7_1 = or i1 %underflow_7_1, %overflow_7_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_1"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2569  %tmp102 = or i1 %brmerge40_demorgan_i_49, %tmp_100_7_1

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2570  %underflow_not_7_1 = or i1 %tmp102, %carry_4_7_1

]]></Node>
<StgValue><ssdm name="underflow_not_7_1"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2571  %p_Val2_13_mux_7_1 = select i1 %brmerge_i_i_7_1, i26 33554431, i26 %p_Val2_13_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_1"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2572  %p_Val2_13_7_1_154 = select i1 %underflow_7_1, i26 -33554432, i26 %p_Val2_13_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_1_154"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2573  %p_Val2_15_7_1 = select i1 %underflow_not_7_1, i26 %p_Val2_13_mux_7_1, i26 %p_Val2_13_7_1_154

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_1"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2588  %WEIGHT1_7_2_V_load = load i8* %WEIGHT1_7_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_2_V_load"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2589  %OP1_V_7_2 = sext i8 %WEIGHT1_7_2_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_2"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2590  %p_Val2_7_2 = mul nsw i34 %OP1_V_7_2, %OP2_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2591  %tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2592  %p_Val2_12_7_2 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_2, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_2"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2593  %tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2594  %tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_2, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2595  %tmp_602 = trunc i34 %p_Val2_7_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2596  %tmp_258 = or i1 %tmp_602, %tmp_600

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2597  %tmp_259 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2598  %tmp_260 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_259, i1 %tmp_258)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2599  %tmp_95_7_2 = icmp ne i6 %tmp_260, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_2"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2600  %qb_assign_7_2 = and i1 %tmp_95_7_2, %tmp_599

]]></Node>
<StgValue><ssdm name="qb_assign_7_2"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2601  %tmp_96_7_2 = zext i1 %qb_assign_7_2 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_2"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2602  %p_Val2_13_7_2 = add i26 %tmp_96_7_2, %p_Val2_12_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_2"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2603  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2604  %tmp_98_7_2 = xor i1 %tmp_603, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_2"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2605  %carry_4_7_2 = and i1 %tmp_601, %tmp_98_7_2

]]></Node>
<StgValue><ssdm name="carry_4_7_2"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2606  %tmp_100_7_2 = xor i1 %tmp_599, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_2"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2607  %deleted_ones_7_2 = select i1 %carry_4_7_2, i1 %tmp_100_7_2, i1 %tmp_599

]]></Node>
<StgValue><ssdm name="deleted_ones_7_2"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2608  %p_Result_27_7_2_no = xor i1 %tmp_601, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_2_no"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2609  %tmp_101_7_2 = or i1 %tmp_603, %p_Result_27_7_2_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_2"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2610  %p_not_i_7_2 = xor i1 %tmp_599, %carry_4_7_2

]]></Node>
<StgValue><ssdm name="p_not_i_7_2"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2611  %brmerge_i_7_2 = or i1 %tmp_603, %p_not_i_7_2

]]></Node>
<StgValue><ssdm name="brmerge_i_7_2"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2612  %overflow_7_2 = and i1 %brmerge_i_7_2, %tmp_100_7_2

]]></Node>
<StgValue><ssdm name="overflow_7_2"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2613  %brmerge40_demorgan_i_50 = and i1 %tmp_603, %deleted_ones_7_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_50"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2614  %tmp103 = xor i1 %brmerge40_demorgan_i_50, %tmp_101_7_2

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2615  %underflow_7_2 = and i1 %tmp103, %tmp_599

]]></Node>
<StgValue><ssdm name="underflow_7_2"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2616  %brmerge_i_i_7_2 = or i1 %underflow_7_2, %overflow_7_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_2"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2617  %tmp104 = or i1 %brmerge40_demorgan_i_50, %tmp_100_7_2

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2618  %underflow_not_7_2 = or i1 %tmp104, %carry_4_7_2

]]></Node>
<StgValue><ssdm name="underflow_not_7_2"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2619  %p_Val2_13_mux_7_2 = select i1 %brmerge_i_i_7_2, i26 33554431, i26 %p_Val2_13_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_2"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2620  %p_Val2_13_7_2_156 = select i1 %underflow_7_2, i26 -33554432, i26 %p_Val2_13_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_2_156"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2621  %p_Val2_15_7_2 = select i1 %underflow_not_7_2, i26 %p_Val2_13_mux_7_2, i26 %p_Val2_13_7_2_156

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_2"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2636  %WEIGHT1_7_3_V_load = load i8* %WEIGHT1_7_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_3_V_load"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2684  %WEIGHT1_7_4_V_load = load i8* %WEIGHT1_7_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_4_V_load"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2732  %WEIGHT1_7_5_V_load = load i8* %WEIGHT1_7_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_5_V_load"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2780  %WEIGHT1_7_6_V_load = load i8* %WEIGHT1_7_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_6_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1053" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="8">
<![CDATA[
.reset81:147  %OFM_0_V_load = load i26* %OFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_0_V_load"/></StgValue>
</operation>

<operation id="1054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="26">
<![CDATA[
.reset81:148  %tmp_145 = sext i26 %OFM_0_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1055" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="27" op_0_bw="26">
<![CDATA[
.reset81:149  %tmp_149 = sext i26 %p_Val2_9 to i27

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1056" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:150  %p_Val2_10 = add i27 %tmp_149, %tmp_145

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:151  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1058" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:152  %p_Val2_11 = add i26 %p_Val2_9, %OFM_0_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="1059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:153  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_11, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1060" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:154  %tmp_161 = xor i1 %tmp_157, true

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1061" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:155  %underflow_3 = and i1 %tmp_153, %tmp_161

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1062" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:156  %brmerge_i_i3 = xor i1 %tmp_153, %tmp_157

]]></Node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="1063" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:157  %isneg_not = xor i1 %tmp_153, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="1064" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:158  %brmerge8 = or i1 %tmp_157, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge8"/></StgValue>
</operation>

<operation id="1065" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:159  %p_Val2_17_mux = select i1 %brmerge_i_i3, i26 33554431, i26 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux"/></StgValue>
</operation>

<operation id="1066" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:160  %p_Val2_1 = select i1 %underflow_3, i26 -33554432, i26 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1067" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:161  %p_Val2_14_0_1 = select i1 %brmerge8, i26 %p_Val2_17_mux, i26 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_1"/></StgValue>
</operation>

<operation id="1068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="27" op_0_bw="26">
<![CDATA[
.reset81:198  %tmp_103_0_1 = sext i26 %p_Val2_14_0_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_1"/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="27" op_0_bw="26">
<![CDATA[
.reset81:199  %tmp_104_0_1 = sext i26 %p_Val2_15_0_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_1"/></StgValue>
</operation>

<operation id="1070" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:200  %p_Val2_16_0_1 = add i27 %tmp_104_0_1, %tmp_103_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_1"/></StgValue>
</operation>

<operation id="1071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:201  %tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="1072" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:202  %p_Val2_17_0_1 = add i26 %p_Val2_14_0_1, %p_Val2_15_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_1"/></StgValue>
</operation>

<operation id="1073" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:203  %tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1074" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:204  %tmp_108_0_1 = xor i1 %tmp_189, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_1"/></StgValue>
</operation>

<operation id="1075" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:205  %underflow_3_0_1 = and i1 %tmp_185, %tmp_108_0_1

]]></Node>
<StgValue><ssdm name="underflow_3_0_1"/></StgValue>
</operation>

<operation id="1076" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:206  %brmerge_i_i3_0_1 = xor i1 %tmp_185, %tmp_189

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_1"/></StgValue>
</operation>

<operation id="1077" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:207  %isneg_not_0_1 = xor i1 %tmp_185, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_1"/></StgValue>
</operation>

<operation id="1078" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:208  %brmerge8_0_1 = or i1 %tmp_189, %isneg_not_0_1

]]></Node>
<StgValue><ssdm name="brmerge8_0_1"/></StgValue>
</operation>

<operation id="1079" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:209  %p_Val2_17_mux_0_1 = select i1 %brmerge_i_i3_0_1, i26 33554431, i26 %p_Val2_17_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_1"/></StgValue>
</operation>

<operation id="1080" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:210  %p_Val2_17_0_1_56 = select i1 %underflow_3_0_1, i26 -33554432, i26 %p_Val2_17_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_1_56"/></StgValue>
</operation>

<operation id="1081" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:211  %p_Val2_14_0_2 = select i1 %brmerge8_0_1, i26 %p_Val2_17_mux_0_1, i26 %p_Val2_17_0_1_56

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_2"/></StgValue>
</operation>

<operation id="1082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="27" op_0_bw="26">
<![CDATA[
.reset81:248  %tmp_103_0_2 = sext i26 %p_Val2_14_0_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_2"/></StgValue>
</operation>

<operation id="1083" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="27" op_0_bw="26">
<![CDATA[
.reset81:249  %tmp_104_0_2 = sext i26 %p_Val2_15_0_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_2"/></StgValue>
</operation>

<operation id="1084" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:250  %p_Val2_16_0_2 = add i27 %tmp_104_0_2, %tmp_103_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_2"/></StgValue>
</operation>

<operation id="1085" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:251  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1086" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:252  %p_Val2_17_0_2 = add i26 %p_Val2_14_0_2, %p_Val2_15_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_2"/></StgValue>
</operation>

<operation id="1087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:253  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1088" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:254  %tmp_108_0_2 = xor i1 %tmp_217, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_2"/></StgValue>
</operation>

<operation id="1089" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:255  %underflow_3_0_2 = and i1 %tmp_213, %tmp_108_0_2

]]></Node>
<StgValue><ssdm name="underflow_3_0_2"/></StgValue>
</operation>

<operation id="1090" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:256  %brmerge_i_i3_0_2 = xor i1 %tmp_213, %tmp_217

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_2"/></StgValue>
</operation>

<operation id="1091" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:257  %isneg_not_0_2 = xor i1 %tmp_213, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_2"/></StgValue>
</operation>

<operation id="1092" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:258  %brmerge8_0_2 = or i1 %tmp_217, %isneg_not_0_2

]]></Node>
<StgValue><ssdm name="brmerge8_0_2"/></StgValue>
</operation>

<operation id="1093" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:259  %p_Val2_17_mux_0_2 = select i1 %brmerge_i_i3_0_2, i26 33554431, i26 %p_Val2_17_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_2"/></StgValue>
</operation>

<operation id="1094" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:260  %p_Val2_17_0_2_58 = select i1 %underflow_3_0_2, i26 -33554432, i26 %p_Val2_17_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_2_58"/></StgValue>
</operation>

<operation id="1095" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:261  %p_Val2_14_0_3 = select i1 %brmerge8_0_2, i26 %p_Val2_17_mux_0_2, i26 %p_Val2_17_0_2_58

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_3"/></StgValue>
</operation>

<operation id="1096" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="7">
<![CDATA[
.reset81:262  %WEIGHT1_0_3_V_load = load i8* %WEIGHT1_0_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_3_V_load"/></StgValue>
</operation>

<operation id="1097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="34" op_0_bw="8">
<![CDATA[
.reset81:263  %OP1_V_0_3 = sext i8 %WEIGHT1_0_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_3"/></StgValue>
</operation>

<operation id="1098" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="8">
<![CDATA[
.reset81:264  %IFM_3_V_load = load i26* %IFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_3_V_load"/></StgValue>
</operation>

<operation id="1099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="34" op_0_bw="26">
<![CDATA[
.reset81:265  %OP2_V_0_3 = sext i26 %IFM_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_3"/></StgValue>
</operation>

<operation id="1100" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:266  %p_Val2_0_3 = mul nsw i34 %OP1_V_0_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_0_3"/></StgValue>
</operation>

<operation id="1101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:267  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:268  %p_Val2_12_0_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_3"/></StgValue>
</operation>

<operation id="1103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:269  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:270  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="34">
<![CDATA[
.reset81:271  %tmp_233 = trunc i34 %p_Val2_0_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:272  %tmp_66 = or i1 %tmp_233, %tmp_225

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:273  %tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:274  %tmp_68 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_67, i1 %tmp_66)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:275  %tmp_95_0_3 = icmp ne i6 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_3"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:276  %qb_assign_0_3 = and i1 %tmp_95_0_3, %tmp_221

]]></Node>
<StgValue><ssdm name="qb_assign_0_3"/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="26" op_0_bw="1">
<![CDATA[
.reset81:277  %tmp_96_0_3 = zext i1 %qb_assign_0_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_3"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:278  %p_Val2_13_0_3 = add i26 %tmp_96_0_3, %p_Val2_12_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_3"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:279  %tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:280  %tmp_98_0_3 = xor i1 %tmp_237, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_3"/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:281  %carry_4_0_3 = and i1 %tmp_229, %tmp_98_0_3

]]></Node>
<StgValue><ssdm name="carry_4_0_3"/></StgValue>
</operation>

<operation id="1116" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:282  %tmp_100_0_3 = xor i1 %tmp_221, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_3"/></StgValue>
</operation>

<operation id="1117" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:283  %deleted_ones_0_3 = select i1 %carry_4_0_3, i1 %tmp_100_0_3, i1 %tmp_221

]]></Node>
<StgValue><ssdm name="deleted_ones_0_3"/></StgValue>
</operation>

<operation id="1118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:284  %p_Result_27_0_3_no = xor i1 %tmp_229, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_3_no"/></StgValue>
</operation>

<operation id="1119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:285  %tmp_101_0_3 = or i1 %tmp_237, %p_Result_27_0_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_3"/></StgValue>
</operation>

<operation id="1120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:286  %p_not_i_0_3 = xor i1 %tmp_221, %carry_4_0_3

]]></Node>
<StgValue><ssdm name="p_not_i_0_3"/></StgValue>
</operation>

<operation id="1121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:287  %brmerge_i_0_3 = or i1 %tmp_237, %p_not_i_0_3

]]></Node>
<StgValue><ssdm name="brmerge_i_0_3"/></StgValue>
</operation>

<operation id="1122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:288  %overflow_0_3 = and i1 %brmerge_i_0_3, %tmp_100_0_3

]]></Node>
<StgValue><ssdm name="overflow_0_3"/></StgValue>
</operation>

<operation id="1123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:289  %brmerge40_demorgan_i_55 = and i1 %tmp_237, %deleted_ones_0_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_55"/></StgValue>
</operation>

<operation id="1124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:290  %tmp7 = xor i1 %brmerge40_demorgan_i_55, %tmp_101_0_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:291  %underflow_0_3 = and i1 %tmp7, %tmp_221

]]></Node>
<StgValue><ssdm name="underflow_0_3"/></StgValue>
</operation>

<operation id="1126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:292  %brmerge_i_i_0_3 = or i1 %underflow_0_3, %overflow_0_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_3"/></StgValue>
</operation>

<operation id="1127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:293  %tmp8 = or i1 %brmerge40_demorgan_i_55, %tmp_100_0_3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:294  %underflow_not_0_3 = or i1 %tmp8, %carry_4_0_3

]]></Node>
<StgValue><ssdm name="underflow_not_0_3"/></StgValue>
</operation>

<operation id="1129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:295  %p_Val2_13_mux_0_3 = select i1 %brmerge_i_i_0_3, i26 33554431, i26 %p_Val2_13_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_3"/></StgValue>
</operation>

<operation id="1130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:296  %p_Val2_13_0_3_59 = select i1 %underflow_0_3, i26 -33554432, i26 %p_Val2_13_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_3_59"/></StgValue>
</operation>

<operation id="1131" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:297  %p_Val2_15_0_3 = select i1 %underflow_not_0_3, i26 %p_Val2_13_mux_0_3, i26 %p_Val2_13_0_3_59

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_3"/></StgValue>
</operation>

<operation id="1132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="27" op_0_bw="26">
<![CDATA[
.reset81:298  %tmp_103_0_3 = sext i26 %p_Val2_14_0_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_3"/></StgValue>
</operation>

<operation id="1133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="27" op_0_bw="26">
<![CDATA[
.reset81:299  %tmp_104_0_3 = sext i26 %p_Val2_15_0_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_3"/></StgValue>
</operation>

<operation id="1134" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:300  %p_Val2_16_0_3 = add i27 %tmp_104_0_3, %tmp_103_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_3"/></StgValue>
</operation>

<operation id="1135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:301  %tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:302  %p_Val2_17_0_3 = add i26 %p_Val2_14_0_3, %p_Val2_15_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_3"/></StgValue>
</operation>

<operation id="1137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:303  %tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1138" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="7">
<![CDATA[
.reset81:312  %WEIGHT1_0_4_V_load = load i8* %WEIGHT1_0_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_4_V_load"/></StgValue>
</operation>

<operation id="1139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="34" op_0_bw="8">
<![CDATA[
.reset81:313  %OP1_V_0_4 = sext i8 %WEIGHT1_0_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_4"/></StgValue>
</operation>

<operation id="1140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="8">
<![CDATA[
.reset81:314  %IFM_4_V_load = load i26* %IFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_4_V_load"/></StgValue>
</operation>

<operation id="1141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="34" op_0_bw="26">
<![CDATA[
.reset81:315  %OP2_V_0_4 = sext i26 %IFM_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_4"/></StgValue>
</operation>

<operation id="1142" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:316  %p_Val2_0_4 = mul nsw i34 %OP1_V_0_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_0_4"/></StgValue>
</operation>

<operation id="1143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:317  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:318  %p_Val2_12_0_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_4"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:319  %tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:320  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="34">
<![CDATA[
.reset81:321  %tmp_261 = trunc i34 %p_Val2_0_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:322  %tmp_70 = or i1 %tmp_261, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:323  %tmp_71 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:324  %tmp_72 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_71, i1 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:325  %tmp_95_0_4 = icmp ne i6 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_4"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:326  %qb_assign_0_4 = and i1 %tmp_95_0_4, %tmp_249

]]></Node>
<StgValue><ssdm name="qb_assign_0_4"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="26" op_0_bw="1">
<![CDATA[
.reset81:327  %tmp_96_0_4 = zext i1 %qb_assign_0_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_4"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:328  %p_Val2_13_0_4 = add i26 %tmp_96_0_4, %p_Val2_12_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_4"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:329  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:330  %tmp_98_0_4 = xor i1 %tmp_265, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_4"/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:331  %carry_4_0_4 = and i1 %tmp_257, %tmp_98_0_4

]]></Node>
<StgValue><ssdm name="carry_4_0_4"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:332  %tmp_100_0_4 = xor i1 %tmp_249, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_4"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:333  %deleted_ones_0_4 = select i1 %carry_4_0_4, i1 %tmp_100_0_4, i1 %tmp_249

]]></Node>
<StgValue><ssdm name="deleted_ones_0_4"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:334  %p_Result_27_0_4_no = xor i1 %tmp_257, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_4_no"/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:335  %tmp_101_0_4 = or i1 %tmp_265, %p_Result_27_0_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_4"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:336  %p_not_i_0_4 = xor i1 %tmp_249, %carry_4_0_4

]]></Node>
<StgValue><ssdm name="p_not_i_0_4"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:337  %brmerge_i_0_4 = or i1 %tmp_265, %p_not_i_0_4

]]></Node>
<StgValue><ssdm name="brmerge_i_0_4"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:338  %overflow_0_4 = and i1 %brmerge_i_0_4, %tmp_100_0_4

]]></Node>
<StgValue><ssdm name="overflow_0_4"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:339  %brmerge40_demorgan_i_10 = and i1 %tmp_265, %deleted_ones_0_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_10"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:340  %tmp9 = xor i1 %brmerge40_demorgan_i_10, %tmp_101_0_4

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:341  %underflow_0_4 = and i1 %tmp9, %tmp_249

]]></Node>
<StgValue><ssdm name="underflow_0_4"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:342  %brmerge_i_i_0_4 = or i1 %underflow_0_4, %overflow_0_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_4"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:343  %tmp10 = or i1 %brmerge40_demorgan_i_10, %tmp_100_0_4

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:344  %underflow_not_0_4 = or i1 %tmp10, %carry_4_0_4

]]></Node>
<StgValue><ssdm name="underflow_not_0_4"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:345  %p_Val2_13_mux_0_4 = select i1 %brmerge_i_i_0_4, i26 33554431, i26 %p_Val2_13_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_4"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:346  %p_Val2_13_0_4_61 = select i1 %underflow_0_4, i26 -33554432, i26 %p_Val2_13_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_4_61"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:347  %p_Val2_15_0_4 = select i1 %underflow_not_0_4, i26 %p_Val2_13_mux_0_4, i26 %p_Val2_13_0_4_61

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_4"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="7">
<![CDATA[
.reset81:362  %WEIGHT1_0_5_V_load = load i8* %WEIGHT1_0_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_5_V_load"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="34" op_0_bw="8">
<![CDATA[
.reset81:363  %OP1_V_0_5 = sext i8 %WEIGHT1_0_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_5"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="8">
<![CDATA[
.reset81:364  %IFM_5_V_load = load i26* %IFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_5_V_load"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="34" op_0_bw="26">
<![CDATA[
.reset81:365  %OP2_V_0_5 = sext i26 %IFM_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_5"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:366  %p_Val2_0_5 = mul nsw i34 %OP1_V_0_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_0_5"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:367  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:368  %p_Val2_12_0_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_5"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:369  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:370  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="34">
<![CDATA[
.reset81:371  %tmp_280 = trunc i34 %p_Val2_0_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:372  %tmp_74 = or i1 %tmp_280, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:373  %tmp_75 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:374  %tmp_76 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_75, i1 %tmp_74)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:375  %tmp_95_0_5 = icmp ne i6 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_5"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:376  %qb_assign_0_5 = and i1 %tmp_95_0_5, %tmp_277

]]></Node>
<StgValue><ssdm name="qb_assign_0_5"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="26" op_0_bw="1">
<![CDATA[
.reset81:377  %tmp_96_0_5 = zext i1 %qb_assign_0_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_5"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:378  %p_Val2_13_0_5 = add i26 %tmp_96_0_5, %p_Val2_12_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_5"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:379  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:380  %tmp_98_0_5 = xor i1 %tmp_281, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_5"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:381  %carry_4_0_5 = and i1 %tmp_279, %tmp_98_0_5

]]></Node>
<StgValue><ssdm name="carry_4_0_5"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:382  %tmp_100_0_5 = xor i1 %tmp_277, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_5"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:383  %deleted_ones_0_5 = select i1 %carry_4_0_5, i1 %tmp_100_0_5, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="deleted_ones_0_5"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:384  %p_Result_27_0_5_no = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_5_no"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:385  %tmp_101_0_5 = or i1 %tmp_281, %p_Result_27_0_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_5"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:386  %p_not_i_0_5 = xor i1 %tmp_277, %carry_4_0_5

]]></Node>
<StgValue><ssdm name="p_not_i_0_5"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:387  %brmerge_i_0_5 = or i1 %tmp_281, %p_not_i_0_5

]]></Node>
<StgValue><ssdm name="brmerge_i_0_5"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:388  %overflow_0_5 = and i1 %brmerge_i_0_5, %tmp_100_0_5

]]></Node>
<StgValue><ssdm name="overflow_0_5"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:389  %brmerge40_demorgan_i_11 = and i1 %tmp_281, %deleted_ones_0_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_11"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:390  %tmp11 = xor i1 %brmerge40_demorgan_i_11, %tmp_101_0_5

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:391  %underflow_0_5 = and i1 %tmp11, %tmp_277

]]></Node>
<StgValue><ssdm name="underflow_0_5"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:392  %brmerge_i_i_0_5 = or i1 %underflow_0_5, %overflow_0_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_5"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:393  %tmp12 = or i1 %brmerge40_demorgan_i_11, %tmp_100_0_5

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:394  %underflow_not_0_5 = or i1 %tmp12, %carry_4_0_5

]]></Node>
<StgValue><ssdm name="underflow_not_0_5"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:395  %p_Val2_13_mux_0_5 = select i1 %brmerge_i_i_0_5, i26 33554431, i26 %p_Val2_13_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_5"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:396  %p_Val2_13_0_5_63 = select i1 %underflow_0_5, i26 -33554432, i26 %p_Val2_13_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_5_63"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:397  %p_Val2_15_0_5 = select i1 %underflow_not_0_5, i26 %p_Val2_13_mux_0_5, i26 %p_Val2_13_0_5_63

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_5"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="7">
<![CDATA[
.reset81:412  %WEIGHT1_0_6_V_load = load i8* %WEIGHT1_0_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_0_6_V_load"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="34" op_0_bw="8">
<![CDATA[
.reset81:413  %OP1_V_0_6 = sext i8 %WEIGHT1_0_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_0_6"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="26" op_0_bw="8">
<![CDATA[
.reset81:414  %IFM_6_V_load = load i26* %IFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IFM_6_V_load"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="34" op_0_bw="26">
<![CDATA[
.reset81:415  %OP2_V_0_6 = sext i26 %IFM_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP2_V_0_6"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:416  %p_Val2_0_6 = mul nsw i34 %OP1_V_0_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_0_6"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:417  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:418  %p_Val2_12_0_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_0_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_0_6"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:419  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:420  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_0_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="34">
<![CDATA[
.reset81:421  %tmp_287 = trunc i34 %p_Val2_0_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:422  %tmp_78 = or i1 %tmp_287, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:423  %tmp_79 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_0_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:424  %tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_79, i1 %tmp_78)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:425  %tmp_95_0_6 = icmp ne i6 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="tmp_95_0_6"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:426  %qb_assign_0_6 = and i1 %tmp_95_0_6, %tmp_284

]]></Node>
<StgValue><ssdm name="qb_assign_0_6"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="1">
<![CDATA[
.reset81:427  %tmp_96_0_6 = zext i1 %qb_assign_0_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_0_6"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:428  %p_Val2_13_0_6 = add i26 %tmp_96_0_6, %p_Val2_12_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_6"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:429  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_0_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:430  %tmp_98_0_6 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="tmp_98_0_6"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:431  %carry_4_0_6 = and i1 %tmp_286, %tmp_98_0_6

]]></Node>
<StgValue><ssdm name="carry_4_0_6"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:432  %tmp_100_0_6 = xor i1 %tmp_284, true

]]></Node>
<StgValue><ssdm name="tmp_100_0_6"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:433  %deleted_ones_0_6 = select i1 %carry_4_0_6, i1 %tmp_100_0_6, i1 %tmp_284

]]></Node>
<StgValue><ssdm name="deleted_ones_0_6"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:434  %p_Result_27_0_6_no = xor i1 %tmp_286, true

]]></Node>
<StgValue><ssdm name="p_Result_27_0_6_no"/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:435  %tmp_101_0_6 = or i1 %tmp_288, %p_Result_27_0_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_0_6"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:436  %p_not_i_0_6 = xor i1 %tmp_284, %carry_4_0_6

]]></Node>
<StgValue><ssdm name="p_not_i_0_6"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:437  %brmerge_i_0_6 = or i1 %tmp_288, %p_not_i_0_6

]]></Node>
<StgValue><ssdm name="brmerge_i_0_6"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:438  %overflow_0_6 = and i1 %brmerge_i_0_6, %tmp_100_0_6

]]></Node>
<StgValue><ssdm name="overflow_0_6"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:439  %brmerge40_demorgan_i_12 = and i1 %tmp_288, %deleted_ones_0_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_12"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:440  %tmp13 = xor i1 %brmerge40_demorgan_i_12, %tmp_101_0_6

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:441  %underflow_0_6 = and i1 %tmp13, %tmp_284

]]></Node>
<StgValue><ssdm name="underflow_0_6"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:442  %brmerge_i_i_0_6 = or i1 %underflow_0_6, %overflow_0_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_0_6"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:443  %tmp14 = or i1 %brmerge40_demorgan_i_12, %tmp_100_0_6

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:444  %underflow_not_0_6 = or i1 %tmp14, %carry_4_0_6

]]></Node>
<StgValue><ssdm name="underflow_not_0_6"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:445  %p_Val2_13_mux_0_6 = select i1 %brmerge_i_i_0_6, i26 33554431, i26 %p_Val2_13_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_0_6"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:446  %p_Val2_13_0_6_65 = select i1 %underflow_0_6, i26 -33554432, i26 %p_Val2_13_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_0_6_65"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:447  %p_Val2_15_0_6 = select i1 %underflow_not_0_6, i26 %p_Val2_13_mux_0_6, i26 %p_Val2_13_0_6_65

]]></Node>
<StgValue><ssdm name="p_Val2_15_0_6"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="8">
<![CDATA[
.reset81:497  %OFM_1_V_load = load i26* %OFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_1_V_load"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="27" op_0_bw="26">
<![CDATA[
.reset81:498  %tmp_103_1 = sext i26 %OFM_1_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="27" op_0_bw="26">
<![CDATA[
.reset81:499  %tmp_104_1 = sext i26 %p_Val2_15_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:500  %p_Val2_16_1 = add i27 %tmp_104_1, %tmp_103_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_1"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:501  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:502  %p_Val2_17_1 = add i26 %p_Val2_15_1, %OFM_1_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_1"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:503  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:504  %tmp_108_1 = xor i1 %tmp_297, true

]]></Node>
<StgValue><ssdm name="tmp_108_1"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:505  %underflow_3_1 = and i1 %tmp_296, %tmp_108_1

]]></Node>
<StgValue><ssdm name="underflow_3_1"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:506  %brmerge_i_i3_1 = xor i1 %tmp_296, %tmp_297

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:507  %isneg_not_1 = xor i1 %tmp_296, true

]]></Node>
<StgValue><ssdm name="isneg_not_1"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:508  %brmerge8_1 = or i1 %tmp_297, %isneg_not_1

]]></Node>
<StgValue><ssdm name="brmerge8_1"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:509  %p_Val2_17_mux_1 = select i1 %brmerge_i_i3_1, i26 33554431, i26 %p_Val2_17_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:510  %p_Val2_17_1_69 = select i1 %underflow_3_1, i26 -33554432, i26 %p_Val2_17_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_69"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:511  %p_Val2_14_1_1 = select i1 %brmerge8_1, i26 %p_Val2_17_mux_1, i26 %p_Val2_17_1_69

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_1"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="27" op_0_bw="26">
<![CDATA[
.reset81:546  %tmp_103_1_1 = sext i26 %p_Val2_14_1_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_1"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="27" op_0_bw="26">
<![CDATA[
.reset81:547  %tmp_104_1_1 = sext i26 %p_Val2_15_1_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_1"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:548  %p_Val2_16_1_1 = add i27 %tmp_104_1_1, %tmp_103_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_1"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:549  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:550  %p_Val2_17_1_1 = add i26 %p_Val2_14_1_1, %p_Val2_15_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_1"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:551  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:552  %tmp_108_1_1 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_1"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:553  %underflow_3_1_1 = and i1 %tmp_303, %tmp_108_1_1

]]></Node>
<StgValue><ssdm name="underflow_3_1_1"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:554  %brmerge_i_i3_1_1 = xor i1 %tmp_303, %tmp_304

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_1"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:555  %isneg_not_1_1 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_1"/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:556  %brmerge8_1_1 = or i1 %tmp_304, %isneg_not_1_1

]]></Node>
<StgValue><ssdm name="brmerge8_1_1"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:557  %p_Val2_17_mux_1_1 = select i1 %brmerge_i_i3_1_1, i26 33554431, i26 %p_Val2_17_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_1"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:558  %p_Val2_17_1_1_71 = select i1 %underflow_3_1_1, i26 -33554432, i26 %p_Val2_17_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_1_71"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:559  %p_Val2_14_1_2 = select i1 %brmerge8_1_1, i26 %p_Val2_17_mux_1_1, i26 %p_Val2_17_1_1_71

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_2"/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="27" op_0_bw="26">
<![CDATA[
.reset81:594  %tmp_103_1_2 = sext i26 %p_Val2_14_1_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_2"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="27" op_0_bw="26">
<![CDATA[
.reset81:595  %tmp_104_1_2 = sext i26 %p_Val2_15_1_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_2"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:596  %p_Val2_16_1_2 = add i27 %tmp_104_1_2, %tmp_103_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_2"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:597  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:598  %p_Val2_17_1_2 = add i26 %p_Val2_14_1_2, %p_Val2_15_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_2"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:599  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:600  %tmp_108_1_2 = xor i1 %tmp_311, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_2"/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:601  %underflow_3_1_2 = and i1 %tmp_310, %tmp_108_1_2

]]></Node>
<StgValue><ssdm name="underflow_3_1_2"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:602  %brmerge_i_i3_1_2 = xor i1 %tmp_310, %tmp_311

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_2"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:603  %isneg_not_1_2 = xor i1 %tmp_310, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_2"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:604  %brmerge8_1_2 = or i1 %tmp_311, %isneg_not_1_2

]]></Node>
<StgValue><ssdm name="brmerge8_1_2"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:605  %p_Val2_17_mux_1_2 = select i1 %brmerge_i_i3_1_2, i26 33554431, i26 %p_Val2_17_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_2"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:606  %p_Val2_17_1_2_73 = select i1 %underflow_3_1_2, i26 -33554432, i26 %p_Val2_17_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_2_73"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:607  %p_Val2_14_1_3 = select i1 %brmerge8_1_2, i26 %p_Val2_17_mux_1_2, i26 %p_Val2_17_1_2_73

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_3"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="7">
<![CDATA[
.reset81:608  %WEIGHT1_1_3_V_load = load i8* %WEIGHT1_1_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_3_V_load"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="34" op_0_bw="8">
<![CDATA[
.reset81:609  %OP1_V_1_3 = sext i8 %WEIGHT1_1_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_3"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:610  %p_Val2_1_3 = mul nsw i34 %OP1_V_1_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_1_3"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:611  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:612  %p_Val2_12_1_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_3"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:613  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:614  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="34">
<![CDATA[
.reset81:615  %tmp_315 = trunc i34 %p_Val2_1_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:616  %tmp_94 = or i1 %tmp_315, %tmp_313

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:617  %tmp_95 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:618  %tmp_96 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_95, i1 %tmp_94)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:619  %tmp_95_1_3 = icmp ne i6 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_3"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:620  %qb_assign_1_3 = and i1 %tmp_95_1_3, %tmp_312

]]></Node>
<StgValue><ssdm name="qb_assign_1_3"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="26" op_0_bw="1">
<![CDATA[
.reset81:621  %tmp_96_1_3 = zext i1 %qb_assign_1_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_3"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:622  %p_Val2_13_1_3 = add i26 %tmp_96_1_3, %p_Val2_12_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_3"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:623  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:624  %tmp_98_1_3 = xor i1 %tmp_316, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_3"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:625  %carry_4_1_3 = and i1 %tmp_314, %tmp_98_1_3

]]></Node>
<StgValue><ssdm name="carry_4_1_3"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:626  %tmp_100_1_3 = xor i1 %tmp_312, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_3"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:627  %deleted_ones_1_3 = select i1 %carry_4_1_3, i1 %tmp_100_1_3, i1 %tmp_312

]]></Node>
<StgValue><ssdm name="deleted_ones_1_3"/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:628  %p_Result_27_1_3_no = xor i1 %tmp_314, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_3_no"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:629  %tmp_101_1_3 = or i1 %tmp_316, %p_Result_27_1_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_3"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:630  %p_not_i_1_3 = xor i1 %tmp_312, %carry_4_1_3

]]></Node>
<StgValue><ssdm name="p_not_i_1_3"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:631  %brmerge_i_1_3 = or i1 %tmp_316, %p_not_i_1_3

]]></Node>
<StgValue><ssdm name="brmerge_i_1_3"/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:632  %overflow_1_3 = and i1 %brmerge_i_1_3, %tmp_100_1_3

]]></Node>
<StgValue><ssdm name="overflow_1_3"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:633  %brmerge40_demorgan_i_15 = and i1 %tmp_316, %deleted_ones_1_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_15"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:634  %tmp21 = xor i1 %brmerge40_demorgan_i_15, %tmp_101_1_3

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:635  %underflow_1_3 = and i1 %tmp21, %tmp_312

]]></Node>
<StgValue><ssdm name="underflow_1_3"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:636  %brmerge_i_i_1_3 = or i1 %underflow_1_3, %overflow_1_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_3"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:637  %tmp22 = or i1 %brmerge40_demorgan_i_15, %tmp_100_1_3

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:638  %underflow_not_1_3 = or i1 %tmp22, %carry_4_1_3

]]></Node>
<StgValue><ssdm name="underflow_not_1_3"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:639  %p_Val2_13_mux_1_3 = select i1 %brmerge_i_i_1_3, i26 33554431, i26 %p_Val2_13_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_3"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:640  %p_Val2_13_1_3_74 = select i1 %underflow_1_3, i26 -33554432, i26 %p_Val2_13_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_3_74"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:641  %p_Val2_15_1_3 = select i1 %underflow_not_1_3, i26 %p_Val2_13_mux_1_3, i26 %p_Val2_13_1_3_74

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_3"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="27" op_0_bw="26">
<![CDATA[
.reset81:642  %tmp_103_1_3 = sext i26 %p_Val2_14_1_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_3"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="27" op_0_bw="26">
<![CDATA[
.reset81:643  %tmp_104_1_3 = sext i26 %p_Val2_15_1_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_3"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:644  %p_Val2_16_1_3 = add i27 %tmp_104_1_3, %tmp_103_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_3"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:645  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:646  %p_Val2_17_1_3 = add i26 %p_Val2_14_1_3, %p_Val2_15_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_3"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:647  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="7">
<![CDATA[
.reset81:656  %WEIGHT1_1_4_V_load = load i8* %WEIGHT1_1_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_4_V_load"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="34" op_0_bw="8">
<![CDATA[
.reset81:657  %OP1_V_1_4 = sext i8 %WEIGHT1_1_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_4"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:658  %p_Val2_1_4 = mul nsw i34 %OP1_V_1_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_1_4"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:659  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:660  %p_Val2_12_1_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_4"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:661  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:662  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="34">
<![CDATA[
.reset81:663  %tmp_322 = trunc i34 %p_Val2_1_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:664  %tmp_98 = or i1 %tmp_322, %tmp_320

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:665  %tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:666  %tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_99, i1 %tmp_98)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:667  %tmp_95_1_4 = icmp ne i6 %tmp_100, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_4"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:668  %qb_assign_1_4 = and i1 %tmp_95_1_4, %tmp_319

]]></Node>
<StgValue><ssdm name="qb_assign_1_4"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="26" op_0_bw="1">
<![CDATA[
.reset81:669  %tmp_96_1_4 = zext i1 %qb_assign_1_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_4"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:670  %p_Val2_13_1_4 = add i26 %tmp_96_1_4, %p_Val2_12_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_4"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:671  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:672  %tmp_98_1_4 = xor i1 %tmp_323, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_4"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:673  %carry_4_1_4 = and i1 %tmp_321, %tmp_98_1_4

]]></Node>
<StgValue><ssdm name="carry_4_1_4"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:674  %tmp_100_1_4 = xor i1 %tmp_319, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_4"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:675  %deleted_ones_1_4 = select i1 %carry_4_1_4, i1 %tmp_100_1_4, i1 %tmp_319

]]></Node>
<StgValue><ssdm name="deleted_ones_1_4"/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:676  %p_Result_27_1_4_no = xor i1 %tmp_321, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_4_no"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:677  %tmp_101_1_4 = or i1 %tmp_323, %p_Result_27_1_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_4"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:678  %p_not_i_1_4 = xor i1 %tmp_319, %carry_4_1_4

]]></Node>
<StgValue><ssdm name="p_not_i_1_4"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:679  %brmerge_i_1_4 = or i1 %tmp_323, %p_not_i_1_4

]]></Node>
<StgValue><ssdm name="brmerge_i_1_4"/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:680  %overflow_1_4 = and i1 %brmerge_i_1_4, %tmp_100_1_4

]]></Node>
<StgValue><ssdm name="overflow_1_4"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:681  %brmerge40_demorgan_i_16 = and i1 %tmp_323, %deleted_ones_1_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_16"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:682  %tmp23 = xor i1 %brmerge40_demorgan_i_16, %tmp_101_1_4

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:683  %underflow_1_4 = and i1 %tmp23, %tmp_319

]]></Node>
<StgValue><ssdm name="underflow_1_4"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:684  %brmerge_i_i_1_4 = or i1 %underflow_1_4, %overflow_1_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_4"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:685  %tmp24 = or i1 %brmerge40_demorgan_i_16, %tmp_100_1_4

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:686  %underflow_not_1_4 = or i1 %tmp24, %carry_4_1_4

]]></Node>
<StgValue><ssdm name="underflow_not_1_4"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:687  %p_Val2_13_mux_1_4 = select i1 %brmerge_i_i_1_4, i26 33554431, i26 %p_Val2_13_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_4"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:688  %p_Val2_13_1_4_76 = select i1 %underflow_1_4, i26 -33554432, i26 %p_Val2_13_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_4_76"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:689  %p_Val2_15_1_4 = select i1 %underflow_not_1_4, i26 %p_Val2_13_mux_1_4, i26 %p_Val2_13_1_4_76

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_4"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="7">
<![CDATA[
.reset81:704  %WEIGHT1_1_5_V_load = load i8* %WEIGHT1_1_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_5_V_load"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="34" op_0_bw="8">
<![CDATA[
.reset81:705  %OP1_V_1_5 = sext i8 %WEIGHT1_1_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_5"/></StgValue>
</operation>

<operation id="1365" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:706  %p_Val2_1_5 = mul nsw i34 %OP1_V_1_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_1_5"/></StgValue>
</operation>

<operation id="1366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:707  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:708  %p_Val2_12_1_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_5"/></StgValue>
</operation>

<operation id="1368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:709  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:710  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="34">
<![CDATA[
.reset81:711  %tmp_329 = trunc i34 %p_Val2_1_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1371" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:712  %tmp_102 = or i1 %tmp_329, %tmp_327

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:713  %tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:714  %tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_103, i1 %tmp_102)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1374" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:715  %tmp_95_1_5 = icmp ne i6 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_5"/></StgValue>
</operation>

<operation id="1375" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:716  %qb_assign_1_5 = and i1 %tmp_95_1_5, %tmp_326

]]></Node>
<StgValue><ssdm name="qb_assign_1_5"/></StgValue>
</operation>

<operation id="1376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="26" op_0_bw="1">
<![CDATA[
.reset81:717  %tmp_96_1_5 = zext i1 %qb_assign_1_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_5"/></StgValue>
</operation>

<operation id="1377" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:718  %p_Val2_13_1_5 = add i26 %tmp_96_1_5, %p_Val2_12_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_5"/></StgValue>
</operation>

<operation id="1378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:719  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1379" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:720  %tmp_98_1_5 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_5"/></StgValue>
</operation>

<operation id="1380" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:721  %carry_4_1_5 = and i1 %tmp_328, %tmp_98_1_5

]]></Node>
<StgValue><ssdm name="carry_4_1_5"/></StgValue>
</operation>

<operation id="1381" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:722  %tmp_100_1_5 = xor i1 %tmp_326, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_5"/></StgValue>
</operation>

<operation id="1382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:723  %deleted_ones_1_5 = select i1 %carry_4_1_5, i1 %tmp_100_1_5, i1 %tmp_326

]]></Node>
<StgValue><ssdm name="deleted_ones_1_5"/></StgValue>
</operation>

<operation id="1383" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:724  %p_Result_27_1_5_no = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_5_no"/></StgValue>
</operation>

<operation id="1384" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:725  %tmp_101_1_5 = or i1 %tmp_330, %p_Result_27_1_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_5"/></StgValue>
</operation>

<operation id="1385" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:726  %p_not_i_1_5 = xor i1 %tmp_326, %carry_4_1_5

]]></Node>
<StgValue><ssdm name="p_not_i_1_5"/></StgValue>
</operation>

<operation id="1386" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:727  %brmerge_i_1_5 = or i1 %tmp_330, %p_not_i_1_5

]]></Node>
<StgValue><ssdm name="brmerge_i_1_5"/></StgValue>
</operation>

<operation id="1387" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:728  %overflow_1_5 = and i1 %brmerge_i_1_5, %tmp_100_1_5

]]></Node>
<StgValue><ssdm name="overflow_1_5"/></StgValue>
</operation>

<operation id="1388" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:729  %brmerge40_demorgan_i_17 = and i1 %tmp_330, %deleted_ones_1_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_17"/></StgValue>
</operation>

<operation id="1389" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:730  %tmp25 = xor i1 %brmerge40_demorgan_i_17, %tmp_101_1_5

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1390" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:731  %underflow_1_5 = and i1 %tmp25, %tmp_326

]]></Node>
<StgValue><ssdm name="underflow_1_5"/></StgValue>
</operation>

<operation id="1391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:732  %brmerge_i_i_1_5 = or i1 %underflow_1_5, %overflow_1_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_5"/></StgValue>
</operation>

<operation id="1392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:733  %tmp26 = or i1 %brmerge40_demorgan_i_17, %tmp_100_1_5

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1393" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:734  %underflow_not_1_5 = or i1 %tmp26, %carry_4_1_5

]]></Node>
<StgValue><ssdm name="underflow_not_1_5"/></StgValue>
</operation>

<operation id="1394" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:735  %p_Val2_13_mux_1_5 = select i1 %brmerge_i_i_1_5, i26 33554431, i26 %p_Val2_13_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_5"/></StgValue>
</operation>

<operation id="1395" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:736  %p_Val2_13_1_5_78 = select i1 %underflow_1_5, i26 -33554432, i26 %p_Val2_13_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_5_78"/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:737  %p_Val2_15_1_5 = select i1 %underflow_not_1_5, i26 %p_Val2_13_mux_1_5, i26 %p_Val2_13_1_5_78

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_5"/></StgValue>
</operation>

<operation id="1397" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="7">
<![CDATA[
.reset81:752  %WEIGHT1_1_6_V_load = load i8* %WEIGHT1_1_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_1_6_V_load"/></StgValue>
</operation>

<operation id="1398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="34" op_0_bw="8">
<![CDATA[
.reset81:753  %OP1_V_1_6 = sext i8 %WEIGHT1_1_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_1_6"/></StgValue>
</operation>

<operation id="1399" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:754  %p_Val2_1_6 = mul nsw i34 %OP1_V_1_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_1_6"/></StgValue>
</operation>

<operation id="1400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:755  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:756  %p_Val2_12_1_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_1_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_6"/></StgValue>
</operation>

<operation id="1402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:757  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:758  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_1_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="34">
<![CDATA[
.reset81:759  %tmp_336 = trunc i34 %p_Val2_1_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1405" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:760  %tmp_106 = or i1 %tmp_336, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:761  %tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_1_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:762  %tmp_108 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_107, i1 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1408" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:763  %tmp_95_1_6 = icmp ne i6 %tmp_108, 0

]]></Node>
<StgValue><ssdm name="tmp_95_1_6"/></StgValue>
</operation>

<operation id="1409" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:764  %qb_assign_1_6 = and i1 %tmp_95_1_6, %tmp_333

]]></Node>
<StgValue><ssdm name="qb_assign_1_6"/></StgValue>
</operation>

<operation id="1410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="26" op_0_bw="1">
<![CDATA[
.reset81:765  %tmp_96_1_6 = zext i1 %qb_assign_1_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_1_6"/></StgValue>
</operation>

<operation id="1411" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:766  %p_Val2_13_1_6 = add i26 %tmp_96_1_6, %p_Val2_12_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_6"/></StgValue>
</operation>

<operation id="1412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:767  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_1_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1413" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:768  %tmp_98_1_6 = xor i1 %tmp_337, true

]]></Node>
<StgValue><ssdm name="tmp_98_1_6"/></StgValue>
</operation>

<operation id="1414" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:769  %carry_4_1_6 = and i1 %tmp_335, %tmp_98_1_6

]]></Node>
<StgValue><ssdm name="carry_4_1_6"/></StgValue>
</operation>

<operation id="1415" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:770  %tmp_100_1_6 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="tmp_100_1_6"/></StgValue>
</operation>

<operation id="1416" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:771  %deleted_ones_1_6 = select i1 %carry_4_1_6, i1 %tmp_100_1_6, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="deleted_ones_1_6"/></StgValue>
</operation>

<operation id="1417" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:772  %p_Result_27_1_6_no = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="p_Result_27_1_6_no"/></StgValue>
</operation>

<operation id="1418" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:773  %tmp_101_1_6 = or i1 %tmp_337, %p_Result_27_1_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_1_6"/></StgValue>
</operation>

<operation id="1419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:774  %p_not_i_1_6 = xor i1 %tmp_333, %carry_4_1_6

]]></Node>
<StgValue><ssdm name="p_not_i_1_6"/></StgValue>
</operation>

<operation id="1420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:775  %brmerge_i_1_6 = or i1 %tmp_337, %p_not_i_1_6

]]></Node>
<StgValue><ssdm name="brmerge_i_1_6"/></StgValue>
</operation>

<operation id="1421" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:776  %overflow_1_6 = and i1 %brmerge_i_1_6, %tmp_100_1_6

]]></Node>
<StgValue><ssdm name="overflow_1_6"/></StgValue>
</operation>

<operation id="1422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:777  %brmerge40_demorgan_i_18 = and i1 %tmp_337, %deleted_ones_1_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_18"/></StgValue>
</operation>

<operation id="1423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:778  %tmp27 = xor i1 %brmerge40_demorgan_i_18, %tmp_101_1_6

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:779  %underflow_1_6 = and i1 %tmp27, %tmp_333

]]></Node>
<StgValue><ssdm name="underflow_1_6"/></StgValue>
</operation>

<operation id="1425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:780  %brmerge_i_i_1_6 = or i1 %underflow_1_6, %overflow_1_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1_6"/></StgValue>
</operation>

<operation id="1426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:781  %tmp28 = or i1 %brmerge40_demorgan_i_18, %tmp_100_1_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:782  %underflow_not_1_6 = or i1 %tmp28, %carry_4_1_6

]]></Node>
<StgValue><ssdm name="underflow_not_1_6"/></StgValue>
</operation>

<operation id="1428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:783  %p_Val2_13_mux_1_6 = select i1 %brmerge_i_i_1_6, i26 33554431, i26 %p_Val2_13_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_1_6"/></StgValue>
</operation>

<operation id="1429" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:784  %p_Val2_13_1_6_80 = select i1 %underflow_1_6, i26 -33554432, i26 %p_Val2_13_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_1_6_80"/></StgValue>
</operation>

<operation id="1430" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:785  %p_Val2_15_1_6 = select i1 %underflow_not_1_6, i26 %p_Val2_13_mux_1_6, i26 %p_Val2_13_1_6_80

]]></Node>
<StgValue><ssdm name="p_Val2_15_1_6"/></StgValue>
</operation>

<operation id="1431" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="8">
<![CDATA[
.reset81:835  %OFM_2_V_load = load i26* %OFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_2_V_load"/></StgValue>
</operation>

<operation id="1432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="27" op_0_bw="26">
<![CDATA[
.reset81:836  %tmp_103_2 = sext i26 %OFM_2_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2"/></StgValue>
</operation>

<operation id="1433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="27" op_0_bw="26">
<![CDATA[
.reset81:837  %tmp_104_2 = sext i26 %p_Val2_15_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2"/></StgValue>
</operation>

<operation id="1434" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:838  %p_Val2_16_2 = add i27 %tmp_104_2, %tmp_103_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_2"/></StgValue>
</operation>

<operation id="1435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:839  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1436" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:840  %p_Val2_17_2 = add i26 %p_Val2_15_2, %OFM_2_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_2"/></StgValue>
</operation>

<operation id="1437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:841  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:842  %tmp_108_2 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="tmp_108_2"/></StgValue>
</operation>

<operation id="1439" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:843  %underflow_3_2 = and i1 %tmp_345, %tmp_108_2

]]></Node>
<StgValue><ssdm name="underflow_3_2"/></StgValue>
</operation>

<operation id="1440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:844  %brmerge_i_i3_2 = xor i1 %tmp_345, %tmp_346

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2"/></StgValue>
</operation>

<operation id="1441" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:845  %isneg_not_2 = xor i1 %tmp_345, true

]]></Node>
<StgValue><ssdm name="isneg_not_2"/></StgValue>
</operation>

<operation id="1442" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:846  %brmerge8_2 = or i1 %tmp_346, %isneg_not_2

]]></Node>
<StgValue><ssdm name="brmerge8_2"/></StgValue>
</operation>

<operation id="1443" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:847  %p_Val2_17_mux_2 = select i1 %brmerge_i_i3_2, i26 33554431, i26 %p_Val2_17_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2"/></StgValue>
</operation>

<operation id="1444" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:848  %p_Val2_17_2_83 = select i1 %underflow_3_2, i26 -33554432, i26 %p_Val2_17_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_83"/></StgValue>
</operation>

<operation id="1445" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:849  %p_Val2_14_2_1 = select i1 %brmerge8_2, i26 %p_Val2_17_mux_2, i26 %p_Val2_17_2_83

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_1"/></StgValue>
</operation>

<operation id="1446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="27" op_0_bw="26">
<![CDATA[
.reset81:884  %tmp_103_2_1 = sext i26 %p_Val2_14_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_1"/></StgValue>
</operation>

<operation id="1447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="27" op_0_bw="26">
<![CDATA[
.reset81:885  %tmp_104_2_1 = sext i26 %p_Val2_15_2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_1"/></StgValue>
</operation>

<operation id="1448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:886  %p_Val2_16_2_1 = add i27 %tmp_104_2_1, %tmp_103_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_1"/></StgValue>
</operation>

<operation id="1449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:887  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1450" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:888  %p_Val2_17_2_1 = add i26 %p_Val2_14_2_1, %p_Val2_15_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_1"/></StgValue>
</operation>

<operation id="1451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:889  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1452" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:890  %tmp_108_2_1 = xor i1 %tmp_353, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_1"/></StgValue>
</operation>

<operation id="1453" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:891  %underflow_3_2_1 = and i1 %tmp_352, %tmp_108_2_1

]]></Node>
<StgValue><ssdm name="underflow_3_2_1"/></StgValue>
</operation>

<operation id="1454" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:892  %brmerge_i_i3_2_1 = xor i1 %tmp_352, %tmp_353

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_1"/></StgValue>
</operation>

<operation id="1455" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:893  %isneg_not_2_1 = xor i1 %tmp_352, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_1"/></StgValue>
</operation>

<operation id="1456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:894  %brmerge8_2_1 = or i1 %tmp_353, %isneg_not_2_1

]]></Node>
<StgValue><ssdm name="brmerge8_2_1"/></StgValue>
</operation>

<operation id="1457" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:895  %p_Val2_17_mux_2_1 = select i1 %brmerge_i_i3_2_1, i26 33554431, i26 %p_Val2_17_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_1"/></StgValue>
</operation>

<operation id="1458" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:896  %p_Val2_17_2_1_85 = select i1 %underflow_3_2_1, i26 -33554432, i26 %p_Val2_17_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_1_85"/></StgValue>
</operation>

<operation id="1459" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:897  %p_Val2_14_2_2 = select i1 %brmerge8_2_1, i26 %p_Val2_17_mux_2_1, i26 %p_Val2_17_2_1_85

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_2"/></StgValue>
</operation>

<operation id="1460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="27" op_0_bw="26">
<![CDATA[
.reset81:932  %tmp_103_2_2 = sext i26 %p_Val2_14_2_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_2"/></StgValue>
</operation>

<operation id="1461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="27" op_0_bw="26">
<![CDATA[
.reset81:933  %tmp_104_2_2 = sext i26 %p_Val2_15_2_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_2"/></StgValue>
</operation>

<operation id="1462" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:934  %p_Val2_16_2_2 = add i27 %tmp_104_2_2, %tmp_103_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_2"/></StgValue>
</operation>

<operation id="1463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:935  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1464" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:936  %p_Val2_17_2_2 = add i26 %p_Val2_14_2_2, %p_Val2_15_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_2"/></StgValue>
</operation>

<operation id="1465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:937  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1466" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:938  %tmp_108_2_2 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_2"/></StgValue>
</operation>

<operation id="1467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:939  %underflow_3_2_2 = and i1 %tmp_359, %tmp_108_2_2

]]></Node>
<StgValue><ssdm name="underflow_3_2_2"/></StgValue>
</operation>

<operation id="1468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:940  %brmerge_i_i3_2_2 = xor i1 %tmp_359, %tmp_360

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_2"/></StgValue>
</operation>

<operation id="1469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:941  %isneg_not_2_2 = xor i1 %tmp_359, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_2"/></StgValue>
</operation>

<operation id="1470" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:942  %brmerge8_2_2 = or i1 %tmp_360, %isneg_not_2_2

]]></Node>
<StgValue><ssdm name="brmerge8_2_2"/></StgValue>
</operation>

<operation id="1471" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:943  %p_Val2_17_mux_2_2 = select i1 %brmerge_i_i3_2_2, i26 33554431, i26 %p_Val2_17_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_2"/></StgValue>
</operation>

<operation id="1472" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:944  %p_Val2_17_2_2_87 = select i1 %underflow_3_2_2, i26 -33554432, i26 %p_Val2_17_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_2_87"/></StgValue>
</operation>

<operation id="1473" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:945  %p_Val2_14_2_3 = select i1 %brmerge8_2_2, i26 %p_Val2_17_mux_2_2, i26 %p_Val2_17_2_2_87

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_3"/></StgValue>
</operation>

<operation id="1474" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="7">
<![CDATA[
.reset81:946  %WEIGHT1_2_3_V_load = load i8* %WEIGHT1_2_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_3_V_load"/></StgValue>
</operation>

<operation id="1475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="34" op_0_bw="8">
<![CDATA[
.reset81:947  %OP1_V_2_3 = sext i8 %WEIGHT1_2_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_3"/></StgValue>
</operation>

<operation id="1476" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:948  %p_Val2_2_3 = mul nsw i34 %OP1_V_2_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_2_3"/></StgValue>
</operation>

<operation id="1477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:949  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:950  %p_Val2_12_2_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_3"/></StgValue>
</operation>

<operation id="1479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:951  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:952  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="34">
<![CDATA[
.reset81:953  %tmp_364 = trunc i34 %p_Val2_2_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1482" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:954  %tmp_122 = or i1 %tmp_364, %tmp_362

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:955  %tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:956  %tmp_124 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_123, i1 %tmp_122)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1485" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:957  %tmp_95_2_3 = icmp ne i6 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_3"/></StgValue>
</operation>

<operation id="1486" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:958  %qb_assign_2_3 = and i1 %tmp_95_2_3, %tmp_361

]]></Node>
<StgValue><ssdm name="qb_assign_2_3"/></StgValue>
</operation>

<operation id="1487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="26" op_0_bw="1">
<![CDATA[
.reset81:959  %tmp_96_2_3 = zext i1 %qb_assign_2_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_3"/></StgValue>
</operation>

<operation id="1488" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:960  %p_Val2_13_2_3 = add i26 %tmp_96_2_3, %p_Val2_12_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_3"/></StgValue>
</operation>

<operation id="1489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:961  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1490" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:962  %tmp_98_2_3 = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_3"/></StgValue>
</operation>

<operation id="1491" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:963  %carry_4_2_3 = and i1 %tmp_363, %tmp_98_2_3

]]></Node>
<StgValue><ssdm name="carry_4_2_3"/></StgValue>
</operation>

<operation id="1492" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:964  %tmp_100_2_3 = xor i1 %tmp_361, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_3"/></StgValue>
</operation>

<operation id="1493" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:965  %deleted_ones_2_3 = select i1 %carry_4_2_3, i1 %tmp_100_2_3, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="deleted_ones_2_3"/></StgValue>
</operation>

<operation id="1494" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:966  %p_Result_27_2_3_no = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_3_no"/></StgValue>
</operation>

<operation id="1495" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:967  %tmp_101_2_3 = or i1 %tmp_365, %p_Result_27_2_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_3"/></StgValue>
</operation>

<operation id="1496" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:968  %p_not_i_2_3 = xor i1 %tmp_361, %carry_4_2_3

]]></Node>
<StgValue><ssdm name="p_not_i_2_3"/></StgValue>
</operation>

<operation id="1497" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:969  %brmerge_i_2_3 = or i1 %tmp_365, %p_not_i_2_3

]]></Node>
<StgValue><ssdm name="brmerge_i_2_3"/></StgValue>
</operation>

<operation id="1498" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:970  %overflow_2_3 = and i1 %brmerge_i_2_3, %tmp_100_2_3

]]></Node>
<StgValue><ssdm name="overflow_2_3"/></StgValue>
</operation>

<operation id="1499" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:971  %brmerge40_demorgan_i_21 = and i1 %tmp_365, %deleted_ones_2_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_21"/></StgValue>
</operation>

<operation id="1500" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:972  %tmp35 = xor i1 %brmerge40_demorgan_i_21, %tmp_101_2_3

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1501" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:973  %underflow_2_3 = and i1 %tmp35, %tmp_361

]]></Node>
<StgValue><ssdm name="underflow_2_3"/></StgValue>
</operation>

<operation id="1502" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:974  %brmerge_i_i_2_3 = or i1 %underflow_2_3, %overflow_2_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_3"/></StgValue>
</operation>

<operation id="1503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:975  %tmp36 = or i1 %brmerge40_demorgan_i_21, %tmp_100_2_3

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1504" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:976  %underflow_not_2_3 = or i1 %tmp36, %carry_4_2_3

]]></Node>
<StgValue><ssdm name="underflow_not_2_3"/></StgValue>
</operation>

<operation id="1505" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:977  %p_Val2_13_mux_2_3 = select i1 %brmerge_i_i_2_3, i26 33554431, i26 %p_Val2_13_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_3"/></StgValue>
</operation>

<operation id="1506" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:978  %p_Val2_13_2_3_88 = select i1 %underflow_2_3, i26 -33554432, i26 %p_Val2_13_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_3_88"/></StgValue>
</operation>

<operation id="1507" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:979  %p_Val2_15_2_3 = select i1 %underflow_not_2_3, i26 %p_Val2_13_mux_2_3, i26 %p_Val2_13_2_3_88

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_3"/></StgValue>
</operation>

<operation id="1508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="27" op_0_bw="26">
<![CDATA[
.reset81:980  %tmp_103_2_3 = sext i26 %p_Val2_14_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_3"/></StgValue>
</operation>

<operation id="1509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="27" op_0_bw="26">
<![CDATA[
.reset81:981  %tmp_104_2_3 = sext i26 %p_Val2_15_2_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_3"/></StgValue>
</operation>

<operation id="1510" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:982  %p_Val2_16_2_3 = add i27 %tmp_104_2_3, %tmp_103_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_3"/></StgValue>
</operation>

<operation id="1511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:983  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1512" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:984  %p_Val2_17_2_3 = add i26 %p_Val2_14_2_3, %p_Val2_15_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_3"/></StgValue>
</operation>

<operation id="1513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:985  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1514" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="7">
<![CDATA[
.reset81:994  %WEIGHT1_2_4_V_load = load i8* %WEIGHT1_2_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_4_V_load"/></StgValue>
</operation>

<operation id="1515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="34" op_0_bw="8">
<![CDATA[
.reset81:995  %OP1_V_2_4 = sext i8 %WEIGHT1_2_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_4"/></StgValue>
</operation>

<operation id="1516" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:996  %p_Val2_2_4 = mul nsw i34 %OP1_V_2_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_2_4"/></StgValue>
</operation>

<operation id="1517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:997  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:998  %p_Val2_12_2_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_4"/></StgValue>
</operation>

<operation id="1519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:999  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1000  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1001  %tmp_371 = trunc i34 %p_Val2_2_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1522" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1002  %tmp_126 = or i1 %tmp_371, %tmp_369

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1003  %tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1004  %tmp_128 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_127, i1 %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1525" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1005  %tmp_95_2_4 = icmp ne i6 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_4"/></StgValue>
</operation>

<operation id="1526" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1006  %qb_assign_2_4 = and i1 %tmp_95_2_4, %tmp_368

]]></Node>
<StgValue><ssdm name="qb_assign_2_4"/></StgValue>
</operation>

<operation id="1527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1007  %tmp_96_2_4 = zext i1 %qb_assign_2_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_4"/></StgValue>
</operation>

<operation id="1528" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1008  %p_Val2_13_2_4 = add i26 %tmp_96_2_4, %p_Val2_12_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_4"/></StgValue>
</operation>

<operation id="1529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1009  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1530" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1010  %tmp_98_2_4 = xor i1 %tmp_372, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_4"/></StgValue>
</operation>

<operation id="1531" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1011  %carry_4_2_4 = and i1 %tmp_370, %tmp_98_2_4

]]></Node>
<StgValue><ssdm name="carry_4_2_4"/></StgValue>
</operation>

<operation id="1532" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1012  %tmp_100_2_4 = xor i1 %tmp_368, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_4"/></StgValue>
</operation>

<operation id="1533" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1013  %deleted_ones_2_4 = select i1 %carry_4_2_4, i1 %tmp_100_2_4, i1 %tmp_368

]]></Node>
<StgValue><ssdm name="deleted_ones_2_4"/></StgValue>
</operation>

<operation id="1534" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1014  %p_Result_27_2_4_no = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_4_no"/></StgValue>
</operation>

<operation id="1535" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1015  %tmp_101_2_4 = or i1 %tmp_372, %p_Result_27_2_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_4"/></StgValue>
</operation>

<operation id="1536" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1016  %p_not_i_2_4 = xor i1 %tmp_368, %carry_4_2_4

]]></Node>
<StgValue><ssdm name="p_not_i_2_4"/></StgValue>
</operation>

<operation id="1537" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1017  %brmerge_i_2_4 = or i1 %tmp_372, %p_not_i_2_4

]]></Node>
<StgValue><ssdm name="brmerge_i_2_4"/></StgValue>
</operation>

<operation id="1538" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1018  %overflow_2_4 = and i1 %brmerge_i_2_4, %tmp_100_2_4

]]></Node>
<StgValue><ssdm name="overflow_2_4"/></StgValue>
</operation>

<operation id="1539" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1019  %brmerge40_demorgan_i_22 = and i1 %tmp_372, %deleted_ones_2_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_22"/></StgValue>
</operation>

<operation id="1540" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1020  %tmp37 = xor i1 %brmerge40_demorgan_i_22, %tmp_101_2_4

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1541" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1021  %underflow_2_4 = and i1 %tmp37, %tmp_368

]]></Node>
<StgValue><ssdm name="underflow_2_4"/></StgValue>
</operation>

<operation id="1542" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1022  %brmerge_i_i_2_4 = or i1 %underflow_2_4, %overflow_2_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_4"/></StgValue>
</operation>

<operation id="1543" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1023  %tmp38 = or i1 %brmerge40_demorgan_i_22, %tmp_100_2_4

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1544" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1024  %underflow_not_2_4 = or i1 %tmp38, %carry_4_2_4

]]></Node>
<StgValue><ssdm name="underflow_not_2_4"/></StgValue>
</operation>

<operation id="1545" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1025  %p_Val2_13_mux_2_4 = select i1 %brmerge_i_i_2_4, i26 33554431, i26 %p_Val2_13_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_4"/></StgValue>
</operation>

<operation id="1546" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1026  %p_Val2_13_2_4_90 = select i1 %underflow_2_4, i26 -33554432, i26 %p_Val2_13_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_4_90"/></StgValue>
</operation>

<operation id="1547" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1027  %p_Val2_15_2_4 = select i1 %underflow_not_2_4, i26 %p_Val2_13_mux_2_4, i26 %p_Val2_13_2_4_90

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_4"/></StgValue>
</operation>

<operation id="1548" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1042  %WEIGHT1_2_5_V_load = load i8* %WEIGHT1_2_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_5_V_load"/></StgValue>
</operation>

<operation id="1549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1043  %OP1_V_2_5 = sext i8 %WEIGHT1_2_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_5"/></StgValue>
</operation>

<operation id="1550" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1044  %p_Val2_2_5 = mul nsw i34 %OP1_V_2_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_2_5"/></StgValue>
</operation>

<operation id="1551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1045  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1046  %p_Val2_12_2_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_5"/></StgValue>
</operation>

<operation id="1553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1047  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1048  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1049  %tmp_378 = trunc i34 %p_Val2_2_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1556" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1050  %tmp_130 = or i1 %tmp_378, %tmp_376

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1051  %tmp_131 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1052  %tmp_132 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_131, i1 %tmp_130)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1559" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1053  %tmp_95_2_5 = icmp ne i6 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_5"/></StgValue>
</operation>

<operation id="1560" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1054  %qb_assign_2_5 = and i1 %tmp_95_2_5, %tmp_375

]]></Node>
<StgValue><ssdm name="qb_assign_2_5"/></StgValue>
</operation>

<operation id="1561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1055  %tmp_96_2_5 = zext i1 %qb_assign_2_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_5"/></StgValue>
</operation>

<operation id="1562" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1056  %p_Val2_13_2_5 = add i26 %tmp_96_2_5, %p_Val2_12_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_5"/></StgValue>
</operation>

<operation id="1563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1057  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1564" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1058  %tmp_98_2_5 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_5"/></StgValue>
</operation>

<operation id="1565" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1059  %carry_4_2_5 = and i1 %tmp_377, %tmp_98_2_5

]]></Node>
<StgValue><ssdm name="carry_4_2_5"/></StgValue>
</operation>

<operation id="1566" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1060  %tmp_100_2_5 = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_5"/></StgValue>
</operation>

<operation id="1567" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1061  %deleted_ones_2_5 = select i1 %carry_4_2_5, i1 %tmp_100_2_5, i1 %tmp_375

]]></Node>
<StgValue><ssdm name="deleted_ones_2_5"/></StgValue>
</operation>

<operation id="1568" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1062  %p_Result_27_2_5_no = xor i1 %tmp_377, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_5_no"/></StgValue>
</operation>

<operation id="1569" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1063  %tmp_101_2_5 = or i1 %tmp_379, %p_Result_27_2_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_5"/></StgValue>
</operation>

<operation id="1570" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1064  %p_not_i_2_5 = xor i1 %tmp_375, %carry_4_2_5

]]></Node>
<StgValue><ssdm name="p_not_i_2_5"/></StgValue>
</operation>

<operation id="1571" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1065  %brmerge_i_2_5 = or i1 %tmp_379, %p_not_i_2_5

]]></Node>
<StgValue><ssdm name="brmerge_i_2_5"/></StgValue>
</operation>

<operation id="1572" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1066  %overflow_2_5 = and i1 %brmerge_i_2_5, %tmp_100_2_5

]]></Node>
<StgValue><ssdm name="overflow_2_5"/></StgValue>
</operation>

<operation id="1573" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1067  %brmerge40_demorgan_i_23 = and i1 %tmp_379, %deleted_ones_2_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_23"/></StgValue>
</operation>

<operation id="1574" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1068  %tmp39 = xor i1 %brmerge40_demorgan_i_23, %tmp_101_2_5

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1575" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1069  %underflow_2_5 = and i1 %tmp39, %tmp_375

]]></Node>
<StgValue><ssdm name="underflow_2_5"/></StgValue>
</operation>

<operation id="1576" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1070  %brmerge_i_i_2_5 = or i1 %underflow_2_5, %overflow_2_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_5"/></StgValue>
</operation>

<operation id="1577" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1071  %tmp40 = or i1 %brmerge40_demorgan_i_23, %tmp_100_2_5

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1578" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1072  %underflow_not_2_5 = or i1 %tmp40, %carry_4_2_5

]]></Node>
<StgValue><ssdm name="underflow_not_2_5"/></StgValue>
</operation>

<operation id="1579" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1073  %p_Val2_13_mux_2_5 = select i1 %brmerge_i_i_2_5, i26 33554431, i26 %p_Val2_13_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_5"/></StgValue>
</operation>

<operation id="1580" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1074  %p_Val2_13_2_5_92 = select i1 %underflow_2_5, i26 -33554432, i26 %p_Val2_13_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_5_92"/></StgValue>
</operation>

<operation id="1581" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1075  %p_Val2_15_2_5 = select i1 %underflow_not_2_5, i26 %p_Val2_13_mux_2_5, i26 %p_Val2_13_2_5_92

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_5"/></StgValue>
</operation>

<operation id="1582" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1090  %WEIGHT1_2_6_V_load = load i8* %WEIGHT1_2_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_2_6_V_load"/></StgValue>
</operation>

<operation id="1583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1091  %OP1_V_2_6 = sext i8 %WEIGHT1_2_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_2_6"/></StgValue>
</operation>

<operation id="1584" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1092  %p_Val2_2_6 = mul nsw i34 %OP1_V_2_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_2_6"/></StgValue>
</operation>

<operation id="1585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1093  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1094  %p_Val2_12_2_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_2_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_2_6"/></StgValue>
</operation>

<operation id="1587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1095  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1096  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1097  %tmp_385 = trunc i34 %p_Val2_2_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1590" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1098  %tmp_134 = or i1 %tmp_385, %tmp_383

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1099  %tmp_135 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_2_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1100  %tmp_136 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_135, i1 %tmp_134)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1593" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1101  %tmp_95_2_6 = icmp ne i6 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="tmp_95_2_6"/></StgValue>
</operation>

<operation id="1594" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1102  %qb_assign_2_6 = and i1 %tmp_95_2_6, %tmp_382

]]></Node>
<StgValue><ssdm name="qb_assign_2_6"/></StgValue>
</operation>

<operation id="1595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1103  %tmp_96_2_6 = zext i1 %qb_assign_2_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_2_6"/></StgValue>
</operation>

<operation id="1596" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1104  %p_Val2_13_2_6 = add i26 %tmp_96_2_6, %p_Val2_12_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_6"/></StgValue>
</operation>

<operation id="1597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1105  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_2_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="1598" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1106  %tmp_98_2_6 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="tmp_98_2_6"/></StgValue>
</operation>

<operation id="1599" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1107  %carry_4_2_6 = and i1 %tmp_384, %tmp_98_2_6

]]></Node>
<StgValue><ssdm name="carry_4_2_6"/></StgValue>
</operation>

<operation id="1600" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1108  %tmp_100_2_6 = xor i1 %tmp_382, true

]]></Node>
<StgValue><ssdm name="tmp_100_2_6"/></StgValue>
</operation>

<operation id="1601" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1109  %deleted_ones_2_6 = select i1 %carry_4_2_6, i1 %tmp_100_2_6, i1 %tmp_382

]]></Node>
<StgValue><ssdm name="deleted_ones_2_6"/></StgValue>
</operation>

<operation id="1602" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1110  %p_Result_27_2_6_no = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="p_Result_27_2_6_no"/></StgValue>
</operation>

<operation id="1603" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1111  %tmp_101_2_6 = or i1 %tmp_386, %p_Result_27_2_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_2_6"/></StgValue>
</operation>

<operation id="1604" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1112  %p_not_i_2_6 = xor i1 %tmp_382, %carry_4_2_6

]]></Node>
<StgValue><ssdm name="p_not_i_2_6"/></StgValue>
</operation>

<operation id="1605" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1113  %brmerge_i_2_6 = or i1 %tmp_386, %p_not_i_2_6

]]></Node>
<StgValue><ssdm name="brmerge_i_2_6"/></StgValue>
</operation>

<operation id="1606" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1114  %overflow_2_6 = and i1 %brmerge_i_2_6, %tmp_100_2_6

]]></Node>
<StgValue><ssdm name="overflow_2_6"/></StgValue>
</operation>

<operation id="1607" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1115  %brmerge40_demorgan_i_24 = and i1 %tmp_386, %deleted_ones_2_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_24"/></StgValue>
</operation>

<operation id="1608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1116  %tmp41 = xor i1 %brmerge40_demorgan_i_24, %tmp_101_2_6

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1609" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1117  %underflow_2_6 = and i1 %tmp41, %tmp_382

]]></Node>
<StgValue><ssdm name="underflow_2_6"/></StgValue>
</operation>

<operation id="1610" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1118  %brmerge_i_i_2_6 = or i1 %underflow_2_6, %overflow_2_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2_6"/></StgValue>
</operation>

<operation id="1611" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1119  %tmp42 = or i1 %brmerge40_demorgan_i_24, %tmp_100_2_6

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1612" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1120  %underflow_not_2_6 = or i1 %tmp42, %carry_4_2_6

]]></Node>
<StgValue><ssdm name="underflow_not_2_6"/></StgValue>
</operation>

<operation id="1613" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1121  %p_Val2_13_mux_2_6 = select i1 %brmerge_i_i_2_6, i26 33554431, i26 %p_Val2_13_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_2_6"/></StgValue>
</operation>

<operation id="1614" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1122  %p_Val2_13_2_6_94 = select i1 %underflow_2_6, i26 -33554432, i26 %p_Val2_13_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_2_6_94"/></StgValue>
</operation>

<operation id="1615" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1123  %p_Val2_15_2_6 = select i1 %underflow_not_2_6, i26 %p_Val2_13_mux_2_6, i26 %p_Val2_13_2_6_94

]]></Node>
<StgValue><ssdm name="p_Val2_15_2_6"/></StgValue>
</operation>

<operation id="1616" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1173  %OFM_3_V_load = load i26* %OFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_3_V_load"/></StgValue>
</operation>

<operation id="1617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1174  %tmp_103_3 = sext i26 %OFM_3_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3"/></StgValue>
</operation>

<operation id="1618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1175  %tmp_104_3 = sext i26 %p_Val2_15_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3"/></StgValue>
</operation>

<operation id="1619" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1176  %p_Val2_16_3 = add i27 %tmp_104_3, %tmp_103_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_3"/></StgValue>
</operation>

<operation id="1620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1177  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1621" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1178  %p_Val2_17_3 = add i26 %p_Val2_15_3, %OFM_3_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_3"/></StgValue>
</operation>

<operation id="1622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1179  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1623" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1180  %tmp_108_3 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="tmp_108_3"/></StgValue>
</operation>

<operation id="1624" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1181  %underflow_3_3 = and i1 %tmp_394, %tmp_108_3

]]></Node>
<StgValue><ssdm name="underflow_3_3"/></StgValue>
</operation>

<operation id="1625" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1182  %brmerge_i_i3_3 = xor i1 %tmp_394, %tmp_395

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3"/></StgValue>
</operation>

<operation id="1626" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1183  %isneg_not_3 = xor i1 %tmp_394, true

]]></Node>
<StgValue><ssdm name="isneg_not_3"/></StgValue>
</operation>

<operation id="1627" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1184  %brmerge8_3 = or i1 %tmp_395, %isneg_not_3

]]></Node>
<StgValue><ssdm name="brmerge8_3"/></StgValue>
</operation>

<operation id="1628" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1185  %p_Val2_17_mux_3 = select i1 %brmerge_i_i3_3, i26 33554431, i26 %p_Val2_17_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3"/></StgValue>
</operation>

<operation id="1629" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1186  %p_Val2_17_3_97 = select i1 %underflow_3_3, i26 -33554432, i26 %p_Val2_17_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_97"/></StgValue>
</operation>

<operation id="1630" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1187  %p_Val2_14_3_1 = select i1 %brmerge8_3, i26 %p_Val2_17_mux_3, i26 %p_Val2_17_3_97

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_1"/></StgValue>
</operation>

<operation id="1631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1222  %tmp_103_3_1 = sext i26 %p_Val2_14_3_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_1"/></StgValue>
</operation>

<operation id="1632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1223  %tmp_104_3_1 = sext i26 %p_Val2_15_3_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_1"/></StgValue>
</operation>

<operation id="1633" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1224  %p_Val2_16_3_1 = add i27 %tmp_104_3_1, %tmp_103_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_1"/></StgValue>
</operation>

<operation id="1634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1225  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1635" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1226  %p_Val2_17_3_1 = add i26 %p_Val2_14_3_1, %p_Val2_15_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_1"/></StgValue>
</operation>

<operation id="1636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1227  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1637" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1228  %tmp_108_3_1 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_1"/></StgValue>
</operation>

<operation id="1638" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1229  %underflow_3_3_1 = and i1 %tmp_401, %tmp_108_3_1

]]></Node>
<StgValue><ssdm name="underflow_3_3_1"/></StgValue>
</operation>

<operation id="1639" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1230  %brmerge_i_i3_3_1 = xor i1 %tmp_401, %tmp_402

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_1"/></StgValue>
</operation>

<operation id="1640" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1231  %isneg_not_3_1 = xor i1 %tmp_401, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_1"/></StgValue>
</operation>

<operation id="1641" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1232  %brmerge8_3_1 = or i1 %tmp_402, %isneg_not_3_1

]]></Node>
<StgValue><ssdm name="brmerge8_3_1"/></StgValue>
</operation>

<operation id="1642" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1233  %p_Val2_17_mux_3_1 = select i1 %brmerge_i_i3_3_1, i26 33554431, i26 %p_Val2_17_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_1"/></StgValue>
</operation>

<operation id="1643" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1234  %p_Val2_17_3_1_99 = select i1 %underflow_3_3_1, i26 -33554432, i26 %p_Val2_17_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_1_99"/></StgValue>
</operation>

<operation id="1644" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1235  %p_Val2_14_3_2 = select i1 %brmerge8_3_1, i26 %p_Val2_17_mux_3_1, i26 %p_Val2_17_3_1_99

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_2"/></StgValue>
</operation>

<operation id="1645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1270  %tmp_103_3_2 = sext i26 %p_Val2_14_3_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_2"/></StgValue>
</operation>

<operation id="1646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1271  %tmp_104_3_2 = sext i26 %p_Val2_15_3_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_2"/></StgValue>
</operation>

<operation id="1647" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1272  %p_Val2_16_3_2 = add i27 %tmp_104_3_2, %tmp_103_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_2"/></StgValue>
</operation>

<operation id="1648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1273  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1649" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1274  %p_Val2_17_3_2 = add i26 %p_Val2_14_3_2, %p_Val2_15_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_2"/></StgValue>
</operation>

<operation id="1650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1275  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1651" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1276  %tmp_108_3_2 = xor i1 %tmp_409, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_2"/></StgValue>
</operation>

<operation id="1652" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1277  %underflow_3_3_2 = and i1 %tmp_408, %tmp_108_3_2

]]></Node>
<StgValue><ssdm name="underflow_3_3_2"/></StgValue>
</operation>

<operation id="1653" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1278  %brmerge_i_i3_3_2 = xor i1 %tmp_408, %tmp_409

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_2"/></StgValue>
</operation>

<operation id="1654" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1279  %isneg_not_3_2 = xor i1 %tmp_408, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_2"/></StgValue>
</operation>

<operation id="1655" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1280  %brmerge8_3_2 = or i1 %tmp_409, %isneg_not_3_2

]]></Node>
<StgValue><ssdm name="brmerge8_3_2"/></StgValue>
</operation>

<operation id="1656" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1281  %p_Val2_17_mux_3_2 = select i1 %brmerge_i_i3_3_2, i26 33554431, i26 %p_Val2_17_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_2"/></StgValue>
</operation>

<operation id="1657" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1282  %p_Val2_17_3_2_101 = select i1 %underflow_3_3_2, i26 -33554432, i26 %p_Val2_17_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_2_101"/></StgValue>
</operation>

<operation id="1658" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1283  %p_Val2_14_3_3 = select i1 %brmerge8_3_2, i26 %p_Val2_17_mux_3_2, i26 %p_Val2_17_3_2_101

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_3"/></StgValue>
</operation>

<operation id="1659" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1284  %WEIGHT1_3_3_V_load = load i8* %WEIGHT1_3_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_3_V_load"/></StgValue>
</operation>

<operation id="1660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1285  %OP1_V_3_3 = sext i8 %WEIGHT1_3_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_3"/></StgValue>
</operation>

<operation id="1661" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1286  %p_Val2_3_3 = mul nsw i34 %OP1_V_3_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_3"/></StgValue>
</operation>

<operation id="1662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1287  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1663" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1288  %p_Val2_12_3_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_3"/></StgValue>
</operation>

<operation id="1664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1289  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1290  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1291  %tmp_413 = trunc i34 %p_Val2_3_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1667" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1292  %tmp_150 = or i1 %tmp_413, %tmp_411

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1293  %tmp_151 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1294  %tmp_152 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_151, i1 %tmp_150)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1670" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1295  %tmp_95_3_3 = icmp ne i6 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_3"/></StgValue>
</operation>

<operation id="1671" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1296  %qb_assign_3_3 = and i1 %tmp_95_3_3, %tmp_410

]]></Node>
<StgValue><ssdm name="qb_assign_3_3"/></StgValue>
</operation>

<operation id="1672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1297  %tmp_96_3_3 = zext i1 %qb_assign_3_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_3"/></StgValue>
</operation>

<operation id="1673" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1298  %p_Val2_13_3_3 = add i26 %tmp_96_3_3, %p_Val2_12_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_3"/></StgValue>
</operation>

<operation id="1674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1299  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1675" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1300  %tmp_98_3_3 = xor i1 %tmp_414, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_3"/></StgValue>
</operation>

<operation id="1676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1301  %carry_4_3_3 = and i1 %tmp_412, %tmp_98_3_3

]]></Node>
<StgValue><ssdm name="carry_4_3_3"/></StgValue>
</operation>

<operation id="1677" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1302  %tmp_100_3_3 = xor i1 %tmp_410, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_3"/></StgValue>
</operation>

<operation id="1678" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1303  %deleted_ones_3_3 = select i1 %carry_4_3_3, i1 %tmp_100_3_3, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="deleted_ones_3_3"/></StgValue>
</operation>

<operation id="1679" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1304  %p_Result_27_3_3_no = xor i1 %tmp_412, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_3_no"/></StgValue>
</operation>

<operation id="1680" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1305  %tmp_101_3_3 = or i1 %tmp_414, %p_Result_27_3_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_3"/></StgValue>
</operation>

<operation id="1681" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1306  %p_not_i_3_3 = xor i1 %tmp_410, %carry_4_3_3

]]></Node>
<StgValue><ssdm name="p_not_i_3_3"/></StgValue>
</operation>

<operation id="1682" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1307  %brmerge_i_3_3 = or i1 %tmp_414, %p_not_i_3_3

]]></Node>
<StgValue><ssdm name="brmerge_i_3_3"/></StgValue>
</operation>

<operation id="1683" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1308  %overflow_314_3 = and i1 %brmerge_i_3_3, %tmp_100_3_3

]]></Node>
<StgValue><ssdm name="overflow_314_3"/></StgValue>
</operation>

<operation id="1684" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1309  %brmerge40_demorgan_i_27 = and i1 %tmp_414, %deleted_ones_3_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_27"/></StgValue>
</operation>

<operation id="1685" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1310  %tmp49 = xor i1 %brmerge40_demorgan_i_27, %tmp_101_3_3

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1686" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1311  %underflow_315_3 = and i1 %tmp49, %tmp_410

]]></Node>
<StgValue><ssdm name="underflow_315_3"/></StgValue>
</operation>

<operation id="1687" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1312  %brmerge_i_i_3_3 = or i1 %underflow_315_3, %overflow_314_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_3"/></StgValue>
</operation>

<operation id="1688" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1313  %tmp50 = or i1 %brmerge40_demorgan_i_27, %tmp_100_3_3

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1689" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1314  %underflow_not_3_3 = or i1 %tmp50, %carry_4_3_3

]]></Node>
<StgValue><ssdm name="underflow_not_3_3"/></StgValue>
</operation>

<operation id="1690" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1315  %p_Val2_13_mux_3_3 = select i1 %brmerge_i_i_3_3, i26 33554431, i26 %p_Val2_13_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_3"/></StgValue>
</operation>

<operation id="1691" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1316  %p_Val2_13_3_3_102 = select i1 %underflow_315_3, i26 -33554432, i26 %p_Val2_13_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_3_102"/></StgValue>
</operation>

<operation id="1692" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1317  %p_Val2_15_3_3 = select i1 %underflow_not_3_3, i26 %p_Val2_13_mux_3_3, i26 %p_Val2_13_3_3_102

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_3"/></StgValue>
</operation>

<operation id="1693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1318  %tmp_103_3_3 = sext i26 %p_Val2_14_3_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_3"/></StgValue>
</operation>

<operation id="1694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1319  %tmp_104_3_3 = sext i26 %p_Val2_15_3_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_3"/></StgValue>
</operation>

<operation id="1695" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1320  %p_Val2_16_3_3 = add i27 %tmp_104_3_3, %tmp_103_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_3"/></StgValue>
</operation>

<operation id="1696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1321  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1697" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1322  %p_Val2_17_3_3 = add i26 %p_Val2_14_3_3, %p_Val2_15_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_3"/></StgValue>
</operation>

<operation id="1698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1323  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1699" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1332  %WEIGHT1_3_4_V_load = load i8* %WEIGHT1_3_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_4_V_load"/></StgValue>
</operation>

<operation id="1700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1333  %OP1_V_3_4 = sext i8 %WEIGHT1_3_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_4"/></StgValue>
</operation>

<operation id="1701" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1334  %p_Val2_3_4 = mul nsw i34 %OP1_V_3_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_3_4"/></StgValue>
</operation>

<operation id="1702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1335  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1336  %p_Val2_12_3_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_4"/></StgValue>
</operation>

<operation id="1704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1337  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1338  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1339  %tmp_420 = trunc i34 %p_Val2_3_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1707" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1340  %tmp_154 = or i1 %tmp_420, %tmp_418

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1341  %tmp_155 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1342  %tmp_156 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_155, i1 %tmp_154)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1710" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1343  %tmp_95_3_4 = icmp ne i6 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_4"/></StgValue>
</operation>

<operation id="1711" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1344  %qb_assign_3_4 = and i1 %tmp_95_3_4, %tmp_417

]]></Node>
<StgValue><ssdm name="qb_assign_3_4"/></StgValue>
</operation>

<operation id="1712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1345  %tmp_96_3_4 = zext i1 %qb_assign_3_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_4"/></StgValue>
</operation>

<operation id="1713" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1346  %p_Val2_13_3_4 = add i26 %tmp_96_3_4, %p_Val2_12_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_4"/></StgValue>
</operation>

<operation id="1714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1347  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1715" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1348  %tmp_98_3_4 = xor i1 %tmp_421, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_4"/></StgValue>
</operation>

<operation id="1716" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1349  %carry_4_3_4 = and i1 %tmp_419, %tmp_98_3_4

]]></Node>
<StgValue><ssdm name="carry_4_3_4"/></StgValue>
</operation>

<operation id="1717" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1350  %tmp_100_3_4 = xor i1 %tmp_417, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_4"/></StgValue>
</operation>

<operation id="1718" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1351  %deleted_ones_3_4 = select i1 %carry_4_3_4, i1 %tmp_100_3_4, i1 %tmp_417

]]></Node>
<StgValue><ssdm name="deleted_ones_3_4"/></StgValue>
</operation>

<operation id="1719" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1352  %p_Result_27_3_4_no = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_4_no"/></StgValue>
</operation>

<operation id="1720" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1353  %tmp_101_3_4 = or i1 %tmp_421, %p_Result_27_3_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_4"/></StgValue>
</operation>

<operation id="1721" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1354  %p_not_i_3_4 = xor i1 %tmp_417, %carry_4_3_4

]]></Node>
<StgValue><ssdm name="p_not_i_3_4"/></StgValue>
</operation>

<operation id="1722" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1355  %brmerge_i_3_4 = or i1 %tmp_421, %p_not_i_3_4

]]></Node>
<StgValue><ssdm name="brmerge_i_3_4"/></StgValue>
</operation>

<operation id="1723" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1356  %overflow_314_4 = and i1 %brmerge_i_3_4, %tmp_100_3_4

]]></Node>
<StgValue><ssdm name="overflow_314_4"/></StgValue>
</operation>

<operation id="1724" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1357  %brmerge40_demorgan_i_28 = and i1 %tmp_421, %deleted_ones_3_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_28"/></StgValue>
</operation>

<operation id="1725" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1358  %tmp51 = xor i1 %brmerge40_demorgan_i_28, %tmp_101_3_4

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1726" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1359  %underflow_315_4 = and i1 %tmp51, %tmp_417

]]></Node>
<StgValue><ssdm name="underflow_315_4"/></StgValue>
</operation>

<operation id="1727" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1360  %brmerge_i_i_3_4 = or i1 %underflow_315_4, %overflow_314_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_4"/></StgValue>
</operation>

<operation id="1728" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1361  %tmp52 = or i1 %brmerge40_demorgan_i_28, %tmp_100_3_4

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1729" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1362  %underflow_not_3_4 = or i1 %tmp52, %carry_4_3_4

]]></Node>
<StgValue><ssdm name="underflow_not_3_4"/></StgValue>
</operation>

<operation id="1730" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1363  %p_Val2_13_mux_3_4 = select i1 %brmerge_i_i_3_4, i26 33554431, i26 %p_Val2_13_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_4"/></StgValue>
</operation>

<operation id="1731" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1364  %p_Val2_13_3_4_104 = select i1 %underflow_315_4, i26 -33554432, i26 %p_Val2_13_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_4_104"/></StgValue>
</operation>

<operation id="1732" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1365  %p_Val2_15_3_4 = select i1 %underflow_not_3_4, i26 %p_Val2_13_mux_3_4, i26 %p_Val2_13_3_4_104

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_4"/></StgValue>
</operation>

<operation id="1733" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1380  %WEIGHT1_3_5_V_load = load i8* %WEIGHT1_3_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_5_V_load"/></StgValue>
</operation>

<operation id="1734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1381  %OP1_V_3_5 = sext i8 %WEIGHT1_3_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_5"/></StgValue>
</operation>

<operation id="1735" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1382  %p_Val2_3_5 = mul nsw i34 %OP1_V_3_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_3_5"/></StgValue>
</operation>

<operation id="1736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1383  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1384  %p_Val2_12_3_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_5"/></StgValue>
</operation>

<operation id="1738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1385  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1386  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1387  %tmp_427 = trunc i34 %p_Val2_3_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1741" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1388  %tmp_158 = or i1 %tmp_427, %tmp_425

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1389  %tmp_159 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1390  %tmp_160 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_159, i1 %tmp_158)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1744" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1391  %tmp_95_3_5 = icmp ne i6 %tmp_160, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_5"/></StgValue>
</operation>

<operation id="1745" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1392  %qb_assign_3_5 = and i1 %tmp_95_3_5, %tmp_424

]]></Node>
<StgValue><ssdm name="qb_assign_3_5"/></StgValue>
</operation>

<operation id="1746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1393  %tmp_96_3_5 = zext i1 %qb_assign_3_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_5"/></StgValue>
</operation>

<operation id="1747" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1394  %p_Val2_13_3_5 = add i26 %tmp_96_3_5, %p_Val2_12_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_5"/></StgValue>
</operation>

<operation id="1748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1395  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="1749" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1396  %tmp_98_3_5 = xor i1 %tmp_428, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_5"/></StgValue>
</operation>

<operation id="1750" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1397  %carry_4_3_5 = and i1 %tmp_426, %tmp_98_3_5

]]></Node>
<StgValue><ssdm name="carry_4_3_5"/></StgValue>
</operation>

<operation id="1751" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1398  %tmp_100_3_5 = xor i1 %tmp_424, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_5"/></StgValue>
</operation>

<operation id="1752" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1399  %deleted_ones_3_5 = select i1 %carry_4_3_5, i1 %tmp_100_3_5, i1 %tmp_424

]]></Node>
<StgValue><ssdm name="deleted_ones_3_5"/></StgValue>
</operation>

<operation id="1753" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1400  %p_Result_27_3_5_no = xor i1 %tmp_426, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_5_no"/></StgValue>
</operation>

<operation id="1754" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1401  %tmp_101_3_5 = or i1 %tmp_428, %p_Result_27_3_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_5"/></StgValue>
</operation>

<operation id="1755" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1402  %p_not_i_3_5 = xor i1 %tmp_424, %carry_4_3_5

]]></Node>
<StgValue><ssdm name="p_not_i_3_5"/></StgValue>
</operation>

<operation id="1756" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1403  %brmerge_i_3_5 = or i1 %tmp_428, %p_not_i_3_5

]]></Node>
<StgValue><ssdm name="brmerge_i_3_5"/></StgValue>
</operation>

<operation id="1757" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1404  %overflow_314_5 = and i1 %brmerge_i_3_5, %tmp_100_3_5

]]></Node>
<StgValue><ssdm name="overflow_314_5"/></StgValue>
</operation>

<operation id="1758" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1405  %brmerge40_demorgan_i_29 = and i1 %tmp_428, %deleted_ones_3_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_29"/></StgValue>
</operation>

<operation id="1759" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1406  %tmp53 = xor i1 %brmerge40_demorgan_i_29, %tmp_101_3_5

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1407  %underflow_315_5 = and i1 %tmp53, %tmp_424

]]></Node>
<StgValue><ssdm name="underflow_315_5"/></StgValue>
</operation>

<operation id="1761" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1408  %brmerge_i_i_3_5 = or i1 %underflow_315_5, %overflow_314_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_5"/></StgValue>
</operation>

<operation id="1762" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1409  %tmp54 = or i1 %brmerge40_demorgan_i_29, %tmp_100_3_5

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1763" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1410  %underflow_not_3_5 = or i1 %tmp54, %carry_4_3_5

]]></Node>
<StgValue><ssdm name="underflow_not_3_5"/></StgValue>
</operation>

<operation id="1764" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1411  %p_Val2_13_mux_3_5 = select i1 %brmerge_i_i_3_5, i26 33554431, i26 %p_Val2_13_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_5"/></StgValue>
</operation>

<operation id="1765" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1412  %p_Val2_13_3_5_106 = select i1 %underflow_315_5, i26 -33554432, i26 %p_Val2_13_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_5_106"/></StgValue>
</operation>

<operation id="1766" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1413  %p_Val2_15_3_5 = select i1 %underflow_not_3_5, i26 %p_Val2_13_mux_3_5, i26 %p_Val2_13_3_5_106

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_5"/></StgValue>
</operation>

<operation id="1767" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1428  %WEIGHT1_3_6_V_load = load i8* %WEIGHT1_3_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_3_6_V_load"/></StgValue>
</operation>

<operation id="1768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1429  %OP1_V_3_6 = sext i8 %WEIGHT1_3_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_3_6"/></StgValue>
</operation>

<operation id="1769" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1430  %p_Val2_3_6 = mul nsw i34 %OP1_V_3_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_3_6"/></StgValue>
</operation>

<operation id="1770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1431  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1432  %p_Val2_12_3_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_3_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_3_6"/></StgValue>
</operation>

<operation id="1772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1433  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1434  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_3_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1435  %tmp_434 = trunc i34 %p_Val2_3_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1775" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1436  %tmp_162 = or i1 %tmp_434, %tmp_432

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1437  %tmp_163 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_3_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1438  %tmp_164 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_163, i1 %tmp_162)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1778" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1439  %tmp_95_3_6 = icmp ne i6 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="tmp_95_3_6"/></StgValue>
</operation>

<operation id="1779" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1440  %qb_assign_3_6 = and i1 %tmp_95_3_6, %tmp_431

]]></Node>
<StgValue><ssdm name="qb_assign_3_6"/></StgValue>
</operation>

<operation id="1780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1441  %tmp_96_3_6 = zext i1 %qb_assign_3_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_3_6"/></StgValue>
</operation>

<operation id="1781" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1442  %p_Val2_13_3_6 = add i26 %tmp_96_3_6, %p_Val2_12_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_6"/></StgValue>
</operation>

<operation id="1782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1443  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_3_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1783" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1444  %tmp_98_3_6 = xor i1 %tmp_435, true

]]></Node>
<StgValue><ssdm name="tmp_98_3_6"/></StgValue>
</operation>

<operation id="1784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1445  %carry_4_3_6 = and i1 %tmp_433, %tmp_98_3_6

]]></Node>
<StgValue><ssdm name="carry_4_3_6"/></StgValue>
</operation>

<operation id="1785" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1446  %tmp_100_3_6 = xor i1 %tmp_431, true

]]></Node>
<StgValue><ssdm name="tmp_100_3_6"/></StgValue>
</operation>

<operation id="1786" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1447  %deleted_ones_3_6 = select i1 %carry_4_3_6, i1 %tmp_100_3_6, i1 %tmp_431

]]></Node>
<StgValue><ssdm name="deleted_ones_3_6"/></StgValue>
</operation>

<operation id="1787" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1448  %p_Result_27_3_6_no = xor i1 %tmp_433, true

]]></Node>
<StgValue><ssdm name="p_Result_27_3_6_no"/></StgValue>
</operation>

<operation id="1788" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1449  %tmp_101_3_6 = or i1 %tmp_435, %p_Result_27_3_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_3_6"/></StgValue>
</operation>

<operation id="1789" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1450  %p_not_i_3_6 = xor i1 %tmp_431, %carry_4_3_6

]]></Node>
<StgValue><ssdm name="p_not_i_3_6"/></StgValue>
</operation>

<operation id="1790" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1451  %brmerge_i_3_6 = or i1 %tmp_435, %p_not_i_3_6

]]></Node>
<StgValue><ssdm name="brmerge_i_3_6"/></StgValue>
</operation>

<operation id="1791" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1452  %overflow_314_6 = and i1 %brmerge_i_3_6, %tmp_100_3_6

]]></Node>
<StgValue><ssdm name="overflow_314_6"/></StgValue>
</operation>

<operation id="1792" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1453  %brmerge40_demorgan_i_30 = and i1 %tmp_435, %deleted_ones_3_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_30"/></StgValue>
</operation>

<operation id="1793" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1454  %tmp55 = xor i1 %brmerge40_demorgan_i_30, %tmp_101_3_6

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1794" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1455  %underflow_315_6 = and i1 %tmp55, %tmp_431

]]></Node>
<StgValue><ssdm name="underflow_315_6"/></StgValue>
</operation>

<operation id="1795" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1456  %brmerge_i_i_3_6 = or i1 %underflow_315_6, %overflow_314_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3_6"/></StgValue>
</operation>

<operation id="1796" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1457  %tmp56 = or i1 %brmerge40_demorgan_i_30, %tmp_100_3_6

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1797" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1458  %underflow_not_3_6 = or i1 %tmp56, %carry_4_3_6

]]></Node>
<StgValue><ssdm name="underflow_not_3_6"/></StgValue>
</operation>

<operation id="1798" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1459  %p_Val2_13_mux_3_6 = select i1 %brmerge_i_i_3_6, i26 33554431, i26 %p_Val2_13_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_3_6"/></StgValue>
</operation>

<operation id="1799" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1460  %p_Val2_13_3_6_108 = select i1 %underflow_315_6, i26 -33554432, i26 %p_Val2_13_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_3_6_108"/></StgValue>
</operation>

<operation id="1800" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1461  %p_Val2_15_3_6 = select i1 %underflow_not_3_6, i26 %p_Val2_13_mux_3_6, i26 %p_Val2_13_3_6_108

]]></Node>
<StgValue><ssdm name="p_Val2_15_3_6"/></StgValue>
</operation>

<operation id="1801" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1511  %OFM_4_V_load = load i26* %OFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_4_V_load"/></StgValue>
</operation>

<operation id="1802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1512  %tmp_103_4 = sext i26 %OFM_4_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4"/></StgValue>
</operation>

<operation id="1803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1513  %tmp_104_4 = sext i26 %p_Val2_15_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4"/></StgValue>
</operation>

<operation id="1804" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1514  %p_Val2_16_4 = add i27 %tmp_104_4, %tmp_103_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_4"/></StgValue>
</operation>

<operation id="1805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1515  %tmp_443 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="1806" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1516  %p_Val2_17_4 = add i26 %p_Val2_15_4, %OFM_4_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_4"/></StgValue>
</operation>

<operation id="1807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1517  %tmp_444 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1808" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1518  %tmp_108_4 = xor i1 %tmp_444, true

]]></Node>
<StgValue><ssdm name="tmp_108_4"/></StgValue>
</operation>

<operation id="1809" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1519  %underflow_3_4 = and i1 %tmp_443, %tmp_108_4

]]></Node>
<StgValue><ssdm name="underflow_3_4"/></StgValue>
</operation>

<operation id="1810" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1520  %brmerge_i_i3_4 = xor i1 %tmp_443, %tmp_444

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4"/></StgValue>
</operation>

<operation id="1811" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1521  %isneg_not_4 = xor i1 %tmp_443, true

]]></Node>
<StgValue><ssdm name="isneg_not_4"/></StgValue>
</operation>

<operation id="1812" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1522  %brmerge8_4 = or i1 %tmp_444, %isneg_not_4

]]></Node>
<StgValue><ssdm name="brmerge8_4"/></StgValue>
</operation>

<operation id="1813" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1523  %p_Val2_17_mux_4 = select i1 %brmerge_i_i3_4, i26 33554431, i26 %p_Val2_17_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4"/></StgValue>
</operation>

<operation id="1814" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1524  %p_Val2_17_4_111 = select i1 %underflow_3_4, i26 -33554432, i26 %p_Val2_17_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_111"/></StgValue>
</operation>

<operation id="1815" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1525  %p_Val2_14_4_1 = select i1 %brmerge8_4, i26 %p_Val2_17_mux_4, i26 %p_Val2_17_4_111

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_1"/></StgValue>
</operation>

<operation id="1816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1560  %tmp_103_4_1 = sext i26 %p_Val2_14_4_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_1"/></StgValue>
</operation>

<operation id="1817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1561  %tmp_104_4_1 = sext i26 %p_Val2_15_4_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_1"/></StgValue>
</operation>

<operation id="1818" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1562  %p_Val2_16_4_1 = add i27 %tmp_104_4_1, %tmp_103_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_1"/></StgValue>
</operation>

<operation id="1819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1563  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1820" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1564  %p_Val2_17_4_1 = add i26 %p_Val2_14_4_1, %p_Val2_15_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_1"/></StgValue>
</operation>

<operation id="1821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1565  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1822" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1566  %tmp_108_4_1 = xor i1 %tmp_451, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_1"/></StgValue>
</operation>

<operation id="1823" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1567  %underflow_3_4_1 = and i1 %tmp_450, %tmp_108_4_1

]]></Node>
<StgValue><ssdm name="underflow_3_4_1"/></StgValue>
</operation>

<operation id="1824" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1568  %brmerge_i_i3_4_1 = xor i1 %tmp_450, %tmp_451

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_1"/></StgValue>
</operation>

<operation id="1825" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1569  %isneg_not_4_1 = xor i1 %tmp_450, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_1"/></StgValue>
</operation>

<operation id="1826" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1570  %brmerge8_4_1 = or i1 %tmp_451, %isneg_not_4_1

]]></Node>
<StgValue><ssdm name="brmerge8_4_1"/></StgValue>
</operation>

<operation id="1827" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1571  %p_Val2_17_mux_4_1 = select i1 %brmerge_i_i3_4_1, i26 33554431, i26 %p_Val2_17_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_1"/></StgValue>
</operation>

<operation id="1828" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1572  %p_Val2_17_4_1_113 = select i1 %underflow_3_4_1, i26 -33554432, i26 %p_Val2_17_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_1_113"/></StgValue>
</operation>

<operation id="1829" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1573  %p_Val2_14_4_2 = select i1 %brmerge8_4_1, i26 %p_Val2_17_mux_4_1, i26 %p_Val2_17_4_1_113

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_2"/></StgValue>
</operation>

<operation id="1830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1608  %tmp_103_4_2 = sext i26 %p_Val2_14_4_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_2"/></StgValue>
</operation>

<operation id="1831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1609  %tmp_104_4_2 = sext i26 %p_Val2_15_4_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_2"/></StgValue>
</operation>

<operation id="1832" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1610  %p_Val2_16_4_2 = add i27 %tmp_104_4_2, %tmp_103_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_2"/></StgValue>
</operation>

<operation id="1833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1611  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1834" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1612  %p_Val2_17_4_2 = add i26 %p_Val2_14_4_2, %p_Val2_15_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_2"/></StgValue>
</operation>

<operation id="1835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1613  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1836" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1614  %tmp_108_4_2 = xor i1 %tmp_458, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_2"/></StgValue>
</operation>

<operation id="1837" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1615  %underflow_3_4_2 = and i1 %tmp_457, %tmp_108_4_2

]]></Node>
<StgValue><ssdm name="underflow_3_4_2"/></StgValue>
</operation>

<operation id="1838" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1616  %brmerge_i_i3_4_2 = xor i1 %tmp_457, %tmp_458

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_2"/></StgValue>
</operation>

<operation id="1839" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1617  %isneg_not_4_2 = xor i1 %tmp_457, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_2"/></StgValue>
</operation>

<operation id="1840" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1618  %brmerge8_4_2 = or i1 %tmp_458, %isneg_not_4_2

]]></Node>
<StgValue><ssdm name="brmerge8_4_2"/></StgValue>
</operation>

<operation id="1841" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1619  %p_Val2_17_mux_4_2 = select i1 %brmerge_i_i3_4_2, i26 33554431, i26 %p_Val2_17_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_2"/></StgValue>
</operation>

<operation id="1842" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1620  %p_Val2_17_4_2_115 = select i1 %underflow_3_4_2, i26 -33554432, i26 %p_Val2_17_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_2_115"/></StgValue>
</operation>

<operation id="1843" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1621  %p_Val2_14_4_3 = select i1 %brmerge8_4_2, i26 %p_Val2_17_mux_4_2, i26 %p_Val2_17_4_2_115

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_3"/></StgValue>
</operation>

<operation id="1844" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1622  %WEIGHT1_4_3_V_load = load i8* %WEIGHT1_4_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_3_V_load"/></StgValue>
</operation>

<operation id="1845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1623  %OP1_V_4_3 = sext i8 %WEIGHT1_4_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_3"/></StgValue>
</operation>

<operation id="1846" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1624  %p_Val2_4_3 = mul nsw i34 %OP1_V_4_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="1847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1625  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1626  %p_Val2_12_4_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_3"/></StgValue>
</operation>

<operation id="1849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1627  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1628  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1629  %tmp_462 = trunc i34 %p_Val2_4_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1852" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1630  %tmp_178 = or i1 %tmp_462, %tmp_460

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1631  %tmp_179 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1632  %tmp_180 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_179, i1 %tmp_178)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1855" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1633  %tmp_95_4_3 = icmp ne i6 %tmp_180, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_3"/></StgValue>
</operation>

<operation id="1856" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1634  %qb_assign_4_3 = and i1 %tmp_95_4_3, %tmp_459

]]></Node>
<StgValue><ssdm name="qb_assign_4_3"/></StgValue>
</operation>

<operation id="1857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1635  %tmp_96_4_3 = zext i1 %qb_assign_4_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_3"/></StgValue>
</operation>

<operation id="1858" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1636  %p_Val2_13_4_3 = add i26 %tmp_96_4_3, %p_Val2_12_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_3"/></StgValue>
</operation>

<operation id="1859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1637  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1860" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1638  %tmp_98_4_3 = xor i1 %tmp_463, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_3"/></StgValue>
</operation>

<operation id="1861" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1639  %carry_4_4_3 = and i1 %tmp_461, %tmp_98_4_3

]]></Node>
<StgValue><ssdm name="carry_4_4_3"/></StgValue>
</operation>

<operation id="1862" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1640  %tmp_100_4_3 = xor i1 %tmp_459, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_3"/></StgValue>
</operation>

<operation id="1863" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1641  %deleted_ones_4_3 = select i1 %carry_4_4_3, i1 %tmp_100_4_3, i1 %tmp_459

]]></Node>
<StgValue><ssdm name="deleted_ones_4_3"/></StgValue>
</operation>

<operation id="1864" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1642  %p_Result_27_4_3_no = xor i1 %tmp_461, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_3_no"/></StgValue>
</operation>

<operation id="1865" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1643  %tmp_101_4_3 = or i1 %tmp_463, %p_Result_27_4_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_3"/></StgValue>
</operation>

<operation id="1866" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1644  %p_not_i_4_3 = xor i1 %tmp_459, %carry_4_4_3

]]></Node>
<StgValue><ssdm name="p_not_i_4_3"/></StgValue>
</operation>

<operation id="1867" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1645  %brmerge_i_4_3 = or i1 %tmp_463, %p_not_i_4_3

]]></Node>
<StgValue><ssdm name="brmerge_i_4_3"/></StgValue>
</operation>

<operation id="1868" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1646  %overflow_4_3 = and i1 %brmerge_i_4_3, %tmp_100_4_3

]]></Node>
<StgValue><ssdm name="overflow_4_3"/></StgValue>
</operation>

<operation id="1869" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1647  %brmerge40_demorgan_i_33 = and i1 %tmp_463, %deleted_ones_4_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_33"/></StgValue>
</operation>

<operation id="1870" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1648  %tmp63 = xor i1 %brmerge40_demorgan_i_33, %tmp_101_4_3

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="1871" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1649  %underflow_4_3 = and i1 %tmp63, %tmp_459

]]></Node>
<StgValue><ssdm name="underflow_4_3"/></StgValue>
</operation>

<operation id="1872" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1650  %brmerge_i_i_4_3 = or i1 %underflow_4_3, %overflow_4_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_3"/></StgValue>
</operation>

<operation id="1873" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1651  %tmp64 = or i1 %brmerge40_demorgan_i_33, %tmp_100_4_3

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1874" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1652  %underflow_not_4_3 = or i1 %tmp64, %carry_4_4_3

]]></Node>
<StgValue><ssdm name="underflow_not_4_3"/></StgValue>
</operation>

<operation id="1875" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1653  %p_Val2_13_mux_4_3 = select i1 %brmerge_i_i_4_3, i26 33554431, i26 %p_Val2_13_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_3"/></StgValue>
</operation>

<operation id="1876" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1654  %p_Val2_13_4_3_116 = select i1 %underflow_4_3, i26 -33554432, i26 %p_Val2_13_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_3_116"/></StgValue>
</operation>

<operation id="1877" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1655  %p_Val2_15_4_3 = select i1 %underflow_not_4_3, i26 %p_Val2_13_mux_4_3, i26 %p_Val2_13_4_3_116

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_3"/></StgValue>
</operation>

<operation id="1878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1656  %tmp_103_4_3 = sext i26 %p_Val2_14_4_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_3"/></StgValue>
</operation>

<operation id="1879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1657  %tmp_104_4_3 = sext i26 %p_Val2_15_4_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_3"/></StgValue>
</operation>

<operation id="1880" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1658  %p_Val2_16_4_3 = add i27 %tmp_104_4_3, %tmp_103_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_3"/></StgValue>
</operation>

<operation id="1881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1659  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1882" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1660  %p_Val2_17_4_3 = add i26 %p_Val2_14_4_3, %p_Val2_15_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_3"/></StgValue>
</operation>

<operation id="1883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1661  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1884" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1670  %WEIGHT1_4_4_V_load = load i8* %WEIGHT1_4_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_4_V_load"/></StgValue>
</operation>

<operation id="1885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1671  %OP1_V_4_4 = sext i8 %WEIGHT1_4_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_4"/></StgValue>
</operation>

<operation id="1886" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1672  %p_Val2_4_4 = mul nsw i34 %OP1_V_4_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="1887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1673  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1674  %p_Val2_12_4_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_4"/></StgValue>
</operation>

<operation id="1889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1675  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1676  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1677  %tmp_469 = trunc i34 %p_Val2_4_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1892" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1678  %tmp_182 = or i1 %tmp_469, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1679  %tmp_183 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1680  %tmp_184 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_183, i1 %tmp_182)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1895" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1681  %tmp_95_4_4 = icmp ne i6 %tmp_184, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_4"/></StgValue>
</operation>

<operation id="1896" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1682  %qb_assign_4_4 = and i1 %tmp_95_4_4, %tmp_466

]]></Node>
<StgValue><ssdm name="qb_assign_4_4"/></StgValue>
</operation>

<operation id="1897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1683  %tmp_96_4_4 = zext i1 %qb_assign_4_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_4"/></StgValue>
</operation>

<operation id="1898" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1684  %p_Val2_13_4_4 = add i26 %tmp_96_4_4, %p_Val2_12_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_4"/></StgValue>
</operation>

<operation id="1899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1685  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1900" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1686  %tmp_98_4_4 = xor i1 %tmp_470, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_4"/></StgValue>
</operation>

<operation id="1901" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1687  %carry_4_4_4 = and i1 %tmp_468, %tmp_98_4_4

]]></Node>
<StgValue><ssdm name="carry_4_4_4"/></StgValue>
</operation>

<operation id="1902" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1688  %tmp_100_4_4 = xor i1 %tmp_466, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_4"/></StgValue>
</operation>

<operation id="1903" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1689  %deleted_ones_4_4 = select i1 %carry_4_4_4, i1 %tmp_100_4_4, i1 %tmp_466

]]></Node>
<StgValue><ssdm name="deleted_ones_4_4"/></StgValue>
</operation>

<operation id="1904" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1690  %p_Result_27_4_4_no = xor i1 %tmp_468, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_4_no"/></StgValue>
</operation>

<operation id="1905" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1691  %tmp_101_4_4 = or i1 %tmp_470, %p_Result_27_4_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_4"/></StgValue>
</operation>

<operation id="1906" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1692  %p_not_i_4_4 = xor i1 %tmp_466, %carry_4_4_4

]]></Node>
<StgValue><ssdm name="p_not_i_4_4"/></StgValue>
</operation>

<operation id="1907" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1693  %brmerge_i_4_4 = or i1 %tmp_470, %p_not_i_4_4

]]></Node>
<StgValue><ssdm name="brmerge_i_4_4"/></StgValue>
</operation>

<operation id="1908" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1694  %overflow_4_4 = and i1 %brmerge_i_4_4, %tmp_100_4_4

]]></Node>
<StgValue><ssdm name="overflow_4_4"/></StgValue>
</operation>

<operation id="1909" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1695  %brmerge40_demorgan_i_34 = and i1 %tmp_470, %deleted_ones_4_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_34"/></StgValue>
</operation>

<operation id="1910" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1696  %tmp65 = xor i1 %brmerge40_demorgan_i_34, %tmp_101_4_4

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1911" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1697  %underflow_4_4 = and i1 %tmp65, %tmp_466

]]></Node>
<StgValue><ssdm name="underflow_4_4"/></StgValue>
</operation>

<operation id="1912" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1698  %brmerge_i_i_4_4 = or i1 %underflow_4_4, %overflow_4_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_4"/></StgValue>
</operation>

<operation id="1913" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1699  %tmp66 = or i1 %brmerge40_demorgan_i_34, %tmp_100_4_4

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1914" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1700  %underflow_not_4_4 = or i1 %tmp66, %carry_4_4_4

]]></Node>
<StgValue><ssdm name="underflow_not_4_4"/></StgValue>
</operation>

<operation id="1915" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1701  %p_Val2_13_mux_4_4 = select i1 %brmerge_i_i_4_4, i26 33554431, i26 %p_Val2_13_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_4"/></StgValue>
</operation>

<operation id="1916" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1702  %p_Val2_13_4_4_118 = select i1 %underflow_4_4, i26 -33554432, i26 %p_Val2_13_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_4_118"/></StgValue>
</operation>

<operation id="1917" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1703  %p_Val2_15_4_4 = select i1 %underflow_not_4_4, i26 %p_Val2_13_mux_4_4, i26 %p_Val2_13_4_4_118

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_4"/></StgValue>
</operation>

<operation id="1918" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1718  %WEIGHT1_4_5_V_load = load i8* %WEIGHT1_4_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_5_V_load"/></StgValue>
</operation>

<operation id="1919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1719  %OP1_V_4_5 = sext i8 %WEIGHT1_4_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_5"/></StgValue>
</operation>

<operation id="1920" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1720  %p_Val2_4_5 = mul nsw i34 %OP1_V_4_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_4_5"/></StgValue>
</operation>

<operation id="1921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1721  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1722  %p_Val2_12_4_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_5"/></StgValue>
</operation>

<operation id="1923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1723  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1724  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1725  %tmp_476 = trunc i34 %p_Val2_4_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1926" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1726  %tmp_186 = or i1 %tmp_476, %tmp_474

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1727  %tmp_187 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1728  %tmp_188 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_187, i1 %tmp_186)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1929" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1729  %tmp_95_4_5 = icmp ne i6 %tmp_188, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_5"/></StgValue>
</operation>

<operation id="1930" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1730  %qb_assign_4_5 = and i1 %tmp_95_4_5, %tmp_473

]]></Node>
<StgValue><ssdm name="qb_assign_4_5"/></StgValue>
</operation>

<operation id="1931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1731  %tmp_96_4_5 = zext i1 %qb_assign_4_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_5"/></StgValue>
</operation>

<operation id="1932" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1732  %p_Val2_13_4_5 = add i26 %tmp_96_4_5, %p_Val2_12_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_5"/></StgValue>
</operation>

<operation id="1933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1733  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1934" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1734  %tmp_98_4_5 = xor i1 %tmp_477, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_5"/></StgValue>
</operation>

<operation id="1935" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1735  %carry_4_4_5 = and i1 %tmp_475, %tmp_98_4_5

]]></Node>
<StgValue><ssdm name="carry_4_4_5"/></StgValue>
</operation>

<operation id="1936" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1736  %tmp_100_4_5 = xor i1 %tmp_473, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_5"/></StgValue>
</operation>

<operation id="1937" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1737  %deleted_ones_4_5 = select i1 %carry_4_4_5, i1 %tmp_100_4_5, i1 %tmp_473

]]></Node>
<StgValue><ssdm name="deleted_ones_4_5"/></StgValue>
</operation>

<operation id="1938" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1738  %p_Result_27_4_5_no = xor i1 %tmp_475, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_5_no"/></StgValue>
</operation>

<operation id="1939" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1739  %tmp_101_4_5 = or i1 %tmp_477, %p_Result_27_4_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_5"/></StgValue>
</operation>

<operation id="1940" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1740  %p_not_i_4_5 = xor i1 %tmp_473, %carry_4_4_5

]]></Node>
<StgValue><ssdm name="p_not_i_4_5"/></StgValue>
</operation>

<operation id="1941" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1741  %brmerge_i_4_5 = or i1 %tmp_477, %p_not_i_4_5

]]></Node>
<StgValue><ssdm name="brmerge_i_4_5"/></StgValue>
</operation>

<operation id="1942" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1742  %overflow_4_5 = and i1 %brmerge_i_4_5, %tmp_100_4_5

]]></Node>
<StgValue><ssdm name="overflow_4_5"/></StgValue>
</operation>

<operation id="1943" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1743  %brmerge40_demorgan_i_35 = and i1 %tmp_477, %deleted_ones_4_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_35"/></StgValue>
</operation>

<operation id="1944" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1744  %tmp67 = xor i1 %brmerge40_demorgan_i_35, %tmp_101_4_5

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1945" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1745  %underflow_4_5 = and i1 %tmp67, %tmp_473

]]></Node>
<StgValue><ssdm name="underflow_4_5"/></StgValue>
</operation>

<operation id="1946" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1746  %brmerge_i_i_4_5 = or i1 %underflow_4_5, %overflow_4_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_5"/></StgValue>
</operation>

<operation id="1947" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1747  %tmp68 = or i1 %brmerge40_demorgan_i_35, %tmp_100_4_5

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="1948" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1748  %underflow_not_4_5 = or i1 %tmp68, %carry_4_4_5

]]></Node>
<StgValue><ssdm name="underflow_not_4_5"/></StgValue>
</operation>

<operation id="1949" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1749  %p_Val2_13_mux_4_5 = select i1 %brmerge_i_i_4_5, i26 33554431, i26 %p_Val2_13_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_5"/></StgValue>
</operation>

<operation id="1950" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1750  %p_Val2_13_4_5_120 = select i1 %underflow_4_5, i26 -33554432, i26 %p_Val2_13_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_5_120"/></StgValue>
</operation>

<operation id="1951" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1751  %p_Val2_15_4_5 = select i1 %underflow_not_4_5, i26 %p_Val2_13_mux_4_5, i26 %p_Val2_13_4_5_120

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_5"/></StgValue>
</operation>

<operation id="1952" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1766  %WEIGHT1_4_6_V_load = load i8* %WEIGHT1_4_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_4_6_V_load"/></StgValue>
</operation>

<operation id="1953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1767  %OP1_V_4_6 = sext i8 %WEIGHT1_4_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_4_6"/></StgValue>
</operation>

<operation id="1954" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1768  %p_Val2_4_6 = mul nsw i34 %OP1_V_4_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_4_6"/></StgValue>
</operation>

<operation id="1955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1769  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1770  %p_Val2_12_4_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_4_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_4_6"/></StgValue>
</operation>

<operation id="1957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1771  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1772  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_4_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1773  %tmp_483 = trunc i34 %p_Val2_4_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1960" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1774  %tmp_190 = or i1 %tmp_483, %tmp_481

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1775  %tmp_191 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_4_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1776  %tmp_192 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_191, i1 %tmp_190)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1963" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1777  %tmp_95_4_6 = icmp ne i6 %tmp_192, 0

]]></Node>
<StgValue><ssdm name="tmp_95_4_6"/></StgValue>
</operation>

<operation id="1964" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1778  %qb_assign_4_6 = and i1 %tmp_95_4_6, %tmp_480

]]></Node>
<StgValue><ssdm name="qb_assign_4_6"/></StgValue>
</operation>

<operation id="1965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1779  %tmp_96_4_6 = zext i1 %qb_assign_4_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_4_6"/></StgValue>
</operation>

<operation id="1966" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1780  %p_Val2_13_4_6 = add i26 %tmp_96_4_6, %p_Val2_12_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_6"/></StgValue>
</operation>

<operation id="1967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1781  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_4_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1968" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1782  %tmp_98_4_6 = xor i1 %tmp_484, true

]]></Node>
<StgValue><ssdm name="tmp_98_4_6"/></StgValue>
</operation>

<operation id="1969" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1783  %carry_4_4_6 = and i1 %tmp_482, %tmp_98_4_6

]]></Node>
<StgValue><ssdm name="carry_4_4_6"/></StgValue>
</operation>

<operation id="1970" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1784  %tmp_100_4_6 = xor i1 %tmp_480, true

]]></Node>
<StgValue><ssdm name="tmp_100_4_6"/></StgValue>
</operation>

<operation id="1971" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1785  %deleted_ones_4_6 = select i1 %carry_4_4_6, i1 %tmp_100_4_6, i1 %tmp_480

]]></Node>
<StgValue><ssdm name="deleted_ones_4_6"/></StgValue>
</operation>

<operation id="1972" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1786  %p_Result_27_4_6_no = xor i1 %tmp_482, true

]]></Node>
<StgValue><ssdm name="p_Result_27_4_6_no"/></StgValue>
</operation>

<operation id="1973" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1787  %tmp_101_4_6 = or i1 %tmp_484, %p_Result_27_4_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_4_6"/></StgValue>
</operation>

<operation id="1974" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1788  %p_not_i_4_6 = xor i1 %tmp_480, %carry_4_4_6

]]></Node>
<StgValue><ssdm name="p_not_i_4_6"/></StgValue>
</operation>

<operation id="1975" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1789  %brmerge_i_4_6 = or i1 %tmp_484, %p_not_i_4_6

]]></Node>
<StgValue><ssdm name="brmerge_i_4_6"/></StgValue>
</operation>

<operation id="1976" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1790  %overflow_4_6 = and i1 %brmerge_i_4_6, %tmp_100_4_6

]]></Node>
<StgValue><ssdm name="overflow_4_6"/></StgValue>
</operation>

<operation id="1977" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1791  %brmerge40_demorgan_i_36 = and i1 %tmp_484, %deleted_ones_4_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_36"/></StgValue>
</operation>

<operation id="1978" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1792  %tmp69 = xor i1 %brmerge40_demorgan_i_36, %tmp_101_4_6

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1979" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1793  %underflow_4_6 = and i1 %tmp69, %tmp_480

]]></Node>
<StgValue><ssdm name="underflow_4_6"/></StgValue>
</operation>

<operation id="1980" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1794  %brmerge_i_i_4_6 = or i1 %underflow_4_6, %overflow_4_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4_6"/></StgValue>
</operation>

<operation id="1981" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1795  %tmp70 = or i1 %brmerge40_demorgan_i_36, %tmp_100_4_6

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1982" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1796  %underflow_not_4_6 = or i1 %tmp70, %carry_4_4_6

]]></Node>
<StgValue><ssdm name="underflow_not_4_6"/></StgValue>
</operation>

<operation id="1983" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1797  %p_Val2_13_mux_4_6 = select i1 %brmerge_i_i_4_6, i26 33554431, i26 %p_Val2_13_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_4_6"/></StgValue>
</operation>

<operation id="1984" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1798  %p_Val2_13_4_6_122 = select i1 %underflow_4_6, i26 -33554432, i26 %p_Val2_13_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_4_6_122"/></StgValue>
</operation>

<operation id="1985" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1799  %p_Val2_15_4_6 = select i1 %underflow_not_4_6, i26 %p_Val2_13_mux_4_6, i26 %p_Val2_13_4_6_122

]]></Node>
<StgValue><ssdm name="p_Val2_15_4_6"/></StgValue>
</operation>

<operation id="1986" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="26" op_0_bw="8">
<![CDATA[
.reset81:1849  %OFM_5_V_load = load i26* %OFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_5_V_load"/></StgValue>
</operation>

<operation id="1987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1850  %tmp_103_5 = sext i26 %OFM_5_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5"/></StgValue>
</operation>

<operation id="1988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1851  %tmp_104_5 = sext i26 %p_Val2_15_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5"/></StgValue>
</operation>

<operation id="1989" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1852  %p_Val2_16_5 = add i27 %tmp_104_5, %tmp_103_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_5"/></StgValue>
</operation>

<operation id="1990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1853  %tmp_492 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1991" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1854  %p_Val2_17_5 = add i26 %p_Val2_15_5, %OFM_5_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_5"/></StgValue>
</operation>

<operation id="1992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1855  %tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1993" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1856  %tmp_108_5 = xor i1 %tmp_493, true

]]></Node>
<StgValue><ssdm name="tmp_108_5"/></StgValue>
</operation>

<operation id="1994" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1857  %underflow_3_5 = and i1 %tmp_492, %tmp_108_5

]]></Node>
<StgValue><ssdm name="underflow_3_5"/></StgValue>
</operation>

<operation id="1995" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1858  %brmerge_i_i3_5 = xor i1 %tmp_492, %tmp_493

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5"/></StgValue>
</operation>

<operation id="1996" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1859  %isneg_not_5 = xor i1 %tmp_492, true

]]></Node>
<StgValue><ssdm name="isneg_not_5"/></StgValue>
</operation>

<operation id="1997" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1860  %brmerge8_5 = or i1 %tmp_493, %isneg_not_5

]]></Node>
<StgValue><ssdm name="brmerge8_5"/></StgValue>
</operation>

<operation id="1998" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1861  %p_Val2_17_mux_5 = select i1 %brmerge_i_i3_5, i26 33554431, i26 %p_Val2_17_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5"/></StgValue>
</operation>

<operation id="1999" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1862  %p_Val2_17_5_125 = select i1 %underflow_3_5, i26 -33554432, i26 %p_Val2_17_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_125"/></StgValue>
</operation>

<operation id="2000" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1863  %p_Val2_14_5_1 = select i1 %brmerge8_5, i26 %p_Val2_17_mux_5, i26 %p_Val2_17_5_125

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_1"/></StgValue>
</operation>

<operation id="2001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1898  %tmp_103_5_1 = sext i26 %p_Val2_14_5_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_1"/></StgValue>
</operation>

<operation id="2002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1899  %tmp_104_5_1 = sext i26 %p_Val2_15_5_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_1"/></StgValue>
</operation>

<operation id="2003" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1900  %p_Val2_16_5_1 = add i27 %tmp_104_5_1, %tmp_103_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_1"/></StgValue>
</operation>

<operation id="2004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1901  %tmp_499 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2005" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1902  %p_Val2_17_5_1 = add i26 %p_Val2_14_5_1, %p_Val2_15_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_1"/></StgValue>
</operation>

<operation id="2006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1903  %tmp_500 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2007" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1904  %tmp_108_5_1 = xor i1 %tmp_500, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_1"/></StgValue>
</operation>

<operation id="2008" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1905  %underflow_3_5_1 = and i1 %tmp_499, %tmp_108_5_1

]]></Node>
<StgValue><ssdm name="underflow_3_5_1"/></StgValue>
</operation>

<operation id="2009" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1906  %brmerge_i_i3_5_1 = xor i1 %tmp_499, %tmp_500

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_1"/></StgValue>
</operation>

<operation id="2010" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1907  %isneg_not_5_1 = xor i1 %tmp_499, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_1"/></StgValue>
</operation>

<operation id="2011" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1908  %brmerge8_5_1 = or i1 %tmp_500, %isneg_not_5_1

]]></Node>
<StgValue><ssdm name="brmerge8_5_1"/></StgValue>
</operation>

<operation id="2012" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1909  %p_Val2_17_mux_5_1 = select i1 %brmerge_i_i3_5_1, i26 33554431, i26 %p_Val2_17_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_1"/></StgValue>
</operation>

<operation id="2013" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1910  %p_Val2_17_5_1_127 = select i1 %underflow_3_5_1, i26 -33554432, i26 %p_Val2_17_5_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_1_127"/></StgValue>
</operation>

<operation id="2014" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1911  %p_Val2_14_5_2 = select i1 %brmerge8_5_1, i26 %p_Val2_17_mux_5_1, i26 %p_Val2_17_5_1_127

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_2"/></StgValue>
</operation>

<operation id="2015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1946  %tmp_103_5_2 = sext i26 %p_Val2_14_5_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_2"/></StgValue>
</operation>

<operation id="2016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1947  %tmp_104_5_2 = sext i26 %p_Val2_15_5_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_2"/></StgValue>
</operation>

<operation id="2017" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1948  %p_Val2_16_5_2 = add i27 %tmp_104_5_2, %tmp_103_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_2"/></StgValue>
</operation>

<operation id="2018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1949  %tmp_506 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2019" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1950  %p_Val2_17_5_2 = add i26 %p_Val2_14_5_2, %p_Val2_15_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_2"/></StgValue>
</operation>

<operation id="2020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1951  %tmp_507 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2021" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1952  %tmp_108_5_2 = xor i1 %tmp_507, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_2"/></StgValue>
</operation>

<operation id="2022" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1953  %underflow_3_5_2 = and i1 %tmp_506, %tmp_108_5_2

]]></Node>
<StgValue><ssdm name="underflow_3_5_2"/></StgValue>
</operation>

<operation id="2023" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1954  %brmerge_i_i3_5_2 = xor i1 %tmp_506, %tmp_507

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_2"/></StgValue>
</operation>

<operation id="2024" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1955  %isneg_not_5_2 = xor i1 %tmp_506, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_2"/></StgValue>
</operation>

<operation id="2025" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1956  %brmerge8_5_2 = or i1 %tmp_507, %isneg_not_5_2

]]></Node>
<StgValue><ssdm name="brmerge8_5_2"/></StgValue>
</operation>

<operation id="2026" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1957  %p_Val2_17_mux_5_2 = select i1 %brmerge_i_i3_5_2, i26 33554431, i26 %p_Val2_17_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_2"/></StgValue>
</operation>

<operation id="2027" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1958  %p_Val2_17_5_2_129 = select i1 %underflow_3_5_2, i26 -33554432, i26 %p_Val2_17_5_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_2_129"/></StgValue>
</operation>

<operation id="2028" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1959  %p_Val2_14_5_3 = select i1 %brmerge8_5_2, i26 %p_Val2_17_mux_5_2, i26 %p_Val2_17_5_2_129

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_3"/></StgValue>
</operation>

<operation id="2029" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="7">
<![CDATA[
.reset81:1960  %WEIGHT1_5_3_V_load = load i8* %WEIGHT1_5_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_3_V_load"/></StgValue>
</operation>

<operation id="2030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="34" op_0_bw="8">
<![CDATA[
.reset81:1961  %OP1_V_5_3 = sext i8 %WEIGHT1_5_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_3"/></StgValue>
</operation>

<operation id="2031" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:1962  %p_Val2_5_3 = mul nsw i34 %OP1_V_5_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="2032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1963  %tmp_508 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1964  %p_Val2_12_5_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_3"/></StgValue>
</operation>

<operation id="2034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1965  %tmp_509 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="2035" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:1966  %tmp_510 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="34">
<![CDATA[
.reset81:1967  %tmp_511 = trunc i34 %p_Val2_5_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2037" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1968  %tmp_206 = or i1 %tmp_511, %tmp_509

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2038" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:1969  %tmp_207 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2039" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:1970  %tmp_208 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_207, i1 %tmp_206)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2040" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:1971  %tmp_95_5_3 = icmp ne i6 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_3"/></StgValue>
</operation>

<operation id="2041" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1972  %qb_assign_5_3 = and i1 %tmp_95_5_3, %tmp_508

]]></Node>
<StgValue><ssdm name="qb_assign_5_3"/></StgValue>
</operation>

<operation id="2042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="26" op_0_bw="1">
<![CDATA[
.reset81:1973  %tmp_96_5_3 = zext i1 %qb_assign_5_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_3"/></StgValue>
</operation>

<operation id="2043" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1974  %p_Val2_13_5_3 = add i26 %tmp_96_5_3, %p_Val2_12_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_3"/></StgValue>
</operation>

<operation id="2044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1975  %tmp_512 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2045" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1976  %tmp_98_5_3 = xor i1 %tmp_512, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_3"/></StgValue>
</operation>

<operation id="2046" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1977  %carry_4_5_3 = and i1 %tmp_510, %tmp_98_5_3

]]></Node>
<StgValue><ssdm name="carry_4_5_3"/></StgValue>
</operation>

<operation id="2047" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1978  %tmp_100_5_3 = xor i1 %tmp_508, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_3"/></StgValue>
</operation>

<operation id="2048" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:1979  %deleted_ones_5_3 = select i1 %carry_4_5_3, i1 %tmp_100_5_3, i1 %tmp_508

]]></Node>
<StgValue><ssdm name="deleted_ones_5_3"/></StgValue>
</operation>

<operation id="2049" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1980  %p_Result_27_5_3_no = xor i1 %tmp_510, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_3_no"/></StgValue>
</operation>

<operation id="2050" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1981  %tmp_101_5_3 = or i1 %tmp_512, %p_Result_27_5_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_3"/></StgValue>
</operation>

<operation id="2051" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1982  %p_not_i_5_3 = xor i1 %tmp_508, %carry_4_5_3

]]></Node>
<StgValue><ssdm name="p_not_i_5_3"/></StgValue>
</operation>

<operation id="2052" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1983  %brmerge_i_5_3 = or i1 %tmp_512, %p_not_i_5_3

]]></Node>
<StgValue><ssdm name="brmerge_i_5_3"/></StgValue>
</operation>

<operation id="2053" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1984  %overflow_5_3 = and i1 %brmerge_i_5_3, %tmp_100_5_3

]]></Node>
<StgValue><ssdm name="overflow_5_3"/></StgValue>
</operation>

<operation id="2054" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1985  %brmerge40_demorgan_i_39 = and i1 %tmp_512, %deleted_ones_5_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_39"/></StgValue>
</operation>

<operation id="2055" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1986  %tmp77 = xor i1 %brmerge40_demorgan_i_39, %tmp_101_5_3

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="2056" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1987  %underflow_5_3 = and i1 %tmp77, %tmp_508

]]></Node>
<StgValue><ssdm name="underflow_5_3"/></StgValue>
</operation>

<operation id="2057" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1988  %brmerge_i_i_5_3 = or i1 %underflow_5_3, %overflow_5_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_3"/></StgValue>
</operation>

<operation id="2058" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1989  %tmp78 = or i1 %brmerge40_demorgan_i_39, %tmp_100_5_3

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="2059" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1990  %underflow_not_5_3 = or i1 %tmp78, %carry_4_5_3

]]></Node>
<StgValue><ssdm name="underflow_not_5_3"/></StgValue>
</operation>

<operation id="2060" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1991  %p_Val2_13_mux_5_3 = select i1 %brmerge_i_i_5_3, i26 33554431, i26 %p_Val2_13_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_3"/></StgValue>
</operation>

<operation id="2061" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1992  %p_Val2_13_5_3_130 = select i1 %underflow_5_3, i26 -33554432, i26 %p_Val2_13_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_3_130"/></StgValue>
</operation>

<operation id="2062" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1993  %p_Val2_15_5_3 = select i1 %underflow_not_5_3, i26 %p_Val2_13_mux_5_3, i26 %p_Val2_13_5_3_130

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_3"/></StgValue>
</operation>

<operation id="2063" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1994  %tmp_103_5_3 = sext i26 %p_Val2_14_5_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_3"/></StgValue>
</operation>

<operation id="2064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1995  %tmp_104_5_3 = sext i26 %p_Val2_15_5_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_3"/></StgValue>
</operation>

<operation id="2065" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1996  %p_Val2_16_5_3 = add i27 %tmp_104_5_3, %tmp_103_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_3"/></StgValue>
</operation>

<operation id="2066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1997  %tmp_513 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2067" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1998  %p_Val2_17_5_3 = add i26 %p_Val2_14_5_3, %p_Val2_15_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_3"/></StgValue>
</operation>

<operation id="2068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1999  %tmp_514 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="2069" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2008  %WEIGHT1_5_4_V_load = load i8* %WEIGHT1_5_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_4_V_load"/></StgValue>
</operation>

<operation id="2070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2009  %OP1_V_5_4 = sext i8 %WEIGHT1_5_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_4"/></StgValue>
</operation>

<operation id="2071" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2010  %p_Val2_5_4 = mul nsw i34 %OP1_V_5_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_5_4"/></StgValue>
</operation>

<operation id="2072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2011  %tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2073" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2012  %p_Val2_12_5_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_4"/></StgValue>
</operation>

<operation id="2074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2013  %tmp_516 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2075" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2014  %tmp_517 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="2076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2015  %tmp_518 = trunc i34 %p_Val2_5_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2077" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2016  %tmp_210 = or i1 %tmp_518, %tmp_516

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2017  %tmp_211 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2079" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2018  %tmp_212 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_211, i1 %tmp_210)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2080" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2019  %tmp_95_5_4 = icmp ne i6 %tmp_212, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_4"/></StgValue>
</operation>

<operation id="2081" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2020  %qb_assign_5_4 = and i1 %tmp_95_5_4, %tmp_515

]]></Node>
<StgValue><ssdm name="qb_assign_5_4"/></StgValue>
</operation>

<operation id="2082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2021  %tmp_96_5_4 = zext i1 %qb_assign_5_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_4"/></StgValue>
</operation>

<operation id="2083" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2022  %p_Val2_13_5_4 = add i26 %tmp_96_5_4, %p_Val2_12_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_4"/></StgValue>
</operation>

<operation id="2084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2023  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="2085" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2024  %tmp_98_5_4 = xor i1 %tmp_519, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_4"/></StgValue>
</operation>

<operation id="2086" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2025  %carry_4_5_4 = and i1 %tmp_517, %tmp_98_5_4

]]></Node>
<StgValue><ssdm name="carry_4_5_4"/></StgValue>
</operation>

<operation id="2087" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2026  %tmp_100_5_4 = xor i1 %tmp_515, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_4"/></StgValue>
</operation>

<operation id="2088" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2027  %deleted_ones_5_4 = select i1 %carry_4_5_4, i1 %tmp_100_5_4, i1 %tmp_515

]]></Node>
<StgValue><ssdm name="deleted_ones_5_4"/></StgValue>
</operation>

<operation id="2089" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2028  %p_Result_27_5_4_no = xor i1 %tmp_517, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_4_no"/></StgValue>
</operation>

<operation id="2090" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2029  %tmp_101_5_4 = or i1 %tmp_519, %p_Result_27_5_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_4"/></StgValue>
</operation>

<operation id="2091" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2030  %p_not_i_5_4 = xor i1 %tmp_515, %carry_4_5_4

]]></Node>
<StgValue><ssdm name="p_not_i_5_4"/></StgValue>
</operation>

<operation id="2092" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2031  %brmerge_i_5_4 = or i1 %tmp_519, %p_not_i_5_4

]]></Node>
<StgValue><ssdm name="brmerge_i_5_4"/></StgValue>
</operation>

<operation id="2093" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2032  %overflow_5_4 = and i1 %brmerge_i_5_4, %tmp_100_5_4

]]></Node>
<StgValue><ssdm name="overflow_5_4"/></StgValue>
</operation>

<operation id="2094" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2033  %brmerge40_demorgan_i_40 = and i1 %tmp_519, %deleted_ones_5_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_40"/></StgValue>
</operation>

<operation id="2095" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2034  %tmp79 = xor i1 %brmerge40_demorgan_i_40, %tmp_101_5_4

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="2096" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2035  %underflow_5_4 = and i1 %tmp79, %tmp_515

]]></Node>
<StgValue><ssdm name="underflow_5_4"/></StgValue>
</operation>

<operation id="2097" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2036  %brmerge_i_i_5_4 = or i1 %underflow_5_4, %overflow_5_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_4"/></StgValue>
</operation>

<operation id="2098" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2037  %tmp80 = or i1 %brmerge40_demorgan_i_40, %tmp_100_5_4

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2099" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2038  %underflow_not_5_4 = or i1 %tmp80, %carry_4_5_4

]]></Node>
<StgValue><ssdm name="underflow_not_5_4"/></StgValue>
</operation>

<operation id="2100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2039  %p_Val2_13_mux_5_4 = select i1 %brmerge_i_i_5_4, i26 33554431, i26 %p_Val2_13_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_4"/></StgValue>
</operation>

<operation id="2101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2040  %p_Val2_13_5_4_132 = select i1 %underflow_5_4, i26 -33554432, i26 %p_Val2_13_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_4_132"/></StgValue>
</operation>

<operation id="2102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2041  %p_Val2_15_5_4 = select i1 %underflow_not_5_4, i26 %p_Val2_13_mux_5_4, i26 %p_Val2_13_5_4_132

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_4"/></StgValue>
</operation>

<operation id="2103" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2056  %WEIGHT1_5_5_V_load = load i8* %WEIGHT1_5_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_5_V_load"/></StgValue>
</operation>

<operation id="2104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2057  %OP1_V_5_5 = sext i8 %WEIGHT1_5_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_5"/></StgValue>
</operation>

<operation id="2105" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2058  %p_Val2_5_5 = mul nsw i34 %OP1_V_5_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_5_5"/></StgValue>
</operation>

<operation id="2106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2059  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="2107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2060  %p_Val2_12_5_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_5"/></StgValue>
</operation>

<operation id="2108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2061  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2062  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="2110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2063  %tmp_525 = trunc i34 %p_Val2_5_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="2111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2064  %tmp_214 = or i1 %tmp_525, %tmp_523

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2065  %tmp_215 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2066  %tmp_216 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_215, i1 %tmp_214)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2067  %tmp_95_5_5 = icmp ne i6 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_5"/></StgValue>
</operation>

<operation id="2115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2068  %qb_assign_5_5 = and i1 %tmp_95_5_5, %tmp_522

]]></Node>
<StgValue><ssdm name="qb_assign_5_5"/></StgValue>
</operation>

<operation id="2116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2069  %tmp_96_5_5 = zext i1 %qb_assign_5_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_5"/></StgValue>
</operation>

<operation id="2117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2070  %p_Val2_13_5_5 = add i26 %tmp_96_5_5, %p_Val2_12_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_5"/></StgValue>
</operation>

<operation id="2118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2071  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="2119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2072  %tmp_98_5_5 = xor i1 %tmp_526, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_5"/></StgValue>
</operation>

<operation id="2120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2073  %carry_4_5_5 = and i1 %tmp_524, %tmp_98_5_5

]]></Node>
<StgValue><ssdm name="carry_4_5_5"/></StgValue>
</operation>

<operation id="2121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2074  %tmp_100_5_5 = xor i1 %tmp_522, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_5"/></StgValue>
</operation>

<operation id="2122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2075  %deleted_ones_5_5 = select i1 %carry_4_5_5, i1 %tmp_100_5_5, i1 %tmp_522

]]></Node>
<StgValue><ssdm name="deleted_ones_5_5"/></StgValue>
</operation>

<operation id="2123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2076  %p_Result_27_5_5_no = xor i1 %tmp_524, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_5_no"/></StgValue>
</operation>

<operation id="2124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2077  %tmp_101_5_5 = or i1 %tmp_526, %p_Result_27_5_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_5"/></StgValue>
</operation>

<operation id="2125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2078  %p_not_i_5_5 = xor i1 %tmp_522, %carry_4_5_5

]]></Node>
<StgValue><ssdm name="p_not_i_5_5"/></StgValue>
</operation>

<operation id="2126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2079  %brmerge_i_5_5 = or i1 %tmp_526, %p_not_i_5_5

]]></Node>
<StgValue><ssdm name="brmerge_i_5_5"/></StgValue>
</operation>

<operation id="2127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2080  %overflow_5_5 = and i1 %brmerge_i_5_5, %tmp_100_5_5

]]></Node>
<StgValue><ssdm name="overflow_5_5"/></StgValue>
</operation>

<operation id="2128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2081  %brmerge40_demorgan_i_41 = and i1 %tmp_526, %deleted_ones_5_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_41"/></StgValue>
</operation>

<operation id="2129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2082  %tmp81 = xor i1 %brmerge40_demorgan_i_41, %tmp_101_5_5

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="2130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2083  %underflow_5_5 = and i1 %tmp81, %tmp_522

]]></Node>
<StgValue><ssdm name="underflow_5_5"/></StgValue>
</operation>

<operation id="2131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2084  %brmerge_i_i_5_5 = or i1 %underflow_5_5, %overflow_5_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_5"/></StgValue>
</operation>

<operation id="2132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2085  %tmp82 = or i1 %brmerge40_demorgan_i_41, %tmp_100_5_5

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="2133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2086  %underflow_not_5_5 = or i1 %tmp82, %carry_4_5_5

]]></Node>
<StgValue><ssdm name="underflow_not_5_5"/></StgValue>
</operation>

<operation id="2134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2087  %p_Val2_13_mux_5_5 = select i1 %brmerge_i_i_5_5, i26 33554431, i26 %p_Val2_13_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_5"/></StgValue>
</operation>

<operation id="2135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2088  %p_Val2_13_5_5_134 = select i1 %underflow_5_5, i26 -33554432, i26 %p_Val2_13_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_5_134"/></StgValue>
</operation>

<operation id="2136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2089  %p_Val2_15_5_5 = select i1 %underflow_not_5_5, i26 %p_Val2_13_mux_5_5, i26 %p_Val2_13_5_5_134

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_5"/></StgValue>
</operation>

<operation id="2137" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2104  %WEIGHT1_5_6_V_load = load i8* %WEIGHT1_5_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_5_6_V_load"/></StgValue>
</operation>

<operation id="2138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2105  %OP1_V_5_6 = sext i8 %WEIGHT1_5_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_5_6"/></StgValue>
</operation>

<operation id="2139" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2106  %p_Val2_5_6 = mul nsw i34 %OP1_V_5_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_5_6"/></StgValue>
</operation>

<operation id="2140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2107  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="2141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2108  %p_Val2_12_5_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_5_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_5_6"/></StgValue>
</operation>

<operation id="2142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2109  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="2143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2110  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_5_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="2144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2111  %tmp_532 = trunc i34 %p_Val2_5_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="2145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2112  %tmp_218 = or i1 %tmp_532, %tmp_530

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2113  %tmp_219 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_5_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2114  %tmp_220 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_219, i1 %tmp_218)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2148" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2115  %tmp_95_5_6 = icmp ne i6 %tmp_220, 0

]]></Node>
<StgValue><ssdm name="tmp_95_5_6"/></StgValue>
</operation>

<operation id="2149" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2116  %qb_assign_5_6 = and i1 %tmp_95_5_6, %tmp_529

]]></Node>
<StgValue><ssdm name="qb_assign_5_6"/></StgValue>
</operation>

<operation id="2150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2117  %tmp_96_5_6 = zext i1 %qb_assign_5_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_5_6"/></StgValue>
</operation>

<operation id="2151" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2118  %p_Val2_13_5_6 = add i26 %tmp_96_5_6, %p_Val2_12_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_6"/></StgValue>
</operation>

<operation id="2152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2119  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_5_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="2153" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2120  %tmp_98_5_6 = xor i1 %tmp_533, true

]]></Node>
<StgValue><ssdm name="tmp_98_5_6"/></StgValue>
</operation>

<operation id="2154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2121  %carry_4_5_6 = and i1 %tmp_531, %tmp_98_5_6

]]></Node>
<StgValue><ssdm name="carry_4_5_6"/></StgValue>
</operation>

<operation id="2155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2122  %tmp_100_5_6 = xor i1 %tmp_529, true

]]></Node>
<StgValue><ssdm name="tmp_100_5_6"/></StgValue>
</operation>

<operation id="2156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2123  %deleted_ones_5_6 = select i1 %carry_4_5_6, i1 %tmp_100_5_6, i1 %tmp_529

]]></Node>
<StgValue><ssdm name="deleted_ones_5_6"/></StgValue>
</operation>

<operation id="2157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2124  %p_Result_27_5_6_no = xor i1 %tmp_531, true

]]></Node>
<StgValue><ssdm name="p_Result_27_5_6_no"/></StgValue>
</operation>

<operation id="2158" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2125  %tmp_101_5_6 = or i1 %tmp_533, %p_Result_27_5_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_5_6"/></StgValue>
</operation>

<operation id="2159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2126  %p_not_i_5_6 = xor i1 %tmp_529, %carry_4_5_6

]]></Node>
<StgValue><ssdm name="p_not_i_5_6"/></StgValue>
</operation>

<operation id="2160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2127  %brmerge_i_5_6 = or i1 %tmp_533, %p_not_i_5_6

]]></Node>
<StgValue><ssdm name="brmerge_i_5_6"/></StgValue>
</operation>

<operation id="2161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2128  %overflow_5_6 = and i1 %brmerge_i_5_6, %tmp_100_5_6

]]></Node>
<StgValue><ssdm name="overflow_5_6"/></StgValue>
</operation>

<operation id="2162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2129  %brmerge40_demorgan_i_42 = and i1 %tmp_533, %deleted_ones_5_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_42"/></StgValue>
</operation>

<operation id="2163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2130  %tmp83 = xor i1 %brmerge40_demorgan_i_42, %tmp_101_5_6

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2131  %underflow_5_6 = and i1 %tmp83, %tmp_529

]]></Node>
<StgValue><ssdm name="underflow_5_6"/></StgValue>
</operation>

<operation id="2165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2132  %brmerge_i_i_5_6 = or i1 %underflow_5_6, %overflow_5_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5_6"/></StgValue>
</operation>

<operation id="2166" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2133  %tmp84 = or i1 %brmerge40_demorgan_i_42, %tmp_100_5_6

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="2167" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2134  %underflow_not_5_6 = or i1 %tmp84, %carry_4_5_6

]]></Node>
<StgValue><ssdm name="underflow_not_5_6"/></StgValue>
</operation>

<operation id="2168" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2135  %p_Val2_13_mux_5_6 = select i1 %brmerge_i_i_5_6, i26 33554431, i26 %p_Val2_13_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_5_6"/></StgValue>
</operation>

<operation id="2169" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2136  %p_Val2_13_5_6_136 = select i1 %underflow_5_6, i26 -33554432, i26 %p_Val2_13_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_5_6_136"/></StgValue>
</operation>

<operation id="2170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2137  %p_Val2_15_5_6 = select i1 %underflow_not_5_6, i26 %p_Val2_13_mux_5_6, i26 %p_Val2_13_5_6_136

]]></Node>
<StgValue><ssdm name="p_Val2_15_5_6"/></StgValue>
</operation>

<operation id="2171" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="26" op_0_bw="8">
<![CDATA[
.reset81:2187  %OFM_6_V_load = load i26* %OFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_6_V_load"/></StgValue>
</operation>

<operation id="2172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2188  %tmp_103_6 = sext i26 %OFM_6_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6"/></StgValue>
</operation>

<operation id="2173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2189  %tmp_104_6 = sext i26 %p_Val2_15_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6"/></StgValue>
</operation>

<operation id="2174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2190  %p_Val2_16_6 = add i27 %tmp_104_6, %tmp_103_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_6"/></StgValue>
</operation>

<operation id="2175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2191  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="2176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2192  %p_Val2_17_6 = add i26 %p_Val2_15_6, %OFM_6_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_6"/></StgValue>
</operation>

<operation id="2177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2193  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="2178" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2194  %tmp_108_6 = xor i1 %tmp_542, true

]]></Node>
<StgValue><ssdm name="tmp_108_6"/></StgValue>
</operation>

<operation id="2179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2195  %underflow_3_6 = and i1 %tmp_541, %tmp_108_6

]]></Node>
<StgValue><ssdm name="underflow_3_6"/></StgValue>
</operation>

<operation id="2180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2196  %brmerge_i_i3_6 = xor i1 %tmp_541, %tmp_542

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6"/></StgValue>
</operation>

<operation id="2181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2197  %isneg_not_6 = xor i1 %tmp_541, true

]]></Node>
<StgValue><ssdm name="isneg_not_6"/></StgValue>
</operation>

<operation id="2182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2198  %brmerge8_6 = or i1 %tmp_542, %isneg_not_6

]]></Node>
<StgValue><ssdm name="brmerge8_6"/></StgValue>
</operation>

<operation id="2183" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2199  %p_Val2_17_mux_6 = select i1 %brmerge_i_i3_6, i26 33554431, i26 %p_Val2_17_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6"/></StgValue>
</operation>

<operation id="2184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2200  %p_Val2_17_6_139 = select i1 %underflow_3_6, i26 -33554432, i26 %p_Val2_17_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_139"/></StgValue>
</operation>

<operation id="2185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2201  %p_Val2_14_6_1 = select i1 %brmerge8_6, i26 %p_Val2_17_mux_6, i26 %p_Val2_17_6_139

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_1"/></StgValue>
</operation>

<operation id="2186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2236  %tmp_103_6_1 = sext i26 %p_Val2_14_6_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_1"/></StgValue>
</operation>

<operation id="2187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2237  %tmp_104_6_1 = sext i26 %p_Val2_15_6_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_1"/></StgValue>
</operation>

<operation id="2188" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2238  %p_Val2_16_6_1 = add i27 %tmp_104_6_1, %tmp_103_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_1"/></StgValue>
</operation>

<operation id="2189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2239  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="2190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2240  %p_Val2_17_6_1 = add i26 %p_Val2_14_6_1, %p_Val2_15_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_1"/></StgValue>
</operation>

<operation id="2191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2241  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="2192" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2242  %tmp_108_6_1 = xor i1 %tmp_549, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_1"/></StgValue>
</operation>

<operation id="2193" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2243  %underflow_3_6_1 = and i1 %tmp_548, %tmp_108_6_1

]]></Node>
<StgValue><ssdm name="underflow_3_6_1"/></StgValue>
</operation>

<operation id="2194" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2244  %brmerge_i_i3_6_1 = xor i1 %tmp_548, %tmp_549

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_1"/></StgValue>
</operation>

<operation id="2195" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2245  %isneg_not_6_1 = xor i1 %tmp_548, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_1"/></StgValue>
</operation>

<operation id="2196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2246  %brmerge8_6_1 = or i1 %tmp_549, %isneg_not_6_1

]]></Node>
<StgValue><ssdm name="brmerge8_6_1"/></StgValue>
</operation>

<operation id="2197" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2247  %p_Val2_17_mux_6_1 = select i1 %brmerge_i_i3_6_1, i26 33554431, i26 %p_Val2_17_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_1"/></StgValue>
</operation>

<operation id="2198" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2248  %p_Val2_17_6_1_141 = select i1 %underflow_3_6_1, i26 -33554432, i26 %p_Val2_17_6_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_1_141"/></StgValue>
</operation>

<operation id="2199" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2249  %p_Val2_14_6_2 = select i1 %brmerge8_6_1, i26 %p_Val2_17_mux_6_1, i26 %p_Val2_17_6_1_141

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_2"/></StgValue>
</operation>

<operation id="2200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2284  %tmp_103_6_2 = sext i26 %p_Val2_14_6_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_2"/></StgValue>
</operation>

<operation id="2201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2285  %tmp_104_6_2 = sext i26 %p_Val2_15_6_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_2"/></StgValue>
</operation>

<operation id="2202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2286  %p_Val2_16_6_2 = add i27 %tmp_104_6_2, %tmp_103_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_2"/></StgValue>
</operation>

<operation id="2203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2287  %tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="2204" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2288  %p_Val2_17_6_2 = add i26 %p_Val2_14_6_2, %p_Val2_15_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_2"/></StgValue>
</operation>

<operation id="2205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2289  %tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="2206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2290  %tmp_108_6_2 = xor i1 %tmp_556, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_2"/></StgValue>
</operation>

<operation id="2207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2291  %underflow_3_6_2 = and i1 %tmp_555, %tmp_108_6_2

]]></Node>
<StgValue><ssdm name="underflow_3_6_2"/></StgValue>
</operation>

<operation id="2208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2292  %brmerge_i_i3_6_2 = xor i1 %tmp_555, %tmp_556

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_2"/></StgValue>
</operation>

<operation id="2209" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2293  %isneg_not_6_2 = xor i1 %tmp_555, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_2"/></StgValue>
</operation>

<operation id="2210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2294  %brmerge8_6_2 = or i1 %tmp_556, %isneg_not_6_2

]]></Node>
<StgValue><ssdm name="brmerge8_6_2"/></StgValue>
</operation>

<operation id="2211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2295  %p_Val2_17_mux_6_2 = select i1 %brmerge_i_i3_6_2, i26 33554431, i26 %p_Val2_17_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_2"/></StgValue>
</operation>

<operation id="2212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2296  %p_Val2_17_6_2_143 = select i1 %underflow_3_6_2, i26 -33554432, i26 %p_Val2_17_6_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_2_143"/></StgValue>
</operation>

<operation id="2213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2297  %p_Val2_14_6_3 = select i1 %brmerge8_6_2, i26 %p_Val2_17_mux_6_2, i26 %p_Val2_17_6_2_143

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_3"/></StgValue>
</operation>

<operation id="2214" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2298  %WEIGHT1_6_3_V_load = load i8* %WEIGHT1_6_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_3_V_load"/></StgValue>
</operation>

<operation id="2215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2299  %OP1_V_6_3 = sext i8 %WEIGHT1_6_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_3"/></StgValue>
</operation>

<operation id="2216" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2300  %p_Val2_6_3 = mul nsw i34 %OP1_V_6_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_6_3"/></StgValue>
</operation>

<operation id="2217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2301  %tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="2218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2302  %p_Val2_12_6_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_3"/></StgValue>
</operation>

<operation id="2219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2303  %tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="2220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2304  %tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="2221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2305  %tmp_560 = trunc i34 %p_Val2_6_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="2222" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2306  %tmp_234 = or i1 %tmp_560, %tmp_558

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2307  %tmp_235 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2308  %tmp_236 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_235, i1 %tmp_234)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2225" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2309  %tmp_95_6_3 = icmp ne i6 %tmp_236, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_3"/></StgValue>
</operation>

<operation id="2226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2310  %qb_assign_6_3 = and i1 %tmp_95_6_3, %tmp_557

]]></Node>
<StgValue><ssdm name="qb_assign_6_3"/></StgValue>
</operation>

<operation id="2227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2311  %tmp_96_6_3 = zext i1 %qb_assign_6_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_3"/></StgValue>
</operation>

<operation id="2228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2312  %p_Val2_13_6_3 = add i26 %tmp_96_6_3, %p_Val2_12_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_3"/></StgValue>
</operation>

<operation id="2229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2313  %tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="2230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2314  %tmp_98_6_3 = xor i1 %tmp_561, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_3"/></StgValue>
</operation>

<operation id="2231" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2315  %carry_4_6_3 = and i1 %tmp_559, %tmp_98_6_3

]]></Node>
<StgValue><ssdm name="carry_4_6_3"/></StgValue>
</operation>

<operation id="2232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2316  %tmp_100_6_3 = xor i1 %tmp_557, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_3"/></StgValue>
</operation>

<operation id="2233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2317  %deleted_ones_6_3 = select i1 %carry_4_6_3, i1 %tmp_100_6_3, i1 %tmp_557

]]></Node>
<StgValue><ssdm name="deleted_ones_6_3"/></StgValue>
</operation>

<operation id="2234" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2318  %p_Result_27_6_3_no = xor i1 %tmp_559, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_3_no"/></StgValue>
</operation>

<operation id="2235" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2319  %tmp_101_6_3 = or i1 %tmp_561, %p_Result_27_6_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_3"/></StgValue>
</operation>

<operation id="2236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2320  %p_not_i_6_3 = xor i1 %tmp_557, %carry_4_6_3

]]></Node>
<StgValue><ssdm name="p_not_i_6_3"/></StgValue>
</operation>

<operation id="2237" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2321  %brmerge_i_6_3 = or i1 %tmp_561, %p_not_i_6_3

]]></Node>
<StgValue><ssdm name="brmerge_i_6_3"/></StgValue>
</operation>

<operation id="2238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2322  %overflow_6_3 = and i1 %brmerge_i_6_3, %tmp_100_6_3

]]></Node>
<StgValue><ssdm name="overflow_6_3"/></StgValue>
</operation>

<operation id="2239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2323  %brmerge40_demorgan_i_45 = and i1 %tmp_561, %deleted_ones_6_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_45"/></StgValue>
</operation>

<operation id="2240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2324  %tmp91 = xor i1 %brmerge40_demorgan_i_45, %tmp_101_6_3

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2325  %underflow_6_3 = and i1 %tmp91, %tmp_557

]]></Node>
<StgValue><ssdm name="underflow_6_3"/></StgValue>
</operation>

<operation id="2242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2326  %brmerge_i_i_6_3 = or i1 %underflow_6_3, %overflow_6_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_3"/></StgValue>
</operation>

<operation id="2243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2327  %tmp92 = or i1 %brmerge40_demorgan_i_45, %tmp_100_6_3

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2328  %underflow_not_6_3 = or i1 %tmp92, %carry_4_6_3

]]></Node>
<StgValue><ssdm name="underflow_not_6_3"/></StgValue>
</operation>

<operation id="2245" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2329  %p_Val2_13_mux_6_3 = select i1 %brmerge_i_i_6_3, i26 33554431, i26 %p_Val2_13_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_3"/></StgValue>
</operation>

<operation id="2246" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2330  %p_Val2_13_6_3_144 = select i1 %underflow_6_3, i26 -33554432, i26 %p_Val2_13_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_3_144"/></StgValue>
</operation>

<operation id="2247" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2331  %p_Val2_15_6_3 = select i1 %underflow_not_6_3, i26 %p_Val2_13_mux_6_3, i26 %p_Val2_13_6_3_144

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_3"/></StgValue>
</operation>

<operation id="2248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2332  %tmp_103_6_3 = sext i26 %p_Val2_14_6_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_3"/></StgValue>
</operation>

<operation id="2249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2333  %tmp_104_6_3 = sext i26 %p_Val2_15_6_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_3"/></StgValue>
</operation>

<operation id="2250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2334  %p_Val2_16_6_3 = add i27 %tmp_104_6_3, %tmp_103_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_3"/></StgValue>
</operation>

<operation id="2251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2335  %tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="2252" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2336  %p_Val2_17_6_3 = add i26 %p_Val2_14_6_3, %p_Val2_15_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_3"/></StgValue>
</operation>

<operation id="2253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2337  %tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="2254" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2346  %WEIGHT1_6_4_V_load = load i8* %WEIGHT1_6_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_4_V_load"/></StgValue>
</operation>

<operation id="2255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2347  %OP1_V_6_4 = sext i8 %WEIGHT1_6_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_4"/></StgValue>
</operation>

<operation id="2256" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2348  %p_Val2_6_4 = mul nsw i34 %OP1_V_6_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_6_4"/></StgValue>
</operation>

<operation id="2257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2349  %tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="2258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2350  %p_Val2_12_6_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_4"/></StgValue>
</operation>

<operation id="2259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2351  %tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="2260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2352  %tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="2261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2353  %tmp_567 = trunc i34 %p_Val2_6_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>

<operation id="2262" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2354  %tmp_238 = or i1 %tmp_567, %tmp_565

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2355  %tmp_239 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="2264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2356  %tmp_240 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_239, i1 %tmp_238)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2265" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2357  %tmp_95_6_4 = icmp ne i6 %tmp_240, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_4"/></StgValue>
</operation>

<operation id="2266" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2358  %qb_assign_6_4 = and i1 %tmp_95_6_4, %tmp_564

]]></Node>
<StgValue><ssdm name="qb_assign_6_4"/></StgValue>
</operation>

<operation id="2267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2359  %tmp_96_6_4 = zext i1 %qb_assign_6_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_4"/></StgValue>
</operation>

<operation id="2268" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2360  %p_Val2_13_6_4 = add i26 %tmp_96_6_4, %p_Val2_12_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_4"/></StgValue>
</operation>

<operation id="2269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2361  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="2270" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2362  %tmp_98_6_4 = xor i1 %tmp_568, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_4"/></StgValue>
</operation>

<operation id="2271" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2363  %carry_4_6_4 = and i1 %tmp_566, %tmp_98_6_4

]]></Node>
<StgValue><ssdm name="carry_4_6_4"/></StgValue>
</operation>

<operation id="2272" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2364  %tmp_100_6_4 = xor i1 %tmp_564, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_4"/></StgValue>
</operation>

<operation id="2273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2365  %deleted_ones_6_4 = select i1 %carry_4_6_4, i1 %tmp_100_6_4, i1 %tmp_564

]]></Node>
<StgValue><ssdm name="deleted_ones_6_4"/></StgValue>
</operation>

<operation id="2274" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2366  %p_Result_27_6_4_no = xor i1 %tmp_566, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_4_no"/></StgValue>
</operation>

<operation id="2275" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2367  %tmp_101_6_4 = or i1 %tmp_568, %p_Result_27_6_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_4"/></StgValue>
</operation>

<operation id="2276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2368  %p_not_i_6_4 = xor i1 %tmp_564, %carry_4_6_4

]]></Node>
<StgValue><ssdm name="p_not_i_6_4"/></StgValue>
</operation>

<operation id="2277" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2369  %brmerge_i_6_4 = or i1 %tmp_568, %p_not_i_6_4

]]></Node>
<StgValue><ssdm name="brmerge_i_6_4"/></StgValue>
</operation>

<operation id="2278" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2370  %overflow_6_4 = and i1 %brmerge_i_6_4, %tmp_100_6_4

]]></Node>
<StgValue><ssdm name="overflow_6_4"/></StgValue>
</operation>

<operation id="2279" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2371  %brmerge40_demorgan_i_46 = and i1 %tmp_568, %deleted_ones_6_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_46"/></StgValue>
</operation>

<operation id="2280" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2372  %tmp93 = xor i1 %brmerge40_demorgan_i_46, %tmp_101_6_4

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2281" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2373  %underflow_6_4 = and i1 %tmp93, %tmp_564

]]></Node>
<StgValue><ssdm name="underflow_6_4"/></StgValue>
</operation>

<operation id="2282" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2374  %brmerge_i_i_6_4 = or i1 %underflow_6_4, %overflow_6_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_4"/></StgValue>
</operation>

<operation id="2283" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2375  %tmp94 = or i1 %brmerge40_demorgan_i_46, %tmp_100_6_4

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2284" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2376  %underflow_not_6_4 = or i1 %tmp94, %carry_4_6_4

]]></Node>
<StgValue><ssdm name="underflow_not_6_4"/></StgValue>
</operation>

<operation id="2285" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2377  %p_Val2_13_mux_6_4 = select i1 %brmerge_i_i_6_4, i26 33554431, i26 %p_Val2_13_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_4"/></StgValue>
</operation>

<operation id="2286" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2378  %p_Val2_13_6_4_146 = select i1 %underflow_6_4, i26 -33554432, i26 %p_Val2_13_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_4_146"/></StgValue>
</operation>

<operation id="2287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2379  %p_Val2_15_6_4 = select i1 %underflow_not_6_4, i26 %p_Val2_13_mux_6_4, i26 %p_Val2_13_6_4_146

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_4"/></StgValue>
</operation>

<operation id="2288" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2394  %WEIGHT1_6_5_V_load = load i8* %WEIGHT1_6_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_5_V_load"/></StgValue>
</operation>

<operation id="2289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2395  %OP1_V_6_5 = sext i8 %WEIGHT1_6_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_5"/></StgValue>
</operation>

<operation id="2290" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2396  %p_Val2_6_5 = mul nsw i34 %OP1_V_6_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_6_5"/></StgValue>
</operation>

<operation id="2291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2397  %tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="2292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2398  %p_Val2_12_6_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_5"/></StgValue>
</operation>

<operation id="2293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2399  %tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="2294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2400  %tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="2295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2401  %tmp_574 = trunc i34 %p_Val2_6_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="2296" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2402  %tmp_242 = or i1 %tmp_574, %tmp_572

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2403  %tmp_243 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2404  %tmp_244 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_243, i1 %tmp_242)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2299" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2405  %tmp_95_6_5 = icmp ne i6 %tmp_244, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_5"/></StgValue>
</operation>

<operation id="2300" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2406  %qb_assign_6_5 = and i1 %tmp_95_6_5, %tmp_571

]]></Node>
<StgValue><ssdm name="qb_assign_6_5"/></StgValue>
</operation>

<operation id="2301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2407  %tmp_96_6_5 = zext i1 %qb_assign_6_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_5"/></StgValue>
</operation>

<operation id="2302" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2408  %p_Val2_13_6_5 = add i26 %tmp_96_6_5, %p_Val2_12_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_5"/></StgValue>
</operation>

<operation id="2303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2409  %tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="2304" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2410  %tmp_98_6_5 = xor i1 %tmp_575, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_5"/></StgValue>
</operation>

<operation id="2305" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2411  %carry_4_6_5 = and i1 %tmp_573, %tmp_98_6_5

]]></Node>
<StgValue><ssdm name="carry_4_6_5"/></StgValue>
</operation>

<operation id="2306" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2412  %tmp_100_6_5 = xor i1 %tmp_571, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_5"/></StgValue>
</operation>

<operation id="2307" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2413  %deleted_ones_6_5 = select i1 %carry_4_6_5, i1 %tmp_100_6_5, i1 %tmp_571

]]></Node>
<StgValue><ssdm name="deleted_ones_6_5"/></StgValue>
</operation>

<operation id="2308" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2414  %p_Result_27_6_5_no = xor i1 %tmp_573, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_5_no"/></StgValue>
</operation>

<operation id="2309" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2415  %tmp_101_6_5 = or i1 %tmp_575, %p_Result_27_6_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_5"/></StgValue>
</operation>

<operation id="2310" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2416  %p_not_i_6_5 = xor i1 %tmp_571, %carry_4_6_5

]]></Node>
<StgValue><ssdm name="p_not_i_6_5"/></StgValue>
</operation>

<operation id="2311" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2417  %brmerge_i_6_5 = or i1 %tmp_575, %p_not_i_6_5

]]></Node>
<StgValue><ssdm name="brmerge_i_6_5"/></StgValue>
</operation>

<operation id="2312" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2418  %overflow_6_5 = and i1 %brmerge_i_6_5, %tmp_100_6_5

]]></Node>
<StgValue><ssdm name="overflow_6_5"/></StgValue>
</operation>

<operation id="2313" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2419  %brmerge40_demorgan_i_47 = and i1 %tmp_575, %deleted_ones_6_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_47"/></StgValue>
</operation>

<operation id="2314" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2420  %tmp95 = xor i1 %brmerge40_demorgan_i_47, %tmp_101_6_5

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="2315" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2421  %underflow_6_5 = and i1 %tmp95, %tmp_571

]]></Node>
<StgValue><ssdm name="underflow_6_5"/></StgValue>
</operation>

<operation id="2316" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2422  %brmerge_i_i_6_5 = or i1 %underflow_6_5, %overflow_6_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_5"/></StgValue>
</operation>

<operation id="2317" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2423  %tmp96 = or i1 %brmerge40_demorgan_i_47, %tmp_100_6_5

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2318" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2424  %underflow_not_6_5 = or i1 %tmp96, %carry_4_6_5

]]></Node>
<StgValue><ssdm name="underflow_not_6_5"/></StgValue>
</operation>

<operation id="2319" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2425  %p_Val2_13_mux_6_5 = select i1 %brmerge_i_i_6_5, i26 33554431, i26 %p_Val2_13_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_5"/></StgValue>
</operation>

<operation id="2320" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2426  %p_Val2_13_6_5_148 = select i1 %underflow_6_5, i26 -33554432, i26 %p_Val2_13_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_5_148"/></StgValue>
</operation>

<operation id="2321" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2427  %p_Val2_15_6_5 = select i1 %underflow_not_6_5, i26 %p_Val2_13_mux_6_5, i26 %p_Val2_13_6_5_148

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_5"/></StgValue>
</operation>

<operation id="2322" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2442  %WEIGHT1_6_6_V_load = load i8* %WEIGHT1_6_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_6_6_V_load"/></StgValue>
</operation>

<operation id="2323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2443  %OP1_V_6_6 = sext i8 %WEIGHT1_6_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_6_6"/></StgValue>
</operation>

<operation id="2324" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2444  %p_Val2_6_6 = mul nsw i34 %OP1_V_6_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_6"/></StgValue>
</operation>

<operation id="2325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2445  %tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="2326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2446  %p_Val2_12_6_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_6_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_6_6"/></StgValue>
</operation>

<operation id="2327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2447  %tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="2328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2448  %tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_6_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="2329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2449  %tmp_581 = trunc i34 %p_Val2_6_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="2330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2450  %tmp_246 = or i1 %tmp_581, %tmp_579

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2451  %tmp_247 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_6_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="2332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2452  %tmp_248 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_247, i1 %tmp_246)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="2333" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2453  %tmp_95_6_6 = icmp ne i6 %tmp_248, 0

]]></Node>
<StgValue><ssdm name="tmp_95_6_6"/></StgValue>
</operation>

<operation id="2334" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2454  %qb_assign_6_6 = and i1 %tmp_95_6_6, %tmp_578

]]></Node>
<StgValue><ssdm name="qb_assign_6_6"/></StgValue>
</operation>

<operation id="2335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2455  %tmp_96_6_6 = zext i1 %qb_assign_6_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_6_6"/></StgValue>
</operation>

<operation id="2336" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2456  %p_Val2_13_6_6 = add i26 %tmp_96_6_6, %p_Val2_12_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_6"/></StgValue>
</operation>

<operation id="2337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2457  %tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_6_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="2338" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2458  %tmp_98_6_6 = xor i1 %tmp_582, true

]]></Node>
<StgValue><ssdm name="tmp_98_6_6"/></StgValue>
</operation>

<operation id="2339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2459  %carry_4_6_6 = and i1 %tmp_580, %tmp_98_6_6

]]></Node>
<StgValue><ssdm name="carry_4_6_6"/></StgValue>
</operation>

<operation id="2340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2460  %tmp_100_6_6 = xor i1 %tmp_578, true

]]></Node>
<StgValue><ssdm name="tmp_100_6_6"/></StgValue>
</operation>

<operation id="2341" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2461  %deleted_ones_6_6 = select i1 %carry_4_6_6, i1 %tmp_100_6_6, i1 %tmp_578

]]></Node>
<StgValue><ssdm name="deleted_ones_6_6"/></StgValue>
</operation>

<operation id="2342" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2462  %p_Result_27_6_6_no = xor i1 %tmp_580, true

]]></Node>
<StgValue><ssdm name="p_Result_27_6_6_no"/></StgValue>
</operation>

<operation id="2343" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2463  %tmp_101_6_6 = or i1 %tmp_582, %p_Result_27_6_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_6_6"/></StgValue>
</operation>

<operation id="2344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2464  %p_not_i_6_6 = xor i1 %tmp_578, %carry_4_6_6

]]></Node>
<StgValue><ssdm name="p_not_i_6_6"/></StgValue>
</operation>

<operation id="2345" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2465  %brmerge_i_6_6 = or i1 %tmp_582, %p_not_i_6_6

]]></Node>
<StgValue><ssdm name="brmerge_i_6_6"/></StgValue>
</operation>

<operation id="2346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2466  %overflow_6_6 = and i1 %brmerge_i_6_6, %tmp_100_6_6

]]></Node>
<StgValue><ssdm name="overflow_6_6"/></StgValue>
</operation>

<operation id="2347" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2467  %brmerge40_demorgan_i_48 = and i1 %tmp_582, %deleted_ones_6_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_48"/></StgValue>
</operation>

<operation id="2348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2468  %tmp97 = xor i1 %brmerge40_demorgan_i_48, %tmp_101_6_6

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="2349" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2469  %underflow_6_6 = and i1 %tmp97, %tmp_578

]]></Node>
<StgValue><ssdm name="underflow_6_6"/></StgValue>
</operation>

<operation id="2350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2470  %brmerge_i_i_6_6 = or i1 %underflow_6_6, %overflow_6_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6_6"/></StgValue>
</operation>

<operation id="2351" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2471  %tmp98 = or i1 %brmerge40_demorgan_i_48, %tmp_100_6_6

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="2352" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2472  %underflow_not_6_6 = or i1 %tmp98, %carry_4_6_6

]]></Node>
<StgValue><ssdm name="underflow_not_6_6"/></StgValue>
</operation>

<operation id="2353" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2473  %p_Val2_13_mux_6_6 = select i1 %brmerge_i_i_6_6, i26 33554431, i26 %p_Val2_13_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_6_6"/></StgValue>
</operation>

<operation id="2354" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2474  %p_Val2_13_6_6_150 = select i1 %underflow_6_6, i26 -33554432, i26 %p_Val2_13_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_6_6_150"/></StgValue>
</operation>

<operation id="2355" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2475  %p_Val2_15_6_6 = select i1 %underflow_not_6_6, i26 %p_Val2_13_mux_6_6, i26 %p_Val2_13_6_6_150

]]></Node>
<StgValue><ssdm name="p_Val2_15_6_6"/></StgValue>
</operation>

<operation id="2356" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="26" op_0_bw="8">
<![CDATA[
.reset81:2525  %OFM_7_V_load = load i26* %OFM_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="OFM_7_V_load"/></StgValue>
</operation>

<operation id="2357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2526  %tmp_103_7 = sext i26 %OFM_7_V_load to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7"/></StgValue>
</operation>

<operation id="2358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2527  %tmp_104_7 = sext i26 %p_Val2_15_7 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7"/></StgValue>
</operation>

<operation id="2359" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2528  %p_Val2_16_7 = add i27 %tmp_104_7, %tmp_103_7

]]></Node>
<StgValue><ssdm name="p_Val2_16_7"/></StgValue>
</operation>

<operation id="2360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2529  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="2361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2530  %p_Val2_17_7 = add i26 %p_Val2_15_7, %OFM_7_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_17_7"/></StgValue>
</operation>

<operation id="2362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2531  %tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="2363" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2532  %tmp_108_7 = xor i1 %tmp_591, true

]]></Node>
<StgValue><ssdm name="tmp_108_7"/></StgValue>
</operation>

<operation id="2364" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2533  %underflow_3_7 = and i1 %tmp_590, %tmp_108_7

]]></Node>
<StgValue><ssdm name="underflow_3_7"/></StgValue>
</operation>

<operation id="2365" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2534  %brmerge_i_i3_7 = xor i1 %tmp_590, %tmp_591

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7"/></StgValue>
</operation>

<operation id="2366" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2535  %isneg_not_7 = xor i1 %tmp_590, true

]]></Node>
<StgValue><ssdm name="isneg_not_7"/></StgValue>
</operation>

<operation id="2367" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2536  %brmerge8_7 = or i1 %tmp_591, %isneg_not_7

]]></Node>
<StgValue><ssdm name="brmerge8_7"/></StgValue>
</operation>

<operation id="2368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2537  %p_Val2_17_mux_7 = select i1 %brmerge_i_i3_7, i26 33554431, i26 %p_Val2_17_7

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7"/></StgValue>
</operation>

<operation id="2369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2538  %p_Val2_17_7_153 = select i1 %underflow_3_7, i26 -33554432, i26 %p_Val2_17_7

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_153"/></StgValue>
</operation>

<operation id="2370" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2539  %p_Val2_14_7_1 = select i1 %brmerge8_7, i26 %p_Val2_17_mux_7, i26 %p_Val2_17_7_153

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_1"/></StgValue>
</operation>

<operation id="2371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2574  %tmp_103_7_1 = sext i26 %p_Val2_14_7_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_1"/></StgValue>
</operation>

<operation id="2372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2575  %tmp_104_7_1 = sext i26 %p_Val2_15_7_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_1"/></StgValue>
</operation>

<operation id="2373" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2576  %p_Val2_16_7_1 = add i27 %tmp_104_7_1, %tmp_103_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_1"/></StgValue>
</operation>

<operation id="2374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2577  %tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="2375" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2578  %p_Val2_17_7_1 = add i26 %p_Val2_14_7_1, %p_Val2_15_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_1"/></StgValue>
</operation>

<operation id="2376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2579  %tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="2377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2580  %tmp_108_7_1 = xor i1 %tmp_598, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_1"/></StgValue>
</operation>

<operation id="2378" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2581  %underflow_3_7_1 = and i1 %tmp_597, %tmp_108_7_1

]]></Node>
<StgValue><ssdm name="underflow_3_7_1"/></StgValue>
</operation>

<operation id="2379" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2582  %brmerge_i_i3_7_1 = xor i1 %tmp_597, %tmp_598

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_1"/></StgValue>
</operation>

<operation id="2380" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2583  %isneg_not_7_1 = xor i1 %tmp_597, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_1"/></StgValue>
</operation>

<operation id="2381" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2584  %brmerge8_7_1 = or i1 %tmp_598, %isneg_not_7_1

]]></Node>
<StgValue><ssdm name="brmerge8_7_1"/></StgValue>
</operation>

<operation id="2382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2585  %p_Val2_17_mux_7_1 = select i1 %brmerge_i_i3_7_1, i26 33554431, i26 %p_Val2_17_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_1"/></StgValue>
</operation>

<operation id="2383" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2586  %p_Val2_17_7_1_155 = select i1 %underflow_3_7_1, i26 -33554432, i26 %p_Val2_17_7_1

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_1_155"/></StgValue>
</operation>

<operation id="2384" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2587  %p_Val2_14_7_2 = select i1 %brmerge8_7_1, i26 %p_Val2_17_mux_7_1, i26 %p_Val2_17_7_1_155

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_2"/></StgValue>
</operation>

<operation id="2385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2622  %tmp_103_7_2 = sext i26 %p_Val2_14_7_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_2"/></StgValue>
</operation>

<operation id="2386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2623  %tmp_104_7_2 = sext i26 %p_Val2_15_7_2 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_2"/></StgValue>
</operation>

<operation id="2387" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2624  %p_Val2_16_7_2 = add i27 %tmp_104_7_2, %tmp_103_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_2"/></StgValue>
</operation>

<operation id="2388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2625  %tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_2, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="2389" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2626  %p_Val2_17_7_2 = add i26 %p_Val2_14_7_2, %p_Val2_15_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_2"/></StgValue>
</operation>

<operation id="2390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2627  %tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_2, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="2391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2628  %tmp_108_7_2 = xor i1 %tmp_605, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_2"/></StgValue>
</operation>

<operation id="2392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2629  %underflow_3_7_2 = and i1 %tmp_604, %tmp_108_7_2

]]></Node>
<StgValue><ssdm name="underflow_3_7_2"/></StgValue>
</operation>

<operation id="2393" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2630  %brmerge_i_i3_7_2 = xor i1 %tmp_604, %tmp_605

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_2"/></StgValue>
</operation>

<operation id="2394" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2631  %isneg_not_7_2 = xor i1 %tmp_604, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_2"/></StgValue>
</operation>

<operation id="2395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2632  %brmerge8_7_2 = or i1 %tmp_605, %isneg_not_7_2

]]></Node>
<StgValue><ssdm name="brmerge8_7_2"/></StgValue>
</operation>

<operation id="2396" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2633  %p_Val2_17_mux_7_2 = select i1 %brmerge_i_i3_7_2, i26 33554431, i26 %p_Val2_17_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_2"/></StgValue>
</operation>

<operation id="2397" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2634  %p_Val2_17_7_2_157 = select i1 %underflow_3_7_2, i26 -33554432, i26 %p_Val2_17_7_2

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_2_157"/></StgValue>
</operation>

<operation id="2398" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2635  %p_Val2_14_7_3 = select i1 %brmerge8_7_2, i26 %p_Val2_17_mux_7_2, i26 %p_Val2_17_7_2_157

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_3"/></StgValue>
</operation>

<operation id="2399" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2636  %WEIGHT1_7_3_V_load = load i8* %WEIGHT1_7_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_3_V_load"/></StgValue>
</operation>

<operation id="2400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2637  %OP1_V_7_3 = sext i8 %WEIGHT1_7_3_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_3"/></StgValue>
</operation>

<operation id="2401" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2638  %p_Val2_7_3 = mul nsw i34 %OP1_V_7_3, %OP2_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_7_3"/></StgValue>
</operation>

<operation id="2402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2639  %tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="2403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2640  %p_Val2_12_7_3 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_3, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_3"/></StgValue>
</operation>

<operation id="2404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2641  %tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="2405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2642  %tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_3, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="2406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2643  %tmp_609 = trunc i34 %p_Val2_7_3 to i1

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="2407" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2644  %tmp_262 = or i1 %tmp_609, %tmp_607

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2645  %tmp_263 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_3, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2646  %tmp_264 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_263, i1 %tmp_262)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2410" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2647  %tmp_95_7_3 = icmp ne i6 %tmp_264, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_3"/></StgValue>
</operation>

<operation id="2411" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2648  %qb_assign_7_3 = and i1 %tmp_95_7_3, %tmp_606

]]></Node>
<StgValue><ssdm name="qb_assign_7_3"/></StgValue>
</operation>

<operation id="2412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2649  %tmp_96_7_3 = zext i1 %qb_assign_7_3 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_3"/></StgValue>
</operation>

<operation id="2413" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2650  %p_Val2_13_7_3 = add i26 %tmp_96_7_3, %p_Val2_12_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_3"/></StgValue>
</operation>

<operation id="2414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2651  %tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="2415" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2652  %tmp_98_7_3 = xor i1 %tmp_610, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_3"/></StgValue>
</operation>

<operation id="2416" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2653  %carry_4_7_3 = and i1 %tmp_608, %tmp_98_7_3

]]></Node>
<StgValue><ssdm name="carry_4_7_3"/></StgValue>
</operation>

<operation id="2417" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2654  %tmp_100_7_3 = xor i1 %tmp_606, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_3"/></StgValue>
</operation>

<operation id="2418" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2655  %deleted_ones_7_3 = select i1 %carry_4_7_3, i1 %tmp_100_7_3, i1 %tmp_606

]]></Node>
<StgValue><ssdm name="deleted_ones_7_3"/></StgValue>
</operation>

<operation id="2419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2656  %p_Result_27_7_3_no = xor i1 %tmp_608, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_3_no"/></StgValue>
</operation>

<operation id="2420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2657  %tmp_101_7_3 = or i1 %tmp_610, %p_Result_27_7_3_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_3"/></StgValue>
</operation>

<operation id="2421" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2658  %p_not_i_7_3 = xor i1 %tmp_606, %carry_4_7_3

]]></Node>
<StgValue><ssdm name="p_not_i_7_3"/></StgValue>
</operation>

<operation id="2422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2659  %brmerge_i_7_3 = or i1 %tmp_610, %p_not_i_7_3

]]></Node>
<StgValue><ssdm name="brmerge_i_7_3"/></StgValue>
</operation>

<operation id="2423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2660  %overflow_7_3 = and i1 %brmerge_i_7_3, %tmp_100_7_3

]]></Node>
<StgValue><ssdm name="overflow_7_3"/></StgValue>
</operation>

<operation id="2424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2661  %brmerge40_demorgan_i_51 = and i1 %tmp_610, %deleted_ones_7_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_51"/></StgValue>
</operation>

<operation id="2425" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2662  %tmp105 = xor i1 %brmerge40_demorgan_i_51, %tmp_101_7_3

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="2426" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2663  %underflow_7_3 = and i1 %tmp105, %tmp_606

]]></Node>
<StgValue><ssdm name="underflow_7_3"/></StgValue>
</operation>

<operation id="2427" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2664  %brmerge_i_i_7_3 = or i1 %underflow_7_3, %overflow_7_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_3"/></StgValue>
</operation>

<operation id="2428" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2665  %tmp106 = or i1 %brmerge40_demorgan_i_51, %tmp_100_7_3

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="2429" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2666  %underflow_not_7_3 = or i1 %tmp106, %carry_4_7_3

]]></Node>
<StgValue><ssdm name="underflow_not_7_3"/></StgValue>
</operation>

<operation id="2430" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2667  %p_Val2_13_mux_7_3 = select i1 %brmerge_i_i_7_3, i26 33554431, i26 %p_Val2_13_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_3"/></StgValue>
</operation>

<operation id="2431" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2668  %p_Val2_13_7_3_158 = select i1 %underflow_7_3, i26 -33554432, i26 %p_Val2_13_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_3_158"/></StgValue>
</operation>

<operation id="2432" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2669  %p_Val2_15_7_3 = select i1 %underflow_not_7_3, i26 %p_Val2_13_mux_7_3, i26 %p_Val2_13_7_3_158

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_3"/></StgValue>
</operation>

<operation id="2433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2670  %tmp_103_7_3 = sext i26 %p_Val2_14_7_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_3"/></StgValue>
</operation>

<operation id="2434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2671  %tmp_104_7_3 = sext i26 %p_Val2_15_7_3 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_3"/></StgValue>
</operation>

<operation id="2435" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2672  %p_Val2_16_7_3 = add i27 %tmp_104_7_3, %tmp_103_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_3"/></StgValue>
</operation>

<operation id="2436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2673  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_3, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="2437" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2674  %p_Val2_17_7_3 = add i26 %p_Val2_14_7_3, %p_Val2_15_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_3"/></StgValue>
</operation>

<operation id="2438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2675  %tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_3, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="2439" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2684  %WEIGHT1_7_4_V_load = load i8* %WEIGHT1_7_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_4_V_load"/></StgValue>
</operation>

<operation id="2440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2685  %OP1_V_7_4 = sext i8 %WEIGHT1_7_4_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_4"/></StgValue>
</operation>

<operation id="2441" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2686  %p_Val2_7_4 = mul nsw i34 %OP1_V_7_4, %OP2_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_7_4"/></StgValue>
</operation>

<operation id="2442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2687  %tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="2443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2688  %p_Val2_12_7_4 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_4, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_4"/></StgValue>
</operation>

<operation id="2444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2689  %tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="2445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2690  %tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="2446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2691  %tmp_616 = trunc i34 %p_Val2_7_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="2447" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2692  %tmp_266 = or i1 %tmp_616, %tmp_614

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2693  %tmp_267 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_4, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2694  %tmp_268 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_267, i1 %tmp_266)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2450" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2695  %tmp_95_7_4 = icmp ne i6 %tmp_268, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_4"/></StgValue>
</operation>

<operation id="2451" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2696  %qb_assign_7_4 = and i1 %tmp_95_7_4, %tmp_613

]]></Node>
<StgValue><ssdm name="qb_assign_7_4"/></StgValue>
</operation>

<operation id="2452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2697  %tmp_96_7_4 = zext i1 %qb_assign_7_4 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_4"/></StgValue>
</operation>

<operation id="2453" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2698  %p_Val2_13_7_4 = add i26 %tmp_96_7_4, %p_Val2_12_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_4"/></StgValue>
</operation>

<operation id="2454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2699  %tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="2455" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2700  %tmp_98_7_4 = xor i1 %tmp_617, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_4"/></StgValue>
</operation>

<operation id="2456" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2701  %carry_4_7_4 = and i1 %tmp_615, %tmp_98_7_4

]]></Node>
<StgValue><ssdm name="carry_4_7_4"/></StgValue>
</operation>

<operation id="2457" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2702  %tmp_100_7_4 = xor i1 %tmp_613, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_4"/></StgValue>
</operation>

<operation id="2458" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2703  %deleted_ones_7_4 = select i1 %carry_4_7_4, i1 %tmp_100_7_4, i1 %tmp_613

]]></Node>
<StgValue><ssdm name="deleted_ones_7_4"/></StgValue>
</operation>

<operation id="2459" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2704  %p_Result_27_7_4_no = xor i1 %tmp_615, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_4_no"/></StgValue>
</operation>

<operation id="2460" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2705  %tmp_101_7_4 = or i1 %tmp_617, %p_Result_27_7_4_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_4"/></StgValue>
</operation>

<operation id="2461" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2706  %p_not_i_7_4 = xor i1 %tmp_613, %carry_4_7_4

]]></Node>
<StgValue><ssdm name="p_not_i_7_4"/></StgValue>
</operation>

<operation id="2462" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2707  %brmerge_i_7_4 = or i1 %tmp_617, %p_not_i_7_4

]]></Node>
<StgValue><ssdm name="brmerge_i_7_4"/></StgValue>
</operation>

<operation id="2463" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2708  %overflow_7_4 = and i1 %brmerge_i_7_4, %tmp_100_7_4

]]></Node>
<StgValue><ssdm name="overflow_7_4"/></StgValue>
</operation>

<operation id="2464" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2709  %brmerge40_demorgan_i_52 = and i1 %tmp_617, %deleted_ones_7_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_52"/></StgValue>
</operation>

<operation id="2465" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2710  %tmp107 = xor i1 %brmerge40_demorgan_i_52, %tmp_101_7_4

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="2466" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2711  %underflow_7_4 = and i1 %tmp107, %tmp_613

]]></Node>
<StgValue><ssdm name="underflow_7_4"/></StgValue>
</operation>

<operation id="2467" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2712  %brmerge_i_i_7_4 = or i1 %underflow_7_4, %overflow_7_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_4"/></StgValue>
</operation>

<operation id="2468" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2713  %tmp108 = or i1 %brmerge40_demorgan_i_52, %tmp_100_7_4

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="2469" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2714  %underflow_not_7_4 = or i1 %tmp108, %carry_4_7_4

]]></Node>
<StgValue><ssdm name="underflow_not_7_4"/></StgValue>
</operation>

<operation id="2470" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2715  %p_Val2_13_mux_7_4 = select i1 %brmerge_i_i_7_4, i26 33554431, i26 %p_Val2_13_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_4"/></StgValue>
</operation>

<operation id="2471" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2716  %p_Val2_13_7_4_160 = select i1 %underflow_7_4, i26 -33554432, i26 %p_Val2_13_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_4_160"/></StgValue>
</operation>

<operation id="2472" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2717  %p_Val2_15_7_4 = select i1 %underflow_not_7_4, i26 %p_Val2_13_mux_7_4, i26 %p_Val2_13_7_4_160

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_4"/></StgValue>
</operation>

<operation id="2473" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2732  %WEIGHT1_7_5_V_load = load i8* %WEIGHT1_7_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_5_V_load"/></StgValue>
</operation>

<operation id="2474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2733  %OP1_V_7_5 = sext i8 %WEIGHT1_7_5_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_5"/></StgValue>
</operation>

<operation id="2475" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2734  %p_Val2_7_5 = mul nsw i34 %OP1_V_7_5, %OP2_V_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_7_5"/></StgValue>
</operation>

<operation id="2476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2735  %tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="2477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2736  %p_Val2_12_7_5 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_5, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_5"/></StgValue>
</operation>

<operation id="2478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2737  %tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="2479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2738  %tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2739  %tmp_623 = trunc i34 %p_Val2_7_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2740  %tmp_270 = or i1 %tmp_623, %tmp_621

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2741  %tmp_271 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_5, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2742  %tmp_272 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_271, i1 %tmp_270)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2743  %tmp_95_7_5 = icmp ne i6 %tmp_272, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_5"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2744  %qb_assign_7_5 = and i1 %tmp_95_7_5, %tmp_620

]]></Node>
<StgValue><ssdm name="qb_assign_7_5"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2745  %tmp_96_7_5 = zext i1 %qb_assign_7_5 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_5"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2746  %p_Val2_13_7_5 = add i26 %tmp_96_7_5, %p_Val2_12_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_5"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2747  %tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2748  %tmp_98_7_5 = xor i1 %tmp_624, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_5"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2749  %carry_4_7_5 = and i1 %tmp_622, %tmp_98_7_5

]]></Node>
<StgValue><ssdm name="carry_4_7_5"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2750  %tmp_100_7_5 = xor i1 %tmp_620, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_5"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2751  %deleted_ones_7_5 = select i1 %carry_4_7_5, i1 %tmp_100_7_5, i1 %tmp_620

]]></Node>
<StgValue><ssdm name="deleted_ones_7_5"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2752  %p_Result_27_7_5_no = xor i1 %tmp_622, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_5_no"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2753  %tmp_101_7_5 = or i1 %tmp_624, %p_Result_27_7_5_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_5"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2754  %p_not_i_7_5 = xor i1 %tmp_620, %carry_4_7_5

]]></Node>
<StgValue><ssdm name="p_not_i_7_5"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2755  %brmerge_i_7_5 = or i1 %tmp_624, %p_not_i_7_5

]]></Node>
<StgValue><ssdm name="brmerge_i_7_5"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2756  %overflow_7_5 = and i1 %brmerge_i_7_5, %tmp_100_7_5

]]></Node>
<StgValue><ssdm name="overflow_7_5"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2757  %brmerge40_demorgan_i_53 = and i1 %tmp_624, %deleted_ones_7_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_53"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2758  %tmp109 = xor i1 %brmerge40_demorgan_i_53, %tmp_101_7_5

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2759  %underflow_7_5 = and i1 %tmp109, %tmp_620

]]></Node>
<StgValue><ssdm name="underflow_7_5"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2760  %brmerge_i_i_7_5 = or i1 %underflow_7_5, %overflow_7_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_5"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2761  %tmp110 = or i1 %brmerge40_demorgan_i_53, %tmp_100_7_5

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2762  %underflow_not_7_5 = or i1 %tmp110, %carry_4_7_5

]]></Node>
<StgValue><ssdm name="underflow_not_7_5"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2763  %p_Val2_13_mux_7_5 = select i1 %brmerge_i_i_7_5, i26 33554431, i26 %p_Val2_13_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_5"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2764  %p_Val2_13_7_5_162 = select i1 %underflow_7_5, i26 -33554432, i26 %p_Val2_13_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_5_162"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2765  %p_Val2_15_7_5 = select i1 %underflow_not_7_5, i26 %p_Val2_13_mux_7_5, i26 %p_Val2_13_7_5_162

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_5"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="8" op_0_bw="7">
<![CDATA[
.reset81:2780  %WEIGHT1_7_6_V_load = load i8* %WEIGHT1_7_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="WEIGHT1_7_6_V_load"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="34" op_0_bw="8">
<![CDATA[
.reset81:2781  %OP1_V_7_6 = sext i8 %WEIGHT1_7_6_V_load to i34

]]></Node>
<StgValue><ssdm name="OP1_V_7_6"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.reset81:2782  %p_Val2_7_6 = mul nsw i34 %OP1_V_7_6, %OP2_V_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_7_6"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2783  %tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="26" op_0_bw="26" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2784  %p_Val2_12_7_6 = call i26 @_ssdm_op_PartSelect.i26.i34.i32.i32(i34 %p_Val2_7_6, i32 7, i32 32)

]]></Node>
<StgValue><ssdm name="p_Val2_12_7_6"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2785  %tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
.reset81:2786  %tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_7_6, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="34">
<![CDATA[
.reset81:2787  %tmp_630 = trunc i34 %p_Val2_7_6 to i1

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2788  %tmp_274 = or i1 %tmp_630, %tmp_628

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="5" op_0_bw="5" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset81:2789  %tmp_275 = call i5 @_ssdm_op_PartSelect.i5.i34.i32.i32(i34 %p_Val2_7_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.reset81:2790  %tmp_276 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_275, i1 %tmp_274)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset81:2791  %tmp_95_7_6 = icmp ne i6 %tmp_276, 0

]]></Node>
<StgValue><ssdm name="tmp_95_7_6"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2792  %qb_assign_7_6 = and i1 %tmp_95_7_6, %tmp_627

]]></Node>
<StgValue><ssdm name="qb_assign_7_6"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="26" op_0_bw="1">
<![CDATA[
.reset81:2793  %tmp_96_7_6 = zext i1 %qb_assign_7_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_96_7_6"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2794  %p_Val2_13_7_6 = add i26 %tmp_96_7_6, %p_Val2_12_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_6"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2795  %tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_13_7_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2796  %tmp_98_7_6 = xor i1 %tmp_631, true

]]></Node>
<StgValue><ssdm name="tmp_98_7_6"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2797  %carry_4_7_6 = and i1 %tmp_629, %tmp_98_7_6

]]></Node>
<StgValue><ssdm name="carry_4_7_6"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2798  %tmp_100_7_6 = xor i1 %tmp_627, true

]]></Node>
<StgValue><ssdm name="tmp_100_7_6"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset81:2799  %deleted_ones_7_6 = select i1 %carry_4_7_6, i1 %tmp_100_7_6, i1 %tmp_627

]]></Node>
<StgValue><ssdm name="deleted_ones_7_6"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2800  %p_Result_27_7_6_no = xor i1 %tmp_629, true

]]></Node>
<StgValue><ssdm name="p_Result_27_7_6_no"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2801  %tmp_101_7_6 = or i1 %tmp_631, %p_Result_27_7_6_no

]]></Node>
<StgValue><ssdm name="tmp_101_7_6"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2802  %p_not_i_7_6 = xor i1 %tmp_627, %carry_4_7_6

]]></Node>
<StgValue><ssdm name="p_not_i_7_6"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2803  %brmerge_i_7_6 = or i1 %tmp_631, %p_not_i_7_6

]]></Node>
<StgValue><ssdm name="brmerge_i_7_6"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2804  %overflow_7_6 = and i1 %brmerge_i_7_6, %tmp_100_7_6

]]></Node>
<StgValue><ssdm name="overflow_7_6"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2805  %brmerge40_demorgan_i_54 = and i1 %tmp_631, %deleted_ones_7_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_54"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2806  %tmp111 = xor i1 %brmerge40_demorgan_i_54, %tmp_101_7_6

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2807  %underflow_7_6 = and i1 %tmp111, %tmp_627

]]></Node>
<StgValue><ssdm name="underflow_7_6"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2808  %brmerge_i_i_7_6 = or i1 %underflow_7_6, %overflow_7_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7_6"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2809  %tmp112 = or i1 %brmerge40_demorgan_i_54, %tmp_100_7_6

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2810  %underflow_not_7_6 = or i1 %tmp112, %carry_4_7_6

]]></Node>
<StgValue><ssdm name="underflow_not_7_6"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2811  %p_Val2_13_mux_7_6 = select i1 %brmerge_i_i_7_6, i26 33554431, i26 %p_Val2_13_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_mux_7_6"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2812  %p_Val2_13_7_6_164 = select i1 %underflow_7_6, i26 -33554432, i26 %p_Val2_13_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_13_7_6_164"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2813  %p_Val2_15_7_6 = select i1 %underflow_not_7_6, i26 %p_Val2_13_mux_7_6, i26 %p_Val2_13_7_6_164

]]></Node>
<StgValue><ssdm name="p_Val2_15_7_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="2541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset81:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1521, i64 1521, i64 1521)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset81:90  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset81:91  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2544" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:304  %tmp_108_0_3 = xor i1 %tmp_245, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_3"/></StgValue>
</operation>

<operation id="2545" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:305  %underflow_3_0_3 = and i1 %tmp_241, %tmp_108_0_3

]]></Node>
<StgValue><ssdm name="underflow_3_0_3"/></StgValue>
</operation>

<operation id="2546" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:306  %brmerge_i_i3_0_3 = xor i1 %tmp_241, %tmp_245

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_3"/></StgValue>
</operation>

<operation id="2547" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:307  %isneg_not_0_3 = xor i1 %tmp_241, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_3"/></StgValue>
</operation>

<operation id="2548" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:308  %brmerge8_0_3 = or i1 %tmp_245, %isneg_not_0_3

]]></Node>
<StgValue><ssdm name="brmerge8_0_3"/></StgValue>
</operation>

<operation id="2549" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:309  %p_Val2_17_mux_0_3 = select i1 %brmerge_i_i3_0_3, i26 33554431, i26 %p_Val2_17_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_3"/></StgValue>
</operation>

<operation id="2550" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:310  %p_Val2_17_0_3_60 = select i1 %underflow_3_0_3, i26 -33554432, i26 %p_Val2_17_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_3_60"/></StgValue>
</operation>

<operation id="2551" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:311  %p_Val2_14_0_4 = select i1 %brmerge8_0_3, i26 %p_Val2_17_mux_0_3, i26 %p_Val2_17_0_3_60

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_4"/></StgValue>
</operation>

<operation id="2552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="27" op_0_bw="26">
<![CDATA[
.reset81:348  %tmp_103_0_4 = sext i26 %p_Val2_14_0_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_4"/></StgValue>
</operation>

<operation id="2553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="27" op_0_bw="26">
<![CDATA[
.reset81:349  %tmp_104_0_4 = sext i26 %p_Val2_15_0_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_4"/></StgValue>
</operation>

<operation id="2554" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:350  %p_Val2_16_0_4 = add i27 %tmp_104_0_4, %tmp_103_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_4"/></StgValue>
</operation>

<operation id="2555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:351  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2556" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:352  %p_Val2_17_0_4 = add i26 %p_Val2_14_0_4, %p_Val2_15_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_4"/></StgValue>
</operation>

<operation id="2557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:353  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:354  %tmp_108_0_4 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_4"/></StgValue>
</operation>

<operation id="2559" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:355  %underflow_3_0_4 = and i1 %tmp_269, %tmp_108_0_4

]]></Node>
<StgValue><ssdm name="underflow_3_0_4"/></StgValue>
</operation>

<operation id="2560" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:356  %brmerge_i_i3_0_4 = xor i1 %tmp_269, %tmp_273

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_4"/></StgValue>
</operation>

<operation id="2561" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:357  %isneg_not_0_4 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_4"/></StgValue>
</operation>

<operation id="2562" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:358  %brmerge8_0_4 = or i1 %tmp_273, %isneg_not_0_4

]]></Node>
<StgValue><ssdm name="brmerge8_0_4"/></StgValue>
</operation>

<operation id="2563" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:359  %p_Val2_17_mux_0_4 = select i1 %brmerge_i_i3_0_4, i26 33554431, i26 %p_Val2_17_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_4"/></StgValue>
</operation>

<operation id="2564" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:360  %p_Val2_17_0_4_62 = select i1 %underflow_3_0_4, i26 -33554432, i26 %p_Val2_17_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_4_62"/></StgValue>
</operation>

<operation id="2565" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:361  %p_Val2_14_0_5 = select i1 %brmerge8_0_4, i26 %p_Val2_17_mux_0_4, i26 %p_Val2_17_0_4_62

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_5"/></StgValue>
</operation>

<operation id="2566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="27" op_0_bw="26">
<![CDATA[
.reset81:398  %tmp_103_0_5 = sext i26 %p_Val2_14_0_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_5"/></StgValue>
</operation>

<operation id="2567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="27" op_0_bw="26">
<![CDATA[
.reset81:399  %tmp_104_0_5 = sext i26 %p_Val2_15_0_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_5"/></StgValue>
</operation>

<operation id="2568" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:400  %p_Val2_16_0_5 = add i27 %tmp_104_0_5, %tmp_103_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_5"/></StgValue>
</operation>

<operation id="2569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:401  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2570" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:402  %p_Val2_17_0_5 = add i26 %p_Val2_14_0_5, %p_Val2_15_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_5"/></StgValue>
</operation>

<operation id="2571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:403  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2572" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:404  %tmp_108_0_5 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_5"/></StgValue>
</operation>

<operation id="2573" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:405  %underflow_3_0_5 = and i1 %tmp_282, %tmp_108_0_5

]]></Node>
<StgValue><ssdm name="underflow_3_0_5"/></StgValue>
</operation>

<operation id="2574" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:406  %brmerge_i_i3_0_5 = xor i1 %tmp_282, %tmp_283

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_5"/></StgValue>
</operation>

<operation id="2575" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:407  %isneg_not_0_5 = xor i1 %tmp_282, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_5"/></StgValue>
</operation>

<operation id="2576" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:408  %brmerge8_0_5 = or i1 %tmp_283, %isneg_not_0_5

]]></Node>
<StgValue><ssdm name="brmerge8_0_5"/></StgValue>
</operation>

<operation id="2577" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:409  %p_Val2_17_mux_0_5 = select i1 %brmerge_i_i3_0_5, i26 33554431, i26 %p_Val2_17_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_5"/></StgValue>
</operation>

<operation id="2578" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:410  %p_Val2_17_0_5_64 = select i1 %underflow_3_0_5, i26 -33554432, i26 %p_Val2_17_0_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_5_64"/></StgValue>
</operation>

<operation id="2579" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:411  %p_Val2_14_0_6 = select i1 %brmerge8_0_5, i26 %p_Val2_17_mux_0_5, i26 %p_Val2_17_0_5_64

]]></Node>
<StgValue><ssdm name="p_Val2_14_0_6"/></StgValue>
</operation>

<operation id="2580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="27" op_0_bw="26">
<![CDATA[
.reset81:448  %tmp_103_0_6 = sext i26 %p_Val2_14_0_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_0_6"/></StgValue>
</operation>

<operation id="2581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="27" op_0_bw="26">
<![CDATA[
.reset81:449  %tmp_104_0_6 = sext i26 %p_Val2_15_0_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_0_6"/></StgValue>
</operation>

<operation id="2582" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:450  %p_Val2_16_0_6 = add i27 %tmp_104_0_6, %tmp_103_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_0_6"/></StgValue>
</operation>

<operation id="2583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:451  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_0_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2584" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:452  %p_Val2_17_0_6 = add i26 %p_Val2_14_0_6, %p_Val2_15_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_6"/></StgValue>
</operation>

<operation id="2585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:453  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_0_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2586" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:454  %tmp_108_0_6 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="tmp_108_0_6"/></StgValue>
</operation>

<operation id="2587" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:455  %underflow_3_0_6 = and i1 %tmp_289, %tmp_108_0_6

]]></Node>
<StgValue><ssdm name="underflow_3_0_6"/></StgValue>
</operation>

<operation id="2588" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:456  %brmerge_i_i3_0_6 = xor i1 %tmp_289, %tmp_290

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_0_6"/></StgValue>
</operation>

<operation id="2589" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:457  %isneg_not_0_6 = xor i1 %tmp_289, true

]]></Node>
<StgValue><ssdm name="isneg_not_0_6"/></StgValue>
</operation>

<operation id="2590" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:458  %brmerge8_0_6 = or i1 %tmp_290, %isneg_not_0_6

]]></Node>
<StgValue><ssdm name="brmerge8_0_6"/></StgValue>
</operation>

<operation id="2591" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:459  %p_Val2_17_mux_0_6 = select i1 %brmerge_i_i3_0_6, i26 33554431, i26 %p_Val2_17_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_0_6"/></StgValue>
</operation>

<operation id="2592" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:460  %p_Val2_17_0_6_66 = select i1 %underflow_3_0_6, i26 -33554432, i26 %p_Val2_17_0_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_0_6_66"/></StgValue>
</operation>

<operation id="2593" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:461  %this_assign_5_1_0_6 = select i1 %brmerge8_0_6, i26 %p_Val2_17_mux_0_6, i26 %p_Val2_17_0_6_66

]]></Node>
<StgValue><ssdm name="this_assign_5_1_0_6"/></StgValue>
</operation>

<operation id="2594" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:462  store i26 %this_assign_5_1_0_6, i26* %OFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:648  %tmp_108_1_3 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_3"/></StgValue>
</operation>

<operation id="2596" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:649  %underflow_3_1_3 = and i1 %tmp_317, %tmp_108_1_3

]]></Node>
<StgValue><ssdm name="underflow_3_1_3"/></StgValue>
</operation>

<operation id="2597" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:650  %brmerge_i_i3_1_3 = xor i1 %tmp_317, %tmp_318

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_3"/></StgValue>
</operation>

<operation id="2598" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:651  %isneg_not_1_3 = xor i1 %tmp_317, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_3"/></StgValue>
</operation>

<operation id="2599" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:652  %brmerge8_1_3 = or i1 %tmp_318, %isneg_not_1_3

]]></Node>
<StgValue><ssdm name="brmerge8_1_3"/></StgValue>
</operation>

<operation id="2600" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:653  %p_Val2_17_mux_1_3 = select i1 %brmerge_i_i3_1_3, i26 33554431, i26 %p_Val2_17_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_3"/></StgValue>
</operation>

<operation id="2601" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:654  %p_Val2_17_1_3_75 = select i1 %underflow_3_1_3, i26 -33554432, i26 %p_Val2_17_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_3_75"/></StgValue>
</operation>

<operation id="2602" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:655  %p_Val2_14_1_4 = select i1 %brmerge8_1_3, i26 %p_Val2_17_mux_1_3, i26 %p_Val2_17_1_3_75

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_4"/></StgValue>
</operation>

<operation id="2603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="27" op_0_bw="26">
<![CDATA[
.reset81:690  %tmp_103_1_4 = sext i26 %p_Val2_14_1_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_4"/></StgValue>
</operation>

<operation id="2604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="27" op_0_bw="26">
<![CDATA[
.reset81:691  %tmp_104_1_4 = sext i26 %p_Val2_15_1_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_4"/></StgValue>
</operation>

<operation id="2605" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:692  %p_Val2_16_1_4 = add i27 %tmp_104_1_4, %tmp_103_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_4"/></StgValue>
</operation>

<operation id="2606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:693  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2607" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:694  %p_Val2_17_1_4 = add i26 %p_Val2_14_1_4, %p_Val2_15_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_4"/></StgValue>
</operation>

<operation id="2608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:695  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2609" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:696  %tmp_108_1_4 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_4"/></StgValue>
</operation>

<operation id="2610" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:697  %underflow_3_1_4 = and i1 %tmp_324, %tmp_108_1_4

]]></Node>
<StgValue><ssdm name="underflow_3_1_4"/></StgValue>
</operation>

<operation id="2611" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:698  %brmerge_i_i3_1_4 = xor i1 %tmp_324, %tmp_325

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_4"/></StgValue>
</operation>

<operation id="2612" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:699  %isneg_not_1_4 = xor i1 %tmp_324, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_4"/></StgValue>
</operation>

<operation id="2613" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:700  %brmerge8_1_4 = or i1 %tmp_325, %isneg_not_1_4

]]></Node>
<StgValue><ssdm name="brmerge8_1_4"/></StgValue>
</operation>

<operation id="2614" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:701  %p_Val2_17_mux_1_4 = select i1 %brmerge_i_i3_1_4, i26 33554431, i26 %p_Val2_17_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_4"/></StgValue>
</operation>

<operation id="2615" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:702  %p_Val2_17_1_4_77 = select i1 %underflow_3_1_4, i26 -33554432, i26 %p_Val2_17_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_4_77"/></StgValue>
</operation>

<operation id="2616" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:703  %p_Val2_14_1_5 = select i1 %brmerge8_1_4, i26 %p_Val2_17_mux_1_4, i26 %p_Val2_17_1_4_77

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_5"/></StgValue>
</operation>

<operation id="2617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="27" op_0_bw="26">
<![CDATA[
.reset81:738  %tmp_103_1_5 = sext i26 %p_Val2_14_1_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_5"/></StgValue>
</operation>

<operation id="2618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="27" op_0_bw="26">
<![CDATA[
.reset81:739  %tmp_104_1_5 = sext i26 %p_Val2_15_1_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_5"/></StgValue>
</operation>

<operation id="2619" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:740  %p_Val2_16_1_5 = add i27 %tmp_104_1_5, %tmp_103_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_5"/></StgValue>
</operation>

<operation id="2620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:741  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2621" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:742  %p_Val2_17_1_5 = add i26 %p_Val2_14_1_5, %p_Val2_15_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_5"/></StgValue>
</operation>

<operation id="2622" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:743  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2623" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:744  %tmp_108_1_5 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_5"/></StgValue>
</operation>

<operation id="2624" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:745  %underflow_3_1_5 = and i1 %tmp_331, %tmp_108_1_5

]]></Node>
<StgValue><ssdm name="underflow_3_1_5"/></StgValue>
</operation>

<operation id="2625" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:746  %brmerge_i_i3_1_5 = xor i1 %tmp_331, %tmp_332

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_5"/></StgValue>
</operation>

<operation id="2626" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:747  %isneg_not_1_5 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_5"/></StgValue>
</operation>

<operation id="2627" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:748  %brmerge8_1_5 = or i1 %tmp_332, %isneg_not_1_5

]]></Node>
<StgValue><ssdm name="brmerge8_1_5"/></StgValue>
</operation>

<operation id="2628" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:749  %p_Val2_17_mux_1_5 = select i1 %brmerge_i_i3_1_5, i26 33554431, i26 %p_Val2_17_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_5"/></StgValue>
</operation>

<operation id="2629" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:750  %p_Val2_17_1_5_79 = select i1 %underflow_3_1_5, i26 -33554432, i26 %p_Val2_17_1_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_5_79"/></StgValue>
</operation>

<operation id="2630" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:751  %p_Val2_14_1_6 = select i1 %brmerge8_1_5, i26 %p_Val2_17_mux_1_5, i26 %p_Val2_17_1_5_79

]]></Node>
<StgValue><ssdm name="p_Val2_14_1_6"/></StgValue>
</operation>

<operation id="2631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="27" op_0_bw="26">
<![CDATA[
.reset81:786  %tmp_103_1_6 = sext i26 %p_Val2_14_1_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_1_6"/></StgValue>
</operation>

<operation id="2632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="27" op_0_bw="26">
<![CDATA[
.reset81:787  %tmp_104_1_6 = sext i26 %p_Val2_15_1_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_1_6"/></StgValue>
</operation>

<operation id="2633" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:788  %p_Val2_16_1_6 = add i27 %tmp_104_1_6, %tmp_103_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_1_6"/></StgValue>
</operation>

<operation id="2634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:789  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_1_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2635" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:790  %p_Val2_17_1_6 = add i26 %p_Val2_14_1_6, %p_Val2_15_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_6"/></StgValue>
</operation>

<operation id="2636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:791  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_1_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2637" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:792  %tmp_108_1_6 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="tmp_108_1_6"/></StgValue>
</operation>

<operation id="2638" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:793  %underflow_3_1_6 = and i1 %tmp_338, %tmp_108_1_6

]]></Node>
<StgValue><ssdm name="underflow_3_1_6"/></StgValue>
</operation>

<operation id="2639" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:794  %brmerge_i_i3_1_6 = xor i1 %tmp_338, %tmp_339

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_1_6"/></StgValue>
</operation>

<operation id="2640" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:795  %isneg_not_1_6 = xor i1 %tmp_338, true

]]></Node>
<StgValue><ssdm name="isneg_not_1_6"/></StgValue>
</operation>

<operation id="2641" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:796  %brmerge8_1_6 = or i1 %tmp_339, %isneg_not_1_6

]]></Node>
<StgValue><ssdm name="brmerge8_1_6"/></StgValue>
</operation>

<operation id="2642" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:797  %p_Val2_17_mux_1_6 = select i1 %brmerge_i_i3_1_6, i26 33554431, i26 %p_Val2_17_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_1_6"/></StgValue>
</operation>

<operation id="2643" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:798  %p_Val2_17_1_6_81 = select i1 %underflow_3_1_6, i26 -33554432, i26 %p_Val2_17_1_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_6_81"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:799  %this_assign_5_1_1_6 = select i1 %brmerge8_1_6, i26 %p_Val2_17_mux_1_6, i26 %p_Val2_17_1_6_81

]]></Node>
<StgValue><ssdm name="this_assign_5_1_1_6"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:800  store i26 %this_assign_5_1_1_6, i26* %OFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:986  %tmp_108_2_3 = xor i1 %tmp_367, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_3"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:987  %underflow_3_2_3 = and i1 %tmp_366, %tmp_108_2_3

]]></Node>
<StgValue><ssdm name="underflow_3_2_3"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:988  %brmerge_i_i3_2_3 = xor i1 %tmp_366, %tmp_367

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_3"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:989  %isneg_not_2_3 = xor i1 %tmp_366, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_3"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:990  %brmerge8_2_3 = or i1 %tmp_367, %isneg_not_2_3

]]></Node>
<StgValue><ssdm name="brmerge8_2_3"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:991  %p_Val2_17_mux_2_3 = select i1 %brmerge_i_i3_2_3, i26 33554431, i26 %p_Val2_17_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_3"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:992  %p_Val2_17_2_3_89 = select i1 %underflow_3_2_3, i26 -33554432, i26 %p_Val2_17_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_3_89"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:993  %p_Val2_14_2_4 = select i1 %brmerge8_2_3, i26 %p_Val2_17_mux_2_3, i26 %p_Val2_17_2_3_89

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_4"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1028  %tmp_103_2_4 = sext i26 %p_Val2_14_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_4"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1029  %tmp_104_2_4 = sext i26 %p_Val2_15_2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_4"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1030  %p_Val2_16_2_4 = add i27 %tmp_104_2_4, %tmp_103_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_4"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1031  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1032  %p_Val2_17_2_4 = add i26 %p_Val2_14_2_4, %p_Val2_15_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_4"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1033  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2660" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1034  %tmp_108_2_4 = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_4"/></StgValue>
</operation>

<operation id="2661" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1035  %underflow_3_2_4 = and i1 %tmp_373, %tmp_108_2_4

]]></Node>
<StgValue><ssdm name="underflow_3_2_4"/></StgValue>
</operation>

<operation id="2662" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1036  %brmerge_i_i3_2_4 = xor i1 %tmp_373, %tmp_374

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_4"/></StgValue>
</operation>

<operation id="2663" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1037  %isneg_not_2_4 = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_4"/></StgValue>
</operation>

<operation id="2664" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1038  %brmerge8_2_4 = or i1 %tmp_374, %isneg_not_2_4

]]></Node>
<StgValue><ssdm name="brmerge8_2_4"/></StgValue>
</operation>

<operation id="2665" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1039  %p_Val2_17_mux_2_4 = select i1 %brmerge_i_i3_2_4, i26 33554431, i26 %p_Val2_17_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_4"/></StgValue>
</operation>

<operation id="2666" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1040  %p_Val2_17_2_4_91 = select i1 %underflow_3_2_4, i26 -33554432, i26 %p_Val2_17_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_4_91"/></StgValue>
</operation>

<operation id="2667" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1041  %p_Val2_14_2_5 = select i1 %brmerge8_2_4, i26 %p_Val2_17_mux_2_4, i26 %p_Val2_17_2_4_91

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_5"/></StgValue>
</operation>

<operation id="2668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1076  %tmp_103_2_5 = sext i26 %p_Val2_14_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_5"/></StgValue>
</operation>

<operation id="2669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1077  %tmp_104_2_5 = sext i26 %p_Val2_15_2_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_5"/></StgValue>
</operation>

<operation id="2670" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1078  %p_Val2_16_2_5 = add i27 %tmp_104_2_5, %tmp_103_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_5"/></StgValue>
</operation>

<operation id="2671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1079  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="2672" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1080  %p_Val2_17_2_5 = add i26 %p_Val2_14_2_5, %p_Val2_15_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_5"/></StgValue>
</operation>

<operation id="2673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1081  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="2674" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1082  %tmp_108_2_5 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_5"/></StgValue>
</operation>

<operation id="2675" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1083  %underflow_3_2_5 = and i1 %tmp_380, %tmp_108_2_5

]]></Node>
<StgValue><ssdm name="underflow_3_2_5"/></StgValue>
</operation>

<operation id="2676" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1084  %brmerge_i_i3_2_5 = xor i1 %tmp_380, %tmp_381

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_5"/></StgValue>
</operation>

<operation id="2677" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1085  %isneg_not_2_5 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_5"/></StgValue>
</operation>

<operation id="2678" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1086  %brmerge8_2_5 = or i1 %tmp_381, %isneg_not_2_5

]]></Node>
<StgValue><ssdm name="brmerge8_2_5"/></StgValue>
</operation>

<operation id="2679" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1087  %p_Val2_17_mux_2_5 = select i1 %brmerge_i_i3_2_5, i26 33554431, i26 %p_Val2_17_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_5"/></StgValue>
</operation>

<operation id="2680" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1088  %p_Val2_17_2_5_93 = select i1 %underflow_3_2_5, i26 -33554432, i26 %p_Val2_17_2_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_5_93"/></StgValue>
</operation>

<operation id="2681" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1089  %p_Val2_14_2_6 = select i1 %brmerge8_2_5, i26 %p_Val2_17_mux_2_5, i26 %p_Val2_17_2_5_93

]]></Node>
<StgValue><ssdm name="p_Val2_14_2_6"/></StgValue>
</operation>

<operation id="2682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1124  %tmp_103_2_6 = sext i26 %p_Val2_14_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_2_6"/></StgValue>
</operation>

<operation id="2683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1125  %tmp_104_2_6 = sext i26 %p_Val2_15_2_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_2_6"/></StgValue>
</operation>

<operation id="2684" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1126  %p_Val2_16_2_6 = add i27 %tmp_104_2_6, %tmp_103_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_2_6"/></StgValue>
</operation>

<operation id="2685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1127  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_2_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2686" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1128  %p_Val2_17_2_6 = add i26 %p_Val2_14_2_6, %p_Val2_15_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_6"/></StgValue>
</operation>

<operation id="2687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1129  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_2_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2688" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1130  %tmp_108_2_6 = xor i1 %tmp_388, true

]]></Node>
<StgValue><ssdm name="tmp_108_2_6"/></StgValue>
</operation>

<operation id="2689" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1131  %underflow_3_2_6 = and i1 %tmp_387, %tmp_108_2_6

]]></Node>
<StgValue><ssdm name="underflow_3_2_6"/></StgValue>
</operation>

<operation id="2690" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1132  %brmerge_i_i3_2_6 = xor i1 %tmp_387, %tmp_388

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_2_6"/></StgValue>
</operation>

<operation id="2691" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1133  %isneg_not_2_6 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="isneg_not_2_6"/></StgValue>
</operation>

<operation id="2692" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1134  %brmerge8_2_6 = or i1 %tmp_388, %isneg_not_2_6

]]></Node>
<StgValue><ssdm name="brmerge8_2_6"/></StgValue>
</operation>

<operation id="2693" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1135  %p_Val2_17_mux_2_6 = select i1 %brmerge_i_i3_2_6, i26 33554431, i26 %p_Val2_17_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_2_6"/></StgValue>
</operation>

<operation id="2694" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1136  %p_Val2_17_2_6_95 = select i1 %underflow_3_2_6, i26 -33554432, i26 %p_Val2_17_2_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_2_6_95"/></StgValue>
</operation>

<operation id="2695" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1137  %this_assign_5_1_2_6 = select i1 %brmerge8_2_6, i26 %p_Val2_17_mux_2_6, i26 %p_Val2_17_2_6_95

]]></Node>
<StgValue><ssdm name="this_assign_5_1_2_6"/></StgValue>
</operation>

<operation id="2696" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:1138  store i26 %this_assign_5_1_2_6, i26* %OFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1324  %tmp_108_3_3 = xor i1 %tmp_416, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_3"/></StgValue>
</operation>

<operation id="2698" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1325  %underflow_3_3_3 = and i1 %tmp_415, %tmp_108_3_3

]]></Node>
<StgValue><ssdm name="underflow_3_3_3"/></StgValue>
</operation>

<operation id="2699" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1326  %brmerge_i_i3_3_3 = xor i1 %tmp_415, %tmp_416

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_3"/></StgValue>
</operation>

<operation id="2700" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1327  %isneg_not_3_3 = xor i1 %tmp_415, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_3"/></StgValue>
</operation>

<operation id="2701" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1328  %brmerge8_3_3 = or i1 %tmp_416, %isneg_not_3_3

]]></Node>
<StgValue><ssdm name="brmerge8_3_3"/></StgValue>
</operation>

<operation id="2702" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1329  %p_Val2_17_mux_3_3 = select i1 %brmerge_i_i3_3_3, i26 33554431, i26 %p_Val2_17_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_3"/></StgValue>
</operation>

<operation id="2703" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1330  %p_Val2_17_3_3_103 = select i1 %underflow_3_3_3, i26 -33554432, i26 %p_Val2_17_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_3_103"/></StgValue>
</operation>

<operation id="2704" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1331  %p_Val2_14_3_4 = select i1 %brmerge8_3_3, i26 %p_Val2_17_mux_3_3, i26 %p_Val2_17_3_3_103

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_4"/></StgValue>
</operation>

<operation id="2705" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1366  %tmp_103_3_4 = sext i26 %p_Val2_14_3_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_4"/></StgValue>
</operation>

<operation id="2706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1367  %tmp_104_3_4 = sext i26 %p_Val2_15_3_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_4"/></StgValue>
</operation>

<operation id="2707" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1368  %p_Val2_16_3_4 = add i27 %tmp_104_3_4, %tmp_103_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_4"/></StgValue>
</operation>

<operation id="2708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1369  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2709" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1370  %p_Val2_17_3_4 = add i26 %p_Val2_14_3_4, %p_Val2_15_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_4"/></StgValue>
</operation>

<operation id="2710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1371  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2711" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1372  %tmp_108_3_4 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_4"/></StgValue>
</operation>

<operation id="2712" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1373  %underflow_3_3_4 = and i1 %tmp_422, %tmp_108_3_4

]]></Node>
<StgValue><ssdm name="underflow_3_3_4"/></StgValue>
</operation>

<operation id="2713" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1374  %brmerge_i_i3_3_4 = xor i1 %tmp_422, %tmp_423

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_4"/></StgValue>
</operation>

<operation id="2714" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1375  %isneg_not_3_4 = xor i1 %tmp_422, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_4"/></StgValue>
</operation>

<operation id="2715" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1376  %brmerge8_3_4 = or i1 %tmp_423, %isneg_not_3_4

]]></Node>
<StgValue><ssdm name="brmerge8_3_4"/></StgValue>
</operation>

<operation id="2716" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1377  %p_Val2_17_mux_3_4 = select i1 %brmerge_i_i3_3_4, i26 33554431, i26 %p_Val2_17_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_4"/></StgValue>
</operation>

<operation id="2717" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1378  %p_Val2_17_3_4_105 = select i1 %underflow_3_3_4, i26 -33554432, i26 %p_Val2_17_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_4_105"/></StgValue>
</operation>

<operation id="2718" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1379  %p_Val2_14_3_5 = select i1 %brmerge8_3_4, i26 %p_Val2_17_mux_3_4, i26 %p_Val2_17_3_4_105

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_5"/></StgValue>
</operation>

<operation id="2719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1414  %tmp_103_3_5 = sext i26 %p_Val2_14_3_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_5"/></StgValue>
</operation>

<operation id="2720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1415  %tmp_104_3_5 = sext i26 %p_Val2_15_3_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_5"/></StgValue>
</operation>

<operation id="2721" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1416  %p_Val2_16_3_5 = add i27 %tmp_104_3_5, %tmp_103_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_5"/></StgValue>
</operation>

<operation id="2722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1417  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2723" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1418  %p_Val2_17_3_5 = add i26 %p_Val2_14_3_5, %p_Val2_15_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_5"/></StgValue>
</operation>

<operation id="2724" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1419  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2725" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1420  %tmp_108_3_5 = xor i1 %tmp_430, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_5"/></StgValue>
</operation>

<operation id="2726" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1421  %underflow_3_3_5 = and i1 %tmp_429, %tmp_108_3_5

]]></Node>
<StgValue><ssdm name="underflow_3_3_5"/></StgValue>
</operation>

<operation id="2727" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1422  %brmerge_i_i3_3_5 = xor i1 %tmp_429, %tmp_430

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_5"/></StgValue>
</operation>

<operation id="2728" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1423  %isneg_not_3_5 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_5"/></StgValue>
</operation>

<operation id="2729" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1424  %brmerge8_3_5 = or i1 %tmp_430, %isneg_not_3_5

]]></Node>
<StgValue><ssdm name="brmerge8_3_5"/></StgValue>
</operation>

<operation id="2730" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1425  %p_Val2_17_mux_3_5 = select i1 %brmerge_i_i3_3_5, i26 33554431, i26 %p_Val2_17_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_5"/></StgValue>
</operation>

<operation id="2731" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1426  %p_Val2_17_3_5_107 = select i1 %underflow_3_3_5, i26 -33554432, i26 %p_Val2_17_3_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_5_107"/></StgValue>
</operation>

<operation id="2732" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1427  %p_Val2_14_3_6 = select i1 %brmerge8_3_5, i26 %p_Val2_17_mux_3_5, i26 %p_Val2_17_3_5_107

]]></Node>
<StgValue><ssdm name="p_Val2_14_3_6"/></StgValue>
</operation>

<operation id="2733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1462  %tmp_103_3_6 = sext i26 %p_Val2_14_3_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_3_6"/></StgValue>
</operation>

<operation id="2734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1463  %tmp_104_3_6 = sext i26 %p_Val2_15_3_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_3_6"/></StgValue>
</operation>

<operation id="2735" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1464  %p_Val2_16_3_6 = add i27 %tmp_104_3_6, %tmp_103_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_3_6"/></StgValue>
</operation>

<operation id="2736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1465  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_3_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2737" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1466  %p_Val2_17_3_6 = add i26 %p_Val2_14_3_6, %p_Val2_15_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_6"/></StgValue>
</operation>

<operation id="2738" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1467  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_3_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2739" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1468  %tmp_108_3_6 = xor i1 %tmp_437, true

]]></Node>
<StgValue><ssdm name="tmp_108_3_6"/></StgValue>
</operation>

<operation id="2740" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1469  %underflow_3_3_6 = and i1 %tmp_436, %tmp_108_3_6

]]></Node>
<StgValue><ssdm name="underflow_3_3_6"/></StgValue>
</operation>

<operation id="2741" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1470  %brmerge_i_i3_3_6 = xor i1 %tmp_436, %tmp_437

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_3_6"/></StgValue>
</operation>

<operation id="2742" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1471  %isneg_not_3_6 = xor i1 %tmp_436, true

]]></Node>
<StgValue><ssdm name="isneg_not_3_6"/></StgValue>
</operation>

<operation id="2743" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1472  %brmerge8_3_6 = or i1 %tmp_437, %isneg_not_3_6

]]></Node>
<StgValue><ssdm name="brmerge8_3_6"/></StgValue>
</operation>

<operation id="2744" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1473  %p_Val2_17_mux_3_6 = select i1 %brmerge_i_i3_3_6, i26 33554431, i26 %p_Val2_17_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_3_6"/></StgValue>
</operation>

<operation id="2745" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1474  %p_Val2_17_3_6_109 = select i1 %underflow_3_3_6, i26 -33554432, i26 %p_Val2_17_3_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_3_6_109"/></StgValue>
</operation>

<operation id="2746" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1475  %this_assign_5_1_3_6 = select i1 %brmerge8_3_6, i26 %p_Val2_17_mux_3_6, i26 %p_Val2_17_3_6_109

]]></Node>
<StgValue><ssdm name="this_assign_5_1_3_6"/></StgValue>
</operation>

<operation id="2747" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:1476  store i26 %this_assign_5_1_3_6, i26* %OFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2748" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1662  %tmp_108_4_3 = xor i1 %tmp_465, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_3"/></StgValue>
</operation>

<operation id="2749" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1663  %underflow_3_4_3 = and i1 %tmp_464, %tmp_108_4_3

]]></Node>
<StgValue><ssdm name="underflow_3_4_3"/></StgValue>
</operation>

<operation id="2750" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1664  %brmerge_i_i3_4_3 = xor i1 %tmp_464, %tmp_465

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_3"/></StgValue>
</operation>

<operation id="2751" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1665  %isneg_not_4_3 = xor i1 %tmp_464, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_3"/></StgValue>
</operation>

<operation id="2752" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1666  %brmerge8_4_3 = or i1 %tmp_465, %isneg_not_4_3

]]></Node>
<StgValue><ssdm name="brmerge8_4_3"/></StgValue>
</operation>

<operation id="2753" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1667  %p_Val2_17_mux_4_3 = select i1 %brmerge_i_i3_4_3, i26 33554431, i26 %p_Val2_17_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_3"/></StgValue>
</operation>

<operation id="2754" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1668  %p_Val2_17_4_3_117 = select i1 %underflow_3_4_3, i26 -33554432, i26 %p_Val2_17_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_3_117"/></StgValue>
</operation>

<operation id="2755" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1669  %p_Val2_14_4_4 = select i1 %brmerge8_4_3, i26 %p_Val2_17_mux_4_3, i26 %p_Val2_17_4_3_117

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_4"/></StgValue>
</operation>

<operation id="2756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1704  %tmp_103_4_4 = sext i26 %p_Val2_14_4_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_4"/></StgValue>
</operation>

<operation id="2757" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1705  %tmp_104_4_4 = sext i26 %p_Val2_15_4_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_4"/></StgValue>
</operation>

<operation id="2758" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1706  %p_Val2_16_4_4 = add i27 %tmp_104_4_4, %tmp_103_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_4"/></StgValue>
</operation>

<operation id="2759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1707  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2760" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1708  %p_Val2_17_4_4 = add i26 %p_Val2_14_4_4, %p_Val2_15_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_4"/></StgValue>
</operation>

<operation id="2761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1709  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2762" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1710  %tmp_108_4_4 = xor i1 %tmp_472, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_4"/></StgValue>
</operation>

<operation id="2763" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1711  %underflow_3_4_4 = and i1 %tmp_471, %tmp_108_4_4

]]></Node>
<StgValue><ssdm name="underflow_3_4_4"/></StgValue>
</operation>

<operation id="2764" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1712  %brmerge_i_i3_4_4 = xor i1 %tmp_471, %tmp_472

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_4"/></StgValue>
</operation>

<operation id="2765" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1713  %isneg_not_4_4 = xor i1 %tmp_471, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_4"/></StgValue>
</operation>

<operation id="2766" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1714  %brmerge8_4_4 = or i1 %tmp_472, %isneg_not_4_4

]]></Node>
<StgValue><ssdm name="brmerge8_4_4"/></StgValue>
</operation>

<operation id="2767" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1715  %p_Val2_17_mux_4_4 = select i1 %brmerge_i_i3_4_4, i26 33554431, i26 %p_Val2_17_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_4"/></StgValue>
</operation>

<operation id="2768" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1716  %p_Val2_17_4_4_119 = select i1 %underflow_3_4_4, i26 -33554432, i26 %p_Val2_17_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_4_119"/></StgValue>
</operation>

<operation id="2769" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1717  %p_Val2_14_4_5 = select i1 %brmerge8_4_4, i26 %p_Val2_17_mux_4_4, i26 %p_Val2_17_4_4_119

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_5"/></StgValue>
</operation>

<operation id="2770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1752  %tmp_103_4_5 = sext i26 %p_Val2_14_4_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_5"/></StgValue>
</operation>

<operation id="2771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1753  %tmp_104_4_5 = sext i26 %p_Val2_15_4_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_5"/></StgValue>
</operation>

<operation id="2772" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1754  %p_Val2_16_4_5 = add i27 %tmp_104_4_5, %tmp_103_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_5"/></StgValue>
</operation>

<operation id="2773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1755  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2774" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1756  %p_Val2_17_4_5 = add i26 %p_Val2_14_4_5, %p_Val2_15_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_5"/></StgValue>
</operation>

<operation id="2775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1757  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="2776" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1758  %tmp_108_4_5 = xor i1 %tmp_479, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_5"/></StgValue>
</operation>

<operation id="2777" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1759  %underflow_3_4_5 = and i1 %tmp_478, %tmp_108_4_5

]]></Node>
<StgValue><ssdm name="underflow_3_4_5"/></StgValue>
</operation>

<operation id="2778" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1760  %brmerge_i_i3_4_5 = xor i1 %tmp_478, %tmp_479

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_5"/></StgValue>
</operation>

<operation id="2779" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1761  %isneg_not_4_5 = xor i1 %tmp_478, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_5"/></StgValue>
</operation>

<operation id="2780" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1762  %brmerge8_4_5 = or i1 %tmp_479, %isneg_not_4_5

]]></Node>
<StgValue><ssdm name="brmerge8_4_5"/></StgValue>
</operation>

<operation id="2781" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1763  %p_Val2_17_mux_4_5 = select i1 %brmerge_i_i3_4_5, i26 33554431, i26 %p_Val2_17_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_5"/></StgValue>
</operation>

<operation id="2782" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1764  %p_Val2_17_4_5_121 = select i1 %underflow_3_4_5, i26 -33554432, i26 %p_Val2_17_4_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_5_121"/></StgValue>
</operation>

<operation id="2783" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1765  %p_Val2_14_4_6 = select i1 %brmerge8_4_5, i26 %p_Val2_17_mux_4_5, i26 %p_Val2_17_4_5_121

]]></Node>
<StgValue><ssdm name="p_Val2_14_4_6"/></StgValue>
</operation>

<operation id="2784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1800  %tmp_103_4_6 = sext i26 %p_Val2_14_4_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_4_6"/></StgValue>
</operation>

<operation id="2785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="27" op_0_bw="26">
<![CDATA[
.reset81:1801  %tmp_104_4_6 = sext i26 %p_Val2_15_4_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_4_6"/></StgValue>
</operation>

<operation id="2786" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:1802  %p_Val2_16_4_6 = add i27 %tmp_104_4_6, %tmp_103_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_4_6"/></StgValue>
</operation>

<operation id="2787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:1803  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_4_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2788" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:1804  %p_Val2_17_4_6 = add i26 %p_Val2_14_4_6, %p_Val2_15_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_6"/></StgValue>
</operation>

<operation id="2789" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:1805  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_4_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2790" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1806  %tmp_108_4_6 = xor i1 %tmp_486, true

]]></Node>
<StgValue><ssdm name="tmp_108_4_6"/></StgValue>
</operation>

<operation id="2791" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1807  %underflow_3_4_6 = and i1 %tmp_485, %tmp_108_4_6

]]></Node>
<StgValue><ssdm name="underflow_3_4_6"/></StgValue>
</operation>

<operation id="2792" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1808  %brmerge_i_i3_4_6 = xor i1 %tmp_485, %tmp_486

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_4_6"/></StgValue>
</operation>

<operation id="2793" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1809  %isneg_not_4_6 = xor i1 %tmp_485, true

]]></Node>
<StgValue><ssdm name="isneg_not_4_6"/></StgValue>
</operation>

<operation id="2794" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:1810  %brmerge8_4_6 = or i1 %tmp_486, %isneg_not_4_6

]]></Node>
<StgValue><ssdm name="brmerge8_4_6"/></StgValue>
</operation>

<operation id="2795" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1811  %p_Val2_17_mux_4_6 = select i1 %brmerge_i_i3_4_6, i26 33554431, i26 %p_Val2_17_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_4_6"/></StgValue>
</operation>

<operation id="2796" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1812  %p_Val2_17_4_6_123 = select i1 %underflow_3_4_6, i26 -33554432, i26 %p_Val2_17_4_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_4_6_123"/></StgValue>
</operation>

<operation id="2797" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:1813  %this_assign_5_1_4_6 = select i1 %brmerge8_4_6, i26 %p_Val2_17_mux_4_6, i26 %p_Val2_17_4_6_123

]]></Node>
<StgValue><ssdm name="this_assign_5_1_4_6"/></StgValue>
</operation>

<operation id="2798" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:1814  store i26 %this_assign_5_1_4_6, i26* %OFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2000  %tmp_108_5_3 = xor i1 %tmp_514, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_3"/></StgValue>
</operation>

<operation id="2800" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2001  %underflow_3_5_3 = and i1 %tmp_513, %tmp_108_5_3

]]></Node>
<StgValue><ssdm name="underflow_3_5_3"/></StgValue>
</operation>

<operation id="2801" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2002  %brmerge_i_i3_5_3 = xor i1 %tmp_513, %tmp_514

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_3"/></StgValue>
</operation>

<operation id="2802" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2003  %isneg_not_5_3 = xor i1 %tmp_513, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_3"/></StgValue>
</operation>

<operation id="2803" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2004  %brmerge8_5_3 = or i1 %tmp_514, %isneg_not_5_3

]]></Node>
<StgValue><ssdm name="brmerge8_5_3"/></StgValue>
</operation>

<operation id="2804" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2005  %p_Val2_17_mux_5_3 = select i1 %brmerge_i_i3_5_3, i26 33554431, i26 %p_Val2_17_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_3"/></StgValue>
</operation>

<operation id="2805" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2006  %p_Val2_17_5_3_131 = select i1 %underflow_3_5_3, i26 -33554432, i26 %p_Val2_17_5_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_3_131"/></StgValue>
</operation>

<operation id="2806" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2007  %p_Val2_14_5_4 = select i1 %brmerge8_5_3, i26 %p_Val2_17_mux_5_3, i26 %p_Val2_17_5_3_131

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_4"/></StgValue>
</operation>

<operation id="2807" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2042  %tmp_103_5_4 = sext i26 %p_Val2_14_5_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_4"/></StgValue>
</operation>

<operation id="2808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2043  %tmp_104_5_4 = sext i26 %p_Val2_15_5_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_4"/></StgValue>
</operation>

<operation id="2809" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2044  %p_Val2_16_5_4 = add i27 %tmp_104_5_4, %tmp_103_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_4"/></StgValue>
</operation>

<operation id="2810" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2045  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2811" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2046  %p_Val2_17_5_4 = add i26 %p_Val2_14_5_4, %p_Val2_15_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_4"/></StgValue>
</operation>

<operation id="2812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2047  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="2813" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2048  %tmp_108_5_4 = xor i1 %tmp_521, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_4"/></StgValue>
</operation>

<operation id="2814" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2049  %underflow_3_5_4 = and i1 %tmp_520, %tmp_108_5_4

]]></Node>
<StgValue><ssdm name="underflow_3_5_4"/></StgValue>
</operation>

<operation id="2815" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2050  %brmerge_i_i3_5_4 = xor i1 %tmp_520, %tmp_521

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_4"/></StgValue>
</operation>

<operation id="2816" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2051  %isneg_not_5_4 = xor i1 %tmp_520, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_4"/></StgValue>
</operation>

<operation id="2817" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2052  %brmerge8_5_4 = or i1 %tmp_521, %isneg_not_5_4

]]></Node>
<StgValue><ssdm name="brmerge8_5_4"/></StgValue>
</operation>

<operation id="2818" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2053  %p_Val2_17_mux_5_4 = select i1 %brmerge_i_i3_5_4, i26 33554431, i26 %p_Val2_17_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_4"/></StgValue>
</operation>

<operation id="2819" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2054  %p_Val2_17_5_4_133 = select i1 %underflow_3_5_4, i26 -33554432, i26 %p_Val2_17_5_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_4_133"/></StgValue>
</operation>

<operation id="2820" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2055  %p_Val2_14_5_5 = select i1 %brmerge8_5_4, i26 %p_Val2_17_mux_5_4, i26 %p_Val2_17_5_4_133

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_5"/></StgValue>
</operation>

<operation id="2821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2090  %tmp_103_5_5 = sext i26 %p_Val2_14_5_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_5"/></StgValue>
</operation>

<operation id="2822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2091  %tmp_104_5_5 = sext i26 %p_Val2_15_5_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_5"/></StgValue>
</operation>

<operation id="2823" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2092  %p_Val2_16_5_5 = add i27 %tmp_104_5_5, %tmp_103_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_5"/></StgValue>
</operation>

<operation id="2824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2093  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="2825" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2094  %p_Val2_17_5_5 = add i26 %p_Val2_14_5_5, %p_Val2_15_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_5"/></StgValue>
</operation>

<operation id="2826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2095  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="2827" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2096  %tmp_108_5_5 = xor i1 %tmp_528, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_5"/></StgValue>
</operation>

<operation id="2828" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2097  %underflow_3_5_5 = and i1 %tmp_527, %tmp_108_5_5

]]></Node>
<StgValue><ssdm name="underflow_3_5_5"/></StgValue>
</operation>

<operation id="2829" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2098  %brmerge_i_i3_5_5 = xor i1 %tmp_527, %tmp_528

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_5"/></StgValue>
</operation>

<operation id="2830" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2099  %isneg_not_5_5 = xor i1 %tmp_527, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_5"/></StgValue>
</operation>

<operation id="2831" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2100  %brmerge8_5_5 = or i1 %tmp_528, %isneg_not_5_5

]]></Node>
<StgValue><ssdm name="brmerge8_5_5"/></StgValue>
</operation>

<operation id="2832" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2101  %p_Val2_17_mux_5_5 = select i1 %brmerge_i_i3_5_5, i26 33554431, i26 %p_Val2_17_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_5"/></StgValue>
</operation>

<operation id="2833" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2102  %p_Val2_17_5_5_135 = select i1 %underflow_3_5_5, i26 -33554432, i26 %p_Val2_17_5_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_5_135"/></StgValue>
</operation>

<operation id="2834" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2103  %p_Val2_14_5_6 = select i1 %brmerge8_5_5, i26 %p_Val2_17_mux_5_5, i26 %p_Val2_17_5_5_135

]]></Node>
<StgValue><ssdm name="p_Val2_14_5_6"/></StgValue>
</operation>

<operation id="2835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2138  %tmp_103_5_6 = sext i26 %p_Val2_14_5_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_5_6"/></StgValue>
</operation>

<operation id="2836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2139  %tmp_104_5_6 = sext i26 %p_Val2_15_5_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_5_6"/></StgValue>
</operation>

<operation id="2837" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2140  %p_Val2_16_5_6 = add i27 %tmp_104_5_6, %tmp_103_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_5_6"/></StgValue>
</operation>

<operation id="2838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2141  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_5_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="2839" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2142  %p_Val2_17_5_6 = add i26 %p_Val2_14_5_6, %p_Val2_15_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_6"/></StgValue>
</operation>

<operation id="2840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2143  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_5_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="2841" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2144  %tmp_108_5_6 = xor i1 %tmp_535, true

]]></Node>
<StgValue><ssdm name="tmp_108_5_6"/></StgValue>
</operation>

<operation id="2842" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2145  %underflow_3_5_6 = and i1 %tmp_534, %tmp_108_5_6

]]></Node>
<StgValue><ssdm name="underflow_3_5_6"/></StgValue>
</operation>

<operation id="2843" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2146  %brmerge_i_i3_5_6 = xor i1 %tmp_534, %tmp_535

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_5_6"/></StgValue>
</operation>

<operation id="2844" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2147  %isneg_not_5_6 = xor i1 %tmp_534, true

]]></Node>
<StgValue><ssdm name="isneg_not_5_6"/></StgValue>
</operation>

<operation id="2845" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2148  %brmerge8_5_6 = or i1 %tmp_535, %isneg_not_5_6

]]></Node>
<StgValue><ssdm name="brmerge8_5_6"/></StgValue>
</operation>

<operation id="2846" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2149  %p_Val2_17_mux_5_6 = select i1 %brmerge_i_i3_5_6, i26 33554431, i26 %p_Val2_17_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_5_6"/></StgValue>
</operation>

<operation id="2847" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2150  %p_Val2_17_5_6_137 = select i1 %underflow_3_5_6, i26 -33554432, i26 %p_Val2_17_5_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_5_6_137"/></StgValue>
</operation>

<operation id="2848" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2151  %this_assign_5_1_5_6 = select i1 %brmerge8_5_6, i26 %p_Val2_17_mux_5_6, i26 %p_Val2_17_5_6_137

]]></Node>
<StgValue><ssdm name="this_assign_5_1_5_6"/></StgValue>
</operation>

<operation id="2849" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:2152  store i26 %this_assign_5_1_5_6, i26* %OFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2850" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2338  %tmp_108_6_3 = xor i1 %tmp_563, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_3"/></StgValue>
</operation>

<operation id="2851" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2339  %underflow_3_6_3 = and i1 %tmp_562, %tmp_108_6_3

]]></Node>
<StgValue><ssdm name="underflow_3_6_3"/></StgValue>
</operation>

<operation id="2852" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2340  %brmerge_i_i3_6_3 = xor i1 %tmp_562, %tmp_563

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_3"/></StgValue>
</operation>

<operation id="2853" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2341  %isneg_not_6_3 = xor i1 %tmp_562, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_3"/></StgValue>
</operation>

<operation id="2854" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2342  %brmerge8_6_3 = or i1 %tmp_563, %isneg_not_6_3

]]></Node>
<StgValue><ssdm name="brmerge8_6_3"/></StgValue>
</operation>

<operation id="2855" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2343  %p_Val2_17_mux_6_3 = select i1 %brmerge_i_i3_6_3, i26 33554431, i26 %p_Val2_17_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_3"/></StgValue>
</operation>

<operation id="2856" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2344  %p_Val2_17_6_3_145 = select i1 %underflow_3_6_3, i26 -33554432, i26 %p_Val2_17_6_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_3_145"/></StgValue>
</operation>

<operation id="2857" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2345  %p_Val2_14_6_4 = select i1 %brmerge8_6_3, i26 %p_Val2_17_mux_6_3, i26 %p_Val2_17_6_3_145

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_4"/></StgValue>
</operation>

<operation id="2858" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2380  %tmp_103_6_4 = sext i26 %p_Val2_14_6_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_4"/></StgValue>
</operation>

<operation id="2859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2381  %tmp_104_6_4 = sext i26 %p_Val2_15_6_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_4"/></StgValue>
</operation>

<operation id="2860" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2382  %p_Val2_16_6_4 = add i27 %tmp_104_6_4, %tmp_103_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_4"/></StgValue>
</operation>

<operation id="2861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2383  %tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="2862" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2384  %p_Val2_17_6_4 = add i26 %p_Val2_14_6_4, %p_Val2_15_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_4"/></StgValue>
</operation>

<operation id="2863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2385  %tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="2864" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2386  %tmp_108_6_4 = xor i1 %tmp_570, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_4"/></StgValue>
</operation>

<operation id="2865" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2387  %underflow_3_6_4 = and i1 %tmp_569, %tmp_108_6_4

]]></Node>
<StgValue><ssdm name="underflow_3_6_4"/></StgValue>
</operation>

<operation id="2866" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2388  %brmerge_i_i3_6_4 = xor i1 %tmp_569, %tmp_570

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_4"/></StgValue>
</operation>

<operation id="2867" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2389  %isneg_not_6_4 = xor i1 %tmp_569, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_4"/></StgValue>
</operation>

<operation id="2868" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2390  %brmerge8_6_4 = or i1 %tmp_570, %isneg_not_6_4

]]></Node>
<StgValue><ssdm name="brmerge8_6_4"/></StgValue>
</operation>

<operation id="2869" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2391  %p_Val2_17_mux_6_4 = select i1 %brmerge_i_i3_6_4, i26 33554431, i26 %p_Val2_17_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_4"/></StgValue>
</operation>

<operation id="2870" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2392  %p_Val2_17_6_4_147 = select i1 %underflow_3_6_4, i26 -33554432, i26 %p_Val2_17_6_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_4_147"/></StgValue>
</operation>

<operation id="2871" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2393  %p_Val2_14_6_5 = select i1 %brmerge8_6_4, i26 %p_Val2_17_mux_6_4, i26 %p_Val2_17_6_4_147

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_5"/></StgValue>
</operation>

<operation id="2872" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2428  %tmp_103_6_5 = sext i26 %p_Val2_14_6_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_5"/></StgValue>
</operation>

<operation id="2873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2429  %tmp_104_6_5 = sext i26 %p_Val2_15_6_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_5"/></StgValue>
</operation>

<operation id="2874" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2430  %p_Val2_16_6_5 = add i27 %tmp_104_6_5, %tmp_103_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_5"/></StgValue>
</operation>

<operation id="2875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2431  %tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="2876" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2432  %p_Val2_17_6_5 = add i26 %p_Val2_14_6_5, %p_Val2_15_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_5"/></StgValue>
</operation>

<operation id="2877" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2433  %tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="2878" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2434  %tmp_108_6_5 = xor i1 %tmp_577, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_5"/></StgValue>
</operation>

<operation id="2879" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2435  %underflow_3_6_5 = and i1 %tmp_576, %tmp_108_6_5

]]></Node>
<StgValue><ssdm name="underflow_3_6_5"/></StgValue>
</operation>

<operation id="2880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2436  %brmerge_i_i3_6_5 = xor i1 %tmp_576, %tmp_577

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_5"/></StgValue>
</operation>

<operation id="2881" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2437  %isneg_not_6_5 = xor i1 %tmp_576, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_5"/></StgValue>
</operation>

<operation id="2882" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2438  %brmerge8_6_5 = or i1 %tmp_577, %isneg_not_6_5

]]></Node>
<StgValue><ssdm name="brmerge8_6_5"/></StgValue>
</operation>

<operation id="2883" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2439  %p_Val2_17_mux_6_5 = select i1 %brmerge_i_i3_6_5, i26 33554431, i26 %p_Val2_17_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_5"/></StgValue>
</operation>

<operation id="2884" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2440  %p_Val2_17_6_5_149 = select i1 %underflow_3_6_5, i26 -33554432, i26 %p_Val2_17_6_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_5_149"/></StgValue>
</operation>

<operation id="2885" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2441  %p_Val2_14_6_6 = select i1 %brmerge8_6_5, i26 %p_Val2_17_mux_6_5, i26 %p_Val2_17_6_5_149

]]></Node>
<StgValue><ssdm name="p_Val2_14_6_6"/></StgValue>
</operation>

<operation id="2886" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2476  %tmp_103_6_6 = sext i26 %p_Val2_14_6_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_6_6"/></StgValue>
</operation>

<operation id="2887" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2477  %tmp_104_6_6 = sext i26 %p_Val2_15_6_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_6_6"/></StgValue>
</operation>

<operation id="2888" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2478  %p_Val2_16_6_6 = add i27 %tmp_104_6_6, %tmp_103_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_6_6"/></StgValue>
</operation>

<operation id="2889" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2479  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_6_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="2890" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2480  %p_Val2_17_6_6 = add i26 %p_Val2_14_6_6, %p_Val2_15_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_6"/></StgValue>
</operation>

<operation id="2891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2481  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_6_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="2892" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2482  %tmp_108_6_6 = xor i1 %tmp_584, true

]]></Node>
<StgValue><ssdm name="tmp_108_6_6"/></StgValue>
</operation>

<operation id="2893" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2483  %underflow_3_6_6 = and i1 %tmp_583, %tmp_108_6_6

]]></Node>
<StgValue><ssdm name="underflow_3_6_6"/></StgValue>
</operation>

<operation id="2894" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2484  %brmerge_i_i3_6_6 = xor i1 %tmp_583, %tmp_584

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_6_6"/></StgValue>
</operation>

<operation id="2895" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2485  %isneg_not_6_6 = xor i1 %tmp_583, true

]]></Node>
<StgValue><ssdm name="isneg_not_6_6"/></StgValue>
</operation>

<operation id="2896" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2486  %brmerge8_6_6 = or i1 %tmp_584, %isneg_not_6_6

]]></Node>
<StgValue><ssdm name="brmerge8_6_6"/></StgValue>
</operation>

<operation id="2897" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2487  %p_Val2_17_mux_6_6 = select i1 %brmerge_i_i3_6_6, i26 33554431, i26 %p_Val2_17_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_6_6"/></StgValue>
</operation>

<operation id="2898" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2488  %p_Val2_17_6_6_151 = select i1 %underflow_3_6_6, i26 -33554432, i26 %p_Val2_17_6_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_6_6_151"/></StgValue>
</operation>

<operation id="2899" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2489  %this_assign_5_1_6_6 = select i1 %brmerge8_6_6, i26 %p_Val2_17_mux_6_6, i26 %p_Val2_17_6_6_151

]]></Node>
<StgValue><ssdm name="this_assign_5_1_6_6"/></StgValue>
</operation>

<operation id="2900" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:2490  store i26 %this_assign_5_1_6_6, i26* %OFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2901" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2676  %tmp_108_7_3 = xor i1 %tmp_612, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_3"/></StgValue>
</operation>

<operation id="2902" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2677  %underflow_3_7_3 = and i1 %tmp_611, %tmp_108_7_3

]]></Node>
<StgValue><ssdm name="underflow_3_7_3"/></StgValue>
</operation>

<operation id="2903" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2678  %brmerge_i_i3_7_3 = xor i1 %tmp_611, %tmp_612

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_3"/></StgValue>
</operation>

<operation id="2904" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2679  %isneg_not_7_3 = xor i1 %tmp_611, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_3"/></StgValue>
</operation>

<operation id="2905" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2680  %brmerge8_7_3 = or i1 %tmp_612, %isneg_not_7_3

]]></Node>
<StgValue><ssdm name="brmerge8_7_3"/></StgValue>
</operation>

<operation id="2906" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2681  %p_Val2_17_mux_7_3 = select i1 %brmerge_i_i3_7_3, i26 33554431, i26 %p_Val2_17_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_3"/></StgValue>
</operation>

<operation id="2907" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2682  %p_Val2_17_7_3_159 = select i1 %underflow_3_7_3, i26 -33554432, i26 %p_Val2_17_7_3

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_3_159"/></StgValue>
</operation>

<operation id="2908" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2683  %p_Val2_14_7_4 = select i1 %brmerge8_7_3, i26 %p_Val2_17_mux_7_3, i26 %p_Val2_17_7_3_159

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_4"/></StgValue>
</operation>

<operation id="2909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2718  %tmp_103_7_4 = sext i26 %p_Val2_14_7_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_4"/></StgValue>
</operation>

<operation id="2910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2719  %tmp_104_7_4 = sext i26 %p_Val2_15_7_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_4"/></StgValue>
</operation>

<operation id="2911" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2720  %p_Val2_16_7_4 = add i27 %tmp_104_7_4, %tmp_103_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_4"/></StgValue>
</operation>

<operation id="2912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2721  %tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_4, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="2913" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2722  %p_Val2_17_7_4 = add i26 %p_Val2_14_7_4, %p_Val2_15_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_4"/></StgValue>
</operation>

<operation id="2914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2723  %tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_4, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="2915" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2724  %tmp_108_7_4 = xor i1 %tmp_619, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_4"/></StgValue>
</operation>

<operation id="2916" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2725  %underflow_3_7_4 = and i1 %tmp_618, %tmp_108_7_4

]]></Node>
<StgValue><ssdm name="underflow_3_7_4"/></StgValue>
</operation>

<operation id="2917" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2726  %brmerge_i_i3_7_4 = xor i1 %tmp_618, %tmp_619

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_4"/></StgValue>
</operation>

<operation id="2918" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2727  %isneg_not_7_4 = xor i1 %tmp_618, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_4"/></StgValue>
</operation>

<operation id="2919" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2728  %brmerge8_7_4 = or i1 %tmp_619, %isneg_not_7_4

]]></Node>
<StgValue><ssdm name="brmerge8_7_4"/></StgValue>
</operation>

<operation id="2920" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2729  %p_Val2_17_mux_7_4 = select i1 %brmerge_i_i3_7_4, i26 33554431, i26 %p_Val2_17_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_4"/></StgValue>
</operation>

<operation id="2921" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2730  %p_Val2_17_7_4_161 = select i1 %underflow_3_7_4, i26 -33554432, i26 %p_Val2_17_7_4

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_4_161"/></StgValue>
</operation>

<operation id="2922" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2731  %p_Val2_14_7_5 = select i1 %brmerge8_7_4, i26 %p_Val2_17_mux_7_4, i26 %p_Val2_17_7_4_161

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_5"/></StgValue>
</operation>

<operation id="2923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2766  %tmp_103_7_5 = sext i26 %p_Val2_14_7_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_5"/></StgValue>
</operation>

<operation id="2924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2767  %tmp_104_7_5 = sext i26 %p_Val2_15_7_5 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_5"/></StgValue>
</operation>

<operation id="2925" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2768  %p_Val2_16_7_5 = add i27 %tmp_104_7_5, %tmp_103_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_5"/></StgValue>
</operation>

<operation id="2926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2769  %tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_5, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="2927" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2770  %p_Val2_17_7_5 = add i26 %p_Val2_14_7_5, %p_Val2_15_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_5"/></StgValue>
</operation>

<operation id="2928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2771  %tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="2929" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2772  %tmp_108_7_5 = xor i1 %tmp_626, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_5"/></StgValue>
</operation>

<operation id="2930" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2773  %underflow_3_7_5 = and i1 %tmp_625, %tmp_108_7_5

]]></Node>
<StgValue><ssdm name="underflow_3_7_5"/></StgValue>
</operation>

<operation id="2931" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2774  %brmerge_i_i3_7_5 = xor i1 %tmp_625, %tmp_626

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_5"/></StgValue>
</operation>

<operation id="2932" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2775  %isneg_not_7_5 = xor i1 %tmp_625, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_5"/></StgValue>
</operation>

<operation id="2933" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2776  %brmerge8_7_5 = or i1 %tmp_626, %isneg_not_7_5

]]></Node>
<StgValue><ssdm name="brmerge8_7_5"/></StgValue>
</operation>

<operation id="2934" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2777  %p_Val2_17_mux_7_5 = select i1 %brmerge_i_i3_7_5, i26 33554431, i26 %p_Val2_17_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_5"/></StgValue>
</operation>

<operation id="2935" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2778  %p_Val2_17_7_5_163 = select i1 %underflow_3_7_5, i26 -33554432, i26 %p_Val2_17_7_5

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_5_163"/></StgValue>
</operation>

<operation id="2936" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2779  %p_Val2_14_7_6 = select i1 %brmerge8_7_5, i26 %p_Val2_17_mux_7_5, i26 %p_Val2_17_7_5_163

]]></Node>
<StgValue><ssdm name="p_Val2_14_7_6"/></StgValue>
</operation>

<operation id="2937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2814  %tmp_103_7_6 = sext i26 %p_Val2_14_7_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_103_7_6"/></StgValue>
</operation>

<operation id="2938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="27" op_0_bw="26">
<![CDATA[
.reset81:2815  %tmp_104_7_6 = sext i26 %p_Val2_15_7_6 to i27

]]></Node>
<StgValue><ssdm name="tmp_104_7_6"/></StgValue>
</operation>

<operation id="2939" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.reset81:2816  %p_Val2_16_7_6 = add i27 %tmp_104_7_6, %tmp_103_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_16_7_6"/></StgValue>
</operation>

<operation id="2940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.reset81:2817  %tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_16_7_6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="2941" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.reset81:2818  %p_Val2_17_7_6 = add i26 %p_Val2_14_7_6, %p_Val2_15_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_6"/></StgValue>
</operation>

<operation id="2942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.reset81:2819  %tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_17_7_6, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="2943" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2820  %tmp_108_7_6 = xor i1 %tmp_633, true

]]></Node>
<StgValue><ssdm name="tmp_108_7_6"/></StgValue>
</operation>

<operation id="2944" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2821  %underflow_3_7_6 = and i1 %tmp_632, %tmp_108_7_6

]]></Node>
<StgValue><ssdm name="underflow_3_7_6"/></StgValue>
</operation>

<operation id="2945" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2822  %brmerge_i_i3_7_6 = xor i1 %tmp_632, %tmp_633

]]></Node>
<StgValue><ssdm name="brmerge_i_i3_7_6"/></StgValue>
</operation>

<operation id="2946" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2823  %isneg_not_7_6 = xor i1 %tmp_632, true

]]></Node>
<StgValue><ssdm name="isneg_not_7_6"/></StgValue>
</operation>

<operation id="2947" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset81:2824  %brmerge8_7_6 = or i1 %tmp_633, %isneg_not_7_6

]]></Node>
<StgValue><ssdm name="brmerge8_7_6"/></StgValue>
</operation>

<operation id="2948" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2825  %p_Val2_17_mux_7_6 = select i1 %brmerge_i_i3_7_6, i26 33554431, i26 %p_Val2_17_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_mux_7_6"/></StgValue>
</operation>

<operation id="2949" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2826  %p_Val2_17_7_6_165 = select i1 %underflow_3_7_6, i26 -33554432, i26 %p_Val2_17_7_6

]]></Node>
<StgValue><ssdm name="p_Val2_17_7_6_165"/></StgValue>
</operation>

<operation id="2950" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.reset81:2827  %this_assign_5_1_7_6 = select i1 %brmerge8_7_6, i26 %p_Val2_17_mux_7_6, i26 %p_Val2_17_7_6_165

]]></Node>
<StgValue><ssdm name="this_assign_5_1_7_6"/></StgValue>
</operation>

<operation id="2951" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.reset81:2828  store i26 %this_assign_5_1_7_6, i26* %OFM_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset81:2829  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="0" op_0_bw="0">
<![CDATA[
.reset81:2835  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="2954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
