// Seed: 3679689408
`timescale 1ps / 1 ps
module module_0 (
    output tri1  id_0,
    output logic id_1
);
  reg id_2;
  assign id_0[1'h0] = id_2;
  initial begin
    id_2 <= id_2;
    id_2 = 1;
  end
  always @(posedge 1 or posedge 1) begin : id_3
    id_2 <= 1 - 1'd0;
    SystemTFIdentifier;
  end
endmodule
