;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 721, 0
	SPL 0, @-54
	JMN 71, #6
	SUB @127, 706
	ADD #270, 0
	SPL 17, <10
	ADD #270, 0
	JMZ -0, 904
	JMZ -0, 904
	MOV -7, <-20
	JMZ <160, 9
	MOV -7, <-20
	SUB @127, 106
	CMP #2, -40
	JMN @12, #200
	SUB -7, <-25
	SUB @127, 706
	MOV -7, <-60
	JMP <127, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 506
	SPL 0, @-24
	MOV -1, <-20
	SPL 0, @-54
	SPL 0, @-54
	SUB @127, 106
	SUB @127, 106
	SUB -7, <-120
	SUB -7, <-120
	MOV -7, <-20
	SUB #72, @200
	SLT #270, 0
	MOV -7, <-20
	MOV -7, <-60
	SUB @127, 106
	MOV -7, <-60
	CMP -207, <-129
	MOV -7, <-60
	SPL 0, <402
	SPL 0, <402
	SPL 20, #402
	JMP @12, #200
	SLT 721, 0
	MOV -7, <-20
