<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: edma_pbuf_axi_fe_rx</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_edma_pbuf_axi_fe_rx'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_edma_pbuf_axi_fe_rx')">edma_pbuf_axi_fe_rx</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.19</td>
<td class="s6 cl rt"><a href="mod453.html#Line" > 68.63</a></td>
<td class="s6 cl rt"><a href="mod453.html#Cond" > 63.83</a></td>
<td class="s2 cl rt"><a href="mod453.html#Toggle" > 20.52</a></td>
<td class="s4 cl rt"><a href="mod453.html#FSM" > 44.44</a></td>
<td class="s5 cl rt"><a href="mod453.html#Branch" > 53.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_fe_rx.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_fe_rx.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod453.html#inst_tag_32975"  onclick="showContent('inst_tag_32975')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_rx<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_edma_pbuf_axi_fe_rx'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod453.html" >edma_pbuf_axi_fe_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>695</td><td>477</td><td>68.63</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>471</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>508</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>563</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>587</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>605</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>659</td><td>59</td><td>28</td><td>47.46</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>779</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>797</td><td>69</td><td>25</td><td>36.23</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>916</td><td>24</td><td>7</td><td>29.17</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>975</td><td>31</td><td>31</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1339</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1357</td><td>25</td><td>20</td><td>80.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1432</td><td>24</td><td>21</td><td>87.50</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>1492</td><td>55</td><td>16</td><td>29.09</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>1644</td><td>39</td><td>38</td><td>97.44</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>1773</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1875</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1894</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1905</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>1924</td><td>28</td><td>26</td><td>92.86</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1992</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>2007</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>2034</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>2063</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>2096</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2152</td><td>50</td><td>33</td><td>66.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>2264</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2299</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2415</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>2421</td><td>52</td><td>28</td><td>53.85</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2539</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
470                       begin
471        1/1              if  (~n_areset)
472        1/1                rxdma_inactive    &lt;= 1'b1;
473                         else
474                         begin
475        1/1                if (~enable_rx)
476        1/1                  rxdma_inactive  &lt;= 1'b1;
477                           else
478        1/1                  if (hready_rx)
479                             begin
480        1/1                    if (htrans_00[1] | htrans_02[1])
481        1/1                      rxdma_inactive  &lt;= 1'b0;
482                               else
483        1/1                      rxdma_inactive  &lt;= 1'b1;
484                             end
                        MISSING_ELSE
485                         end
486                       end
487                     
488                       // Port 0 and 2 never overlap, call this port_tx
489                       // Port 1 and 3 never overlap, call this port_rx
490                       assign htrans_rx_c    = (htrans_00 | htrans_02) ;
491                       assign hburst_rx_c    = htrans_00[1]  ? hburst_00     : hburst_02 ;
492                       assign hsize_rx_c     = htrans_00[1]  ? hsize_00      : hsize_02 ;
493                       assign hwrite_rx_c    = htrans_00[1]  ? hwrite_00     : hwrite_02 ;
494                       assign haddr_rx_c     = htrans_00[1]  ? haddr_00      : haddr_02 ;
495                       assign haddr_rx_par_c = htrans_00[1]  ? haddr_00_par  : haddr_02_par;
496                     
497                       assign ahb_rx_is_descr_c = htrans_00[1];
498                     
499                       // We want to change the AHB characteristics.
500                       // so that the AHB phase doesnt necessarily proceed
501                       // when hready is HIGH.  It will be done more asynchronously
502                       // so that the address remains valid until hready goes high
503                       // again. This is for cases where the access cannot get out onto
504                       // the AXI aw or ar bus immediately
505                       // So first register the address phase signals ...
506                       always @ (posedge aclk or negedge n_areset)
507                       begin
508        1/1              if  (~n_areset)
509                         begin
510        1/1                haddr_rx_r    &lt;= {p_edma_addr_width{1'b0}};
511        1/1                hsize_rx_r    &lt;= 3'b000;
512        1/1                hwrite_rx_r   &lt;= 1'h0;
513        1/1                htrans_rx_r   &lt;= 2'h0;
514        1/1                hburst_rx_r   &lt;= 3'h0;
515        1/1                ahb_rx_is_descr_r &lt;= 1'b0;
516                         end
517                         else
518                         begin
519        1/1                if (~using_rx_reg &amp; hready_rx)
520                           begin
521        1/1                  haddr_rx_r    &lt;= haddr_rx_c;
522        1/1                  hsize_rx_r    &lt;= hsize_rx_c;
523        1/1                  hburst_rx_r   &lt;= hburst_rx_c;
524        1/1                  hwrite_rx_r   &lt;= hwrite_rx_c;
525        1/1                  htrans_rx_r   &lt;= htrans_rx_c;
526        1/1                  ahb_rx_is_descr_r &lt;= ahb_rx_is_descr_c;
527                           end
                        MISSING_ELSE
528                         end
529                       end
530                     
531                       // Register the parity for haddr_rx_c if optional parity protection
532                       // is configured.
533                       generate if (p_edma_asf_dap_prot == 1) begin : gen_haddr_rx_par
534                         reg   [p_edma_addr_pwid-1:0] haddr_rx_par_int;
535                         always @ (posedge aclk or negedge n_areset)
536                         begin
537                           if  (~n_areset)
538                             haddr_rx_par_int  &lt;= {p_edma_addr_pwid{1'b0}};
539                           else if (~using_rx_reg &amp; hready_rx)
540                             haddr_rx_par_int  &lt;= haddr_rx_par_c;
541                         end
542                         assign haddr_rx_par_r = haddr_rx_par_int;
543                       end else begin : gen_no_haddr_rx_par
544                         assign haddr_rx_par_r = {p_edma_addr_pwid{1'b0}};
545                       end
546                       endgenerate
547                     
548                       // We need to use the buffered version of the AHB signals if ...
549                       //  1) if htrans is active, but the arbiter
550                       //     has selected a different port - we need to drive hready to
551                       //     keep the pipeline going, so we need to buffer the address
552                       //  2) if arready is low at the point arvalid
553                       //     is set (we will want to push the AHB address phase on, so
554                       //     we will lose the current address shining from the AHB ports
555                       //  3) For RX descriptor writeback followed by descriptor read
556                       //     then if axi_no_wr_rd_depend is set we need to delay the read
557                       //     until the writeback has completed, however this writeback
558                       //     completion will cause AHB to move on so we must latch the
559                       //     read request.
560                     
561                       always @ (posedge aclk or negedge n_areset)
562                       begin
563        1/1              if  (~n_areset)
564        1/1                using_rx_reg  &lt;= 1'b0;
565                         else
566                         begin
567                     
568        1/1                if (hready_rx | using_rx_reg)
569                           begin
570        1/1                  if (rx_data_wr_req &amp; rx_cutthru)
571        <font color = "red">0/1     ==>            using_rx_reg  &lt;= ~(|awgrant) | ~awready | aw_is_rx_descr; // Only needed for RX data writes</font>
572                             else
573        1/1                    using_rx_reg  &lt;= 1'b0;
574                           end
                        MISSING_ELSE
575                     
576                         end
577                       end
578                     
579                       // If htrans is suggesting there is a valid access, but hready is low, then we can
580                       // go ahead and output that request on the AXI ar and aw busses, but we have
581                       // to block out htrans until hready goes high again to avoid acting on the same
582                       // request twice.  It is useful to act on this immediately so we make the most
583                       // of the AXI pipeline.  This will effectively cause pipelined accesses on the AR and
584                       // AW bus
585                       always @ (posedge aclk or negedge n_areset)
586                       begin
587        1/1              if  (~n_areset)
588                         begin
589        1/1                block_n_rx_ns_req &lt;= 1'b1;
590                         end
591                         else
592                         begin
593        1/1                if (hready_rx)
594        1/1                  block_n_rx_ns_req &lt;= 1'b1;
595        1/1                else if (using_rx_reg)  // Dont block the access because we are waiting to use
596                                                   // a previously accepted one ...
597        <font color = "red">0/1     ==>          block_n_rx_ns_req &lt;= block_n_rx_ns_req;</font>
598        1/1                else if (awvalid &amp; awready &amp; (|awgrant) &amp; aw_is_rx_data &amp; rx_cutthru)
599        <font color = "red">0/1     ==>          block_n_rx_ns_req &lt;= 1'b0;</font>
                        MISSING_ELSE
600                         end
601                       end
602                     
603                       always @(*)
604                       begin
605        1/1              if (using_rx_reg &amp; block_n_rx_ns_req)
606                         begin
607        <font color = "red">0/1     ==>        htrans_rx        = htrans_rx_r ;</font>
608        <font color = "red">0/1     ==>        hburst_rx        = hburst_rx_r ;</font>
609        <font color = "red">0/1     ==>        hsize_rx         = hsize_rx_r  ;</font>
610        <font color = "red">0/1     ==>        hwrite_rx        = hwrite_rx_r ;</font>
611        <font color = "red">0/1     ==>        haddr_rx         = haddr_rx_r  ;</font>
612        <font color = "red">0/1     ==>        haddr_rx_par     = haddr_rx_par_r;</font>
613        <font color = "red">0/1     ==>        ahb_rx_is_descr  = ahb_rx_is_descr_r;</font>
614                         end
615                         else
616                         begin
617        1/1                htrans_rx        = htrans_rx_c;
618        1/1                hburst_rx        = hburst_rx_c ;
619        1/1                hsize_rx         = hsize_rx_c ;
620        1/1                hwrite_rx        = hwrite_rx_c ;
621        1/1                haddr_rx         = haddr_rx_c ;
622        1/1                haddr_rx_par     = haddr_rx_par_c;
623        1/1                ahb_rx_is_descr  = ahb_rx_is_descr_c;
624                         end
625                       end
626                     
627                     
628                     
629                       // RX DESCRIPTOR WRITE/ RSC Update BUFFER
630                       // this buffer has 2 uses.
631                       //
632                       // 1. DESCRIPTOR WRITE BUFFER
633                       // We need to buffer the descriptor writes locally in order to fully decouple AW from B
634                       // the descriptors will be 64 bits (*** not 64bit address) in total.
635                       // To cope with all data bus widths and to minimize local area
636                       // the buffer will be just 32bits in width, and will require a minimum of
637                       // 2 writes to fill a 64-bit descriptor
638                       // Implement a state machine to control the pushing of this FIFO - controlled
639                       // from the AHB port 0 (RX descriptor write)
640                       //
641                       // 2. RSC Update Buffer
642                       // When the RSC feature is enabled, it goes through update cycles after every TCP segment
643                       // is coalesced.  There will be fewer descriptor writes when this feature is enabled
644                       // so the idea is that we should reuse this buffer to cater for them
645                       assign rsc_update_ready_o = ~rx_rsc_wr_fifo_dat_full;
646                       generate if (p_edma_bus_width &lt; 32'd128) begin : gen_hwdata_00_pad
647                         assign hwdata_00_pad      = {{(128-p_edma_bus_width){1'b0}},hwdata_00};
648                         assign hwdata_00_par_pad  = {{(16-p_edma_bus_pwid){1'b0}},hwdata_00_par};
649                       end else begin : gen_no_hwdata_00_pad
650                         assign hwdata_00_pad      = hwdata_00;
651                         assign hwdata_00_par_pad  = hwdata_00_par;
652                       end
653                       endgenerate
654                     
655                     
656                       always@(*)
657                       begin
658                         // Add defaults to reduce codebase and keep it tidy
659        1/1              nxt_rx_descr_wr_push_state  = rx_descr_wr_push_state;
660        1/1              rx_descr_wr_fifo_dat_push   = 1'b0;
661        1/1              rx_descr_wr_fifo_add_push   = 1'b0;
662        1/1              rx_descr_wr_fifo_in         = {4{hwdata_00_pad[31:0]}};
663        1/1              rx_descr_wr_fifo_par_in     = {4{hwdata_00_par_pad[3:0]}};
664        1/1              nxt_rx_descr_wr_databuf     = rx_descr_wr_databuf;
665        1/1              nxt_rx_descr_wr_databuf_par = rx_descr_wr_databuf_par;
666                     
667        1/1              if (rsc_update_valid_i &amp; ~rx_rsc_wr_fifo_dat_full)  // Valid only when RSC present
668        <font color = "red">0/1     ==>        rx_rsc_wr_fifo_dat_push   = 1'b1;</font>
669                         else
670        1/1                rx_rsc_wr_fifo_dat_push   = 1'b0;
671                     
672        1/1              case (rx_descr_wr_push_state)
673                           DESCR_IDLE:  // IDLE state
674                           begin
675        1/1                  if (htrans_00[1] &amp; hwrite_00 &amp; hready_rx &amp; ~rx_descr_wr_fifo_add_full)
676                             begin
677        1/1                    rx_descr_wr_fifo_add_push   = 1'b1;  // write address to fifo once per BD writeback
678        1/1                    nxt_rx_descr_wr_push_state = DESCR_WORD0;
679                             end
                        MISSING_ELSE
680                           end
681                           DESCR_WORD0:
682                           begin
683                     //        if (rx_descr_wr_dph &amp; ~rx_descr_wr_fifo_dat_full) // Note : These terms cannot be true due to the state
684                     //                                                                    transition from IDLE - the add FIFO and the data FIFO are
685                     //                                                                    equally sized so it will never be full here.
686                             begin
687        1/1                    if (~rx_extended_bd_mode_en)
688                               begin
689                                 // addr bit 3, and in 128b data bus width, means the BD words must be in the upper 64b of the data bus
690        1/1                      if (dma_bus_width == 2'b00) begin // 32b so 2 writes
691        1/1                        nxt_rx_descr_wr_databuf[31:0]     = hwdata_00_pad[31:0];
692        1/1                        nxt_rx_descr_wr_databuf_par[3:0]  = hwdata_00_par_pad[3:0];
693        <font color = "red">0/1     ==>              end else if (haddr_rx_r[3] &amp; dma_bus_width[1]) begin</font>
694        <font color = "red">0/1     ==>                rx_descr_wr_fifo_in[63:0]     = hwdata_00_pad[127:64];</font>
695        <font color = "red">0/1     ==>                rx_descr_wr_fifo_par_in[7:0]  = hwdata_00_par_pad[15:8];</font>
696                                 end else begin // otherwise the BD words must be in the lower 64b of the data bus
697        <font color = "red">0/1     ==>                rx_descr_wr_fifo_in[63:0]     = hwdata_00_pad[63:0];</font>
698        <font color = "red">0/1     ==>                rx_descr_wr_fifo_par_in[7:0]  = hwdata_00_par_pad[7:0];</font>
699                                 end
700        1/1                      nxt_rx_descr_wr_push_state    = dma_bus_width == 2'b00 ? DESCR_WORD2 : DESCR_IDLE;
701        1/1                      rx_descr_wr_fifo_dat_push     = dma_bus_width != 2'b00;
702                               end
703                               else
704                               begin
705        <font color = "red">0/1     ==>              if (dma_bus_width == 2'b00) begin  // 32b so 4 writes</font>
706        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf[95:64]    = hwdata_00_pad[31:0];</font>
707        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf_par[11:8] = hwdata_00_par_pad[3:0];</font>
708        <font color = "red">0/1     ==>              end else if (haddr_rx_r[3] &amp; dma_bus_width[1]) begin</font>
709        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf[95:32]    = hwdata_00_pad[127:64];</font>
710        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf_par[11:4] = hwdata_00_par_pad[15:8];</font>
711                                 end else begin // 64b writes for 64b and 128b data bus width
712        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf[95:32]    = hwdata_00_pad[63:0];</font>
713        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf_par[11:4] = hwdata_00_par_pad[7:0];</font>
714                                 end
715        <font color = "red">0/1     ==>              nxt_rx_descr_wr_push_state = DESCR_WORD2;</font>
716                               end
717                             end
718                           end
719                           DESCR_WORD2:
720                           begin
721                             begin
722        1/1                    if (~rx_extended_bd_mode_en)  // Must be 32 bit to be here
723                               begin
724        1/1                      rx_descr_wr_fifo_dat_push = 1'b1;
725        1/1                      rx_descr_wr_fifo_in       = {{64{1'b0}},hwdata_00_pad[31:0],rx_descr_wr_databuf[31:0]};
726        1/1                      rx_descr_wr_fifo_par_in   = {8'h00,hwdata_00_par_pad[3:0],rx_descr_wr_databuf_par[3:0]};
727        1/1                      nxt_rx_descr_wr_push_state   = DESCR_IDLE;
728                               end
729                               else
730                               begin
731        <font color = "red">0/1     ==>              if (dma_bus_width == 2'b00)  // 32b so 2nd of 4 writes</font>
732                                 begin
733        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf[63:32]    = hwdata_00_pad[31:0];</font>
734        <font color = "red">0/1     ==>                nxt_rx_descr_wr_databuf_par[7:4]  = hwdata_00_par_pad[3:0];</font>
735        <font color = "red">0/1     ==>                nxt_rx_descr_wr_push_state = DESCR_WORD3;</font>
736                                 end
737        <font color = "red">0/1     ==>              else if (haddr_rx_r[3] &amp; dma_bus_width[1])</font>
738                                 begin
739        <font color = "red">0/1     ==>                rx_descr_wr_fifo_dat_push   = 1'b1;</font>
740        <font color = "red">0/1     ==>                rx_descr_wr_fifo_in         = {nxt_rx_descr_wr_databuf[95:32], hwdata_00_pad[127:64]};</font>
741        <font color = "red">0/1     ==>                rx_descr_wr_fifo_par_in     = {nxt_rx_descr_wr_databuf_par[11:4], hwdata_00_par_pad[15:8]};</font>
742        <font color = "red">0/1     ==>                nxt_rx_descr_wr_push_state  = DESCR_IDLE;</font>
743                                 end
744                                 else // 64b writes for 64b and 128b data bus width so last write
745                                 begin
746        <font color = "red">0/1     ==>                rx_descr_wr_fifo_dat_push   = 1'b1;</font>
747        <font color = "red">0/1     ==>                rx_descr_wr_fifo_in         = {nxt_rx_descr_wr_databuf[95:32], hwdata_00_pad[63:0]};</font>
748        <font color = "red">0/1     ==>                rx_descr_wr_fifo_par_in     = {nxt_rx_descr_wr_databuf_par[11:4], hwdata_00_par_pad[7:0]};</font>
749        <font color = "red">0/1     ==>                nxt_rx_descr_wr_push_state  = DESCR_IDLE;</font>
750                                 end
751                               end
752                             end
753                           end
754                           DESCR_WORD3: // only in this stae for 32b data bus and extended bd mode
755                           begin
756                     //        if ( ~rx_descr_wr_fifo_dat_full) // Note : the add FIFO and the data FIFO are equally sized so it will never be full here.
757                             begin
758        <font color = "red">0/1     ==>            nxt_rx_descr_wr_databuf[31:0]     = hwdata_00_pad[31:0];</font>
759        <font color = "red">0/1     ==>            nxt_rx_descr_wr_databuf_par[3:0]  = hwdata_00_par_pad[3:0];</font>
760        <font color = "red">0/1     ==>            nxt_rx_descr_wr_push_state = DESCR_WORD4;</font>
761                             end
762                           end
763                     
764                           default: // DESCR_WORD4 - last write for 32b data bus and extended bd mode
765                           begin
766        1/1                    rx_descr_wr_fifo_dat_push   = 1'b1;
767        1/1                    rx_descr_wr_fifo_in         = {nxt_rx_descr_wr_databuf[95:0], hwdata_00_pad[31:0]};
768        1/1                    rx_descr_wr_fifo_par_in     = {nxt_rx_descr_wr_databuf_par[11:0], hwdata_00_par_pad[3:0]};
769        1/1                    nxt_rx_descr_wr_push_state  = DESCR_IDLE;
770                           end
771                     
772                         endcase
773                       end
774                     
775                     
776                       always @ *
777                       begin
778                         // define the number of rx descriptor writes that occur for each mode
779        1/1              casex ({rx_extended_bd_mode_en, addressing_64b, dma_bus_width})
780        <font color = "red">0/1     ==>        4'b1_0_1x:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access</font>
781                     
782        <font color = "red">0/1     ==>        4'b1_1_1x:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access</font>
783                     
784        1/1                4'b1_x_00:  axi_rx_descr_wr_cnt_done  = 2'h3;  // 4 access
785        <font color = "red">0/1     ==>        4'b1_x_01:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access</font>
786                     
787        1/1                4'b0_x_00:  axi_rx_descr_wr_cnt_done  = 2'h1; // 2 access
788        <font color = "red">0/1     ==>        default  :  axi_rx_descr_wr_cnt_done  = 2'h0; // 1 access</font>
789                         endcase
790                       end
791                     
792                     
793                       // And another state to control the popping and the request on AXI
794                       always @ *
795                       begin
796                         // Add defaults to reduce codebase and keep it tidy
797        1/1              nxt_rx_descr_wr_pop_state     = rx_descr_wr_pop_state;
798        1/1              rx_descr_wr_fifo_add_pop      = 1'b0;
799        1/1              rx_descr_wr_req               = 1'b0;
800                     
801        1/1              casex (rsc_update_ben_o)
802        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxxxx1  :   rsc_update_data_o[127:0] = {96'h000000000000000000000000,rsc_wr_fifo_data_out};</font>
803        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxxx10  :   rsc_update_data_o[127:0] = {88'h0000000000000000000000,rsc_wr_fifo_data_out,  8'h00};</font>
804        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxx100  :   rsc_update_data_o[127:0] = {80'h00000000000000000000,rsc_wr_fifo_data_out, 16'h0000};</font>
805        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxx1000  :   rsc_update_data_o[127:0] = {72'h000000000000000000,rsc_wr_fifo_data_out, 24'h000000};</font>
806        <font color = "red">0/1     ==>        16'bxxxxxxxxxxx10000  :   rsc_update_data_o[127:0] = {64'h0000000000000000,rsc_wr_fifo_data_out, 32'h00000000};</font>
807        <font color = "red">0/1     ==>        16'bxxxxxxxxxx100000  :   rsc_update_data_o[127:0] = {56'h00000000000000,rsc_wr_fifo_data_out, 40'h0000000000};</font>
808        <font color = "red">0/1     ==>        16'bxxxxxxxxx1000000  :   rsc_update_data_o[127:0] = {48'h000000000000,rsc_wr_fifo_data_out, 48'h000000000000};</font>
809        <font color = "red">0/1     ==>        16'bxxxxxxxx10000000  :   rsc_update_data_o[127:0] = {40'h0000000000,rsc_wr_fifo_data_out, 56'h00000000000000};</font>
810        <font color = "red">0/1     ==>        16'bxxxxxxx100000000  :   rsc_update_data_o[127:0] = {32'h00000000,rsc_wr_fifo_data_out, 64'h0000000000000000};</font>
811        <font color = "red">0/1     ==>        16'bxxxxxx1000000000  :   rsc_update_data_o[127:0] = {24'h000000,rsc_wr_fifo_data_out, 72'h000000000000000000};</font>
812        <font color = "red">0/1     ==>        16'bxxxxx10000000000  :   rsc_update_data_o[127:0] = {16'h0000,rsc_wr_fifo_data_out, 80'h00000000000000000000};</font>
813        <font color = "red">0/1     ==>        16'bxxxx100000000000  :   rsc_update_data_o[127:0] = { 8'h00,rsc_wr_fifo_data_out, 88'h0000000000000000000000};</font>
814        <font color = "red">0/1     ==>        16'bxxx1000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[31:0],      96'h000000000000000000000000};</font>
815        <font color = "red">0/1     ==>        16'bxx10000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[23:0],   104'h00000000000000000000000000};</font>
816        <font color = "red">0/1     ==>        16'bx100000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[15:0], 112'h0000000000000000000000000000};</font>
817        1/1                default               :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[7:0],120'h000000000000000000000000000000};
818                         endcase
819                         // Similarly for the optional parity
820        1/1              casex (rsc_update_ben_o)
821        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxxxx1  :   rsc_update_data_par_o[15:0] = {12'd0, rsc_wr_fifo_data_par_out};</font>
822        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxxx10  :   rsc_update_data_par_o[15:0] = {11'd0, rsc_wr_fifo_data_par_out, 1'd0};</font>
823        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxxx100  :   rsc_update_data_par_o[15:0] = {10'd0, rsc_wr_fifo_data_par_out, 2'd0};</font>
824        <font color = "red">0/1     ==>        16'bxxxxxxxxxxxx1000  :   rsc_update_data_par_o[15:0] = {9'd0,  rsc_wr_fifo_data_par_out, 3'd0};</font>
825        <font color = "red">0/1     ==>        16'bxxxxxxxxxxx10000  :   rsc_update_data_par_o[15:0] = {8'd0,  rsc_wr_fifo_data_par_out, 4'd0};</font>
826        <font color = "red">0/1     ==>        16'bxxxxxxxxxx100000  :   rsc_update_data_par_o[15:0] = {7'd0,  rsc_wr_fifo_data_par_out, 5'd0};</font>
827        <font color = "red">0/1     ==>        16'bxxxxxxxxx1000000  :   rsc_update_data_par_o[15:0] = {6'd0,  rsc_wr_fifo_data_par_out, 6'd0};</font>
828        <font color = "red">0/1     ==>        16'bxxxxxxxx10000000  :   rsc_update_data_par_o[15:0] = {5'd0,  rsc_wr_fifo_data_par_out, 7'd0};</font>
829        <font color = "red">0/1     ==>        16'bxxxxxxx100000000  :   rsc_update_data_par_o[15:0] = {4'd0,  rsc_wr_fifo_data_par_out, 8'd0};</font>
830        <font color = "red">0/1     ==>        16'bxxxxxx1000000000  :   rsc_update_data_par_o[15:0] = {3'd0,  rsc_wr_fifo_data_par_out, 9'd0};</font>
831        <font color = "red">0/1     ==>        16'bxxxxx10000000000  :   rsc_update_data_par_o[15:0] = {2'd0,  rsc_wr_fifo_data_par_out, 10'd0};</font>
832        <font color = "red">0/1     ==>        16'bxxxx100000000000  :   rsc_update_data_par_o[15:0] = {1'd0,  rsc_wr_fifo_data_par_out, 11'd0};</font>
833        <font color = "red">0/1     ==>        16'bxxx1000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[3:0],   12'd0};</font>
834        <font color = "red">0/1     ==>        16'bxx10000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[2:0],   13'd0};</font>
835        <font color = "red">0/1     ==>        16'bx100000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[1:0],   14'd0};</font>
836        1/1                default               :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[0],     15'd0};
837                         endcase
838                     
839        1/1              rx_rsc_wr_fifo_dat_pop   = (wvalid &amp; wready &amp; w_is_rsc_update); // w_is_rsc_update only if RSC present
840        1/1              rx_descr_wr_fifo_dat_pop = (wvalid &amp; wready &amp; w_is_descr &amp; ~w_is_tx &amp; (axi_rx_descr_wr_cnt == axi_rx_descr_wr_cnt_done));
841                     
842        1/1              case (rx_descr_wr_pop_state)
843                           RX_DESCR_WR_IDLE :
844                           begin
845        1/1                  rx_descr_wr_cnt              = 2'h0; // used to sequence through rx descr write addresses
846                             // wait for the actual FIFO to load
847        1/1                  if (~rx_descr_wr_fifo_add_empty &amp; ~rx_descr_wr_fifo_dat_empty &amp; (|num_axi_descr_wr_needed) &amp;
848                                (~wait_for_data_buffer_push))
849                             begin
850        1/1                    rx_descr_wr_req              = 1'b1;
851        1/1                    if (awgrant[2] &amp; awready)
852                               begin
853        1/1                      if (dma_bus_width == 2'b00)
854        1/1                        nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_WORD1;
855                                 else
856                                 begin // single write access
857        <font color = "red">0/1     ==>                if (~rx_extended_bd_mode_en)</font>
858                                   begin
859        <font color = "red">0/1     ==>                  rx_descr_wr_fifo_add_pop      = 1'b1;</font>
860        <font color = "red">0/1     ==>                  nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_IDLE;</font>
861                                   end
862                                   else
863        <font color = "red">0/1     ==>                  nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_WORD1;</font>
864                                 end
865                               end
                        MISSING_ELSE
866                             end
                        MISSING_ELSE
867                           end
868                     
869                           RX_DESCR_WR_WORD1 : //  32 bit mode or 64 bit extended bd mode
870                           begin
871        1/1                  rx_descr_wr_cnt                 = 2'h1; // used to sequence through rx descr write addresses
872        1/1                  rx_descr_wr_req                 = 1'b1;
873        1/1                  if (awgrant[2] &amp; awready)
874                             begin
875        1/1                    if (~rx_extended_bd_mode_en)  // 32 bit mode, 2nd write
876                                 begin
877        1/1                        rx_descr_wr_fifo_add_pop    = 1'b1;
878        1/1                        nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;
879                                 end
880                               else
881                               begin
882        <font color = "red">0/1     ==>              if (|dma_bus_width)</font>
883                                 begin  // 128b / 64b last write
884        <font color = "red">0/1     ==>                rx_descr_wr_fifo_add_pop    = 1'b1;</font>
885        <font color = "red">0/1     ==>                nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;</font>
886                                 end
887                                 else  // 32b 3rd write
888        <font color = "red">0/1     ==>                nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_WORD2;</font>
889                               end
890                             end
                        MISSING_ELSE
891                           end
892                     
893                           RX_DESCR_WR_WORD2 : // only entered in 32 bit mode extended bd mode
894                           begin
895        <font color = "red">0/1     ==>          rx_descr_wr_cnt                 = 2'h2; // used to sequence through rx descr write addresses</font>
896        <font color = "red">0/1     ==>          rx_descr_wr_req                 = 1'b1;</font>
897        <font color = "red">0/1     ==>          if (awgrant[2] &amp; awready)</font>
898        <font color = "red">0/1     ==>            nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_WORD3;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
899                           end
900                     
901                           default : // only entered in 32 bit mode extended bd mode
902                           begin
903        1/1                  rx_descr_wr_cnt                 = 2'h3; // used to sequence through rx descr write addresses
904        1/1                  rx_descr_wr_req                 = 1'b1;
905        1/1                  if (awgrant[2] &amp; awready)
906                             begin
907        <font color = "red">0/1     ==>            rx_descr_wr_fifo_add_pop    = 1'b1;</font>
908        <font color = "red">0/1     ==>            nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;</font>
909                             end
                        MISSING_ELSE
910                           end
911                         endcase
912                       end
913                     
914                       always@(*)
915                       begin
916        1/1              if (rx_extended_bd_mode_en) // NOT RSC related - data in FIFO is a descriptor write
917                         begin
918        <font color = "red">0/1     ==>        case ({|dma_bus_width, axi_rx_descr_wr_cnt})</font>
919                             3'b1_00:  begin
920        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[127:64]}};</font>
921        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {2{rx_descr_wr_fifo_par_out[15:8]}};</font>
922                                       end
923                             3'b1_01:  begin
924        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[63:0]}};</font>
925        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {2{rx_descr_wr_fifo_par_out[7:0]}};</font>
926                                       end
927                             3'b0_00:  begin
928        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[127:96]}};</font>
929        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[15:12]}};</font>
930                                       end
931                             3'b0_01:  begin
932        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[95:64]}};</font>
933        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[11:8]}};</font>
934                                       end
935                             3'b0_10:  begin
936        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[63:32]}};</font>
937        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[7:4]}};</font>
938                                       end
939                             3'b0_11:  begin
940        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[31:0]}};</font>
941        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[3:0]}};</font>
942                                       end
943                             default:  begin
944        <font color = "red">0/1     ==>                      rx_descr_wr_data      = {128{1'b0}};</font>
945        <font color = "red">0/1     ==>                      rx_descr_wr_data_par  = {16{1'b0}};</font>
946                                       end
947                           endcase
948                         end
949                         else
950                         begin
951        1/1                if (dma_bus_width == 2'b00)
952                           begin
953        1/1                  if (axi_rx_descr_wr_cnt[0])
954                             begin
955        1/1                    rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[63:32]}};
956        1/1                    rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[7:4]}};
957                             end
958                             else
959                             begin
960        1/1                    rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[31:0]}};
961        1/1                    rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[3:0]}};
962                             end
963                           end
964                           else
965                           begin
966        <font color = "red">0/1     ==>          rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[63:0]}};</font>
967        <font color = "red">0/1     ==>          rx_descr_wr_data_par  = {2{rx_descr_wr_fifo_par_out[7:0]}};</font>
968                           end
969                         end
970                       end
971                     
972                       // Registered state members
973                       always @ (posedge aclk or negedge n_areset)
974                       begin
975        1/1              if  (~n_areset)
976                         begin
977        1/1                rx_descr_wr_push_state    &lt;= DESCR_IDLE;
978        1/1                rx_descr_wr_pop_state     &lt;= RX_DESCR_WR_IDLE;
979        1/1                rx_descr_wr_databuf       &lt;= 96'd0;
980        1/1                axi_rx_descr_wr_cnt       &lt;= 2'b00;
981        1/1                num_axi_descr_wr_needed   &lt;= {p_axi_rx_descr_wr_buff_bits+2{1'b0}};
982        1/1                wait_for_data_buffer_push &lt;= 1'b0;
983                         end
984                         else
985                         begin
986        1/1                if ((~enable_rx &amp; awready &amp; wready) | flush_rx_wr_fifos)
987                           begin
988        1/1                  rx_descr_wr_push_state    &lt;= DESCR_IDLE;
989        1/1                  rx_descr_wr_pop_state     &lt;= RX_DESCR_WR_IDLE;
990        1/1                  rx_descr_wr_databuf       &lt;= 96'd0;
991        1/1                  if (wready)
992        1/1                    axi_rx_descr_wr_cnt     &lt;= 2'b00;
                   <font color = "red">==>  MISSING_ELSE</font>
993        1/1                  num_axi_descr_wr_needed   &lt;= {p_axi_rx_descr_wr_buff_bits+2{1'b0}};
994        1/1                  wait_for_data_buffer_push &lt;= 1'b0;
995                           end
996                           else
997                           begin
998                             // the AXI descrip[tor buffer consists of 2 parts, the address buffer and the data buffer.
999                             // When the address buffer moves from an empty state to a non-empty state, we need to wait
1000                            // until the data buffer does the same before we can kick off the state machine above. This
1001                            // is to avoid the situation where the data buffer still has something in it from a previous
1002                            // descriptor write and the state machine kicks off prematurely as soon as the addres buffer
1003                            // gets pushed.
1004       1/1                  if (rx_descr_wr_fifo_add_empty &amp; rx_descr_wr_fifo_add_push)
1005       1/1                    wait_for_data_buffer_push &lt;= 1'b1;
1006       1/1                  else if (rx_descr_wr_fifo_dat_push)
1007       1/1                    wait_for_data_buffer_push &lt;= 1'b0;
                        MISSING_ELSE
1008                    
1009                            // num_axi_descr_wr_needed is a signal used to hold off the descriptor writes from being issued
1010                            // until the packet data is fully written to main memory. Fully written means we have the write response
1011                            // guaranteeting the completion of that last write. We also use this to hold off RSC update cycles.
1012                            // Note that RSC descriptor updates do not need to be held off, as they always follow a descriptor write or
1013                            // an RSC update both of which are already held off.
1014       1/1                  if (bvalid &amp; bready &amp; b_is_last &amp; ~b_is_descr &amp; ~b_is_tx)
1015                            begin
1016       1/1                    if (~rx_descr_wr_fifo_add_pop)
1017       1/1                      num_axi_descr_wr_needed &lt;= num_axi_descr_wr_needed + {{p_axi_rx_descr_wr_buff_bits{1'b0}},1'b1};
                   <font color = "red">==>  MISSING_ELSE</font>
1018                            end
1019       1/1                  else if (rx_descr_wr_fifo_add_pop                                              // pop for normal descriptor writes
1020                                     | (rsc_update_valid_o &amp; rsc_update_last_o &amp; ~rsc_update_descr_o &amp; rx_rsc_wr_fifo_dat_pop) // pop for rsc updates only if RSC present
1021                                    )
1022       1/1                    num_axi_descr_wr_needed   &lt;= num_axi_descr_wr_needed - {{p_axi_rx_descr_wr_buff_bits{1'b0}},1'b1};
                        MISSING_ELSE
1023                    
1024                    
1025                            // counter used for rx data fifo popping
1026                            // the .._cnt_done value is set depending on operating mode and bus width
1027       1/1                  if (wvalid &amp; wready &amp; w_is_descr &amp; ~w_is_tx)
1028                            begin
1029       1/1                    if (rx_descr_wr_fifo_dat_pop)  // reset count after pop
1030       1/1                      axi_rx_descr_wr_cnt   &lt;= 2'b00;
1031                              else
1032       1/1                      axi_rx_descr_wr_cnt   &lt;= axi_rx_descr_wr_cnt + 2'b01;
1033                            end
                        MISSING_ELSE
1034                    
1035                    
1036       1/1                  rx_descr_wr_push_state    &lt;= nxt_rx_descr_wr_push_state;
1037       1/1                  rx_descr_wr_pop_state     &lt;= nxt_rx_descr_wr_pop_state;
1038       1/1                  rx_descr_wr_databuf       &lt;= nxt_rx_descr_wr_databuf;
1039                          end
1040                        end
1041                      end
1042                    
1043                      // Store rx_descr_wr_databuf_par if required
1044                      generate if (p_edma_asf_dap_prot == 1) begin : gen_rx_descr_wr_databuf_par
1045                        reg [11:0]  rx_descr_wr_databuf_par_r;
1046                        always@(posedge aclk or negedge n_areset)
1047                        begin
1048                          if (~n_areset)
1049                            rx_descr_wr_databuf_par_r &lt;= 12'h000;
1050                          else if ((~enable_rx &amp; awready &amp; wready) | flush_rx_wr_fifos)
1051                            rx_descr_wr_databuf_par_r &lt;= 12'h000;
1052                          else
1053                            rx_descr_wr_databuf_par_r &lt;= nxt_rx_descr_wr_databuf_par;
1054                        end
1055                        assign rx_descr_wr_databuf_par  = rx_descr_wr_databuf_par_r;
1056                      end else begin : gen_no_rx_descr_wr_databuf
1057                        assign rx_descr_wr_databuf_par  = 12'h000;
1058                      end
1059                      endgenerate
1060                    
1061                      // Implement the RX Descriptor Write buffer, address
1062                      localparam p_wr_add_fifo_w = (p_edma_asf_dap_prot == 0)  ? 32  : 36;
1063                      wire  [p_wr_add_fifo_w-1:0] wr_add_fifo_in, wr_add_fifo_out;
1064                    
1065                      assign wr_add_fifo_in[31:0]     = haddr_00[31:0];
1066                      assign rx_descr_wr_fifo_add_out = wr_add_fifo_out[31:0];
1067                    
1068                      generate if (p_edma_asf_dap_prot == 1) begin : gen_wr_add_fifo_par
1069                        assign wr_add_fifo_in[35:32]        = haddr_00_par[3:0];
1070                        assign rx_descr_wr_fifo_add_par_out = wr_add_fifo_out[35:32];
1071                      end else begin : gen_no_wr_add_fifo_par
1072                        assign rx_descr_wr_fifo_add_par_out = 4'h0;
1073                      end
1074                      endgenerate
1075                    
1076                      edma_gen_fifo #( .FIFO_WIDTH(p_wr_add_fifo_w+4),
1077                                       .FIFO_DEPTH(p_axi_rx_descr_wr_buff_depth),
1078                                       .FIFO_ADDR_WIDTH(p_axi_rx_descr_wr_buff_bits)
1079                                     ) i_rx_descr_wr_add_fifo (
1080                    
1081                        .qout       ({rx_descr_add_wr_queue,wr_add_fifo_out}),
1082                        .qempty     (rx_descr_wr_fifo_add_empty),
1083                        .qfull      (rx_descr_wr_fifo_add_full),
1084                        .qlevel     (),
1085                        .clk_pcie   (aclk),
1086                        .rst_n      (n_areset),
1087                    
1088                        .din        ({from_rx_dma_queue_ptr,wr_add_fifo_in}),
1089                        .push       (rx_descr_wr_fifo_add_push),
1090                        .flush      (~enable_rx | flush_rx_wr_fifos),
1091                        .pop        (rx_descr_wr_fifo_add_pop)
1092                      );
1093                    
1094                    
1095                      // Implement the RX Descriptor Write buffer, data
1096                      localparam p_wr_dat_fifo_w = (p_edma_asf_dap_prot == 0)  ? 132 : 148;
1097                      wire  [p_wr_dat_fifo_w-1:0] wr_dat_fifo_in, wr_dat_fifo_out;
1098                    
1099                      generate if (p_edma_asf_dap_prot == 1) begin : gen_wr_dat_fifo_par
1100                        assign wr_dat_fifo_in           = {from_rx_dma_queue_ptr,rx_descr_wr_fifo_par_in,rx_descr_wr_fifo_in};
1101                        assign {rx_descr_wr_queue,
1102                                rx_descr_wr_fifo_par_out,
1103                                rx_descr_wr_fifo_out}   = wr_dat_fifo_out;
1104                      end else begin : gen_no_wr_dat_fifo_par
1105                        assign wr_dat_fifo_in           = {from_rx_dma_queue_ptr,rx_descr_wr_fifo_in};
1106                        assign {rx_descr_wr_queue,
1107                                rx_descr_wr_fifo_out}   = wr_dat_fifo_out;
1108                        assign rx_descr_wr_fifo_par_out = 16'h0000;
1109                      end
1110                      endgenerate
1111                    
1112                      edma_gen_fifo #( .FIFO_WIDTH(p_wr_dat_fifo_w),
1113                                       .FIFO_DEPTH(p_axi_rx_descr_wr_buff_depth),
1114                                       .FIFO_ADDR_WIDTH(p_axi_rx_descr_wr_buff_bits)
1115                                     ) i_rx_descr_wr_dat_fifo (
1116                    
1117                        .qout       (wr_dat_fifo_out),
1118                        .qempty     (rx_descr_wr_fifo_dat_empty),
1119                        .qfull      (rx_descr_wr_fifo_dat_full),
1120                        .qlevel     (),
1121                        .clk_pcie   (aclk),
1122                        .rst_n      (n_areset),
1123                    
1124                        .din        (wr_dat_fifo_in),
1125                        .push       (rx_descr_wr_fifo_dat_push),
1126                        .flush      (~enable_rx | flush_rx_wr_fifos),
1127                        .pop        (rx_descr_wr_fifo_dat_pop)
1128                      );
1129                    
1130                      generate if (p_edma_rsc == 1) begin : gen_rsc
1131                        // The RSC update FIFO width depends on address width and optionally parity.
1132                        localparam p_rsc_upd_fifo_dw = p_edma_addr_width + 2 + 16 + 32;
1133                        localparam p_rsc_upd_fifo_pw = (p_edma_asf_dap_prot == 0)  ? p_rsc_upd_fifo_dw                         // Data only
1134                                                                                  : p_rsc_upd_fifo_dw + 4 + p_edma_addr_pwid; // With parity protection of address/data
1135                        wire  rsc_update_valid_int;
1136                        wire  [p_rsc_upd_fifo_pw-1:0] rx_rsc_wr_fifo_in;
1137                        wire  [p_rsc_upd_fifo_pw-1:0] rx_rsc_wr_fifo_out;
1138                        wire                          rx_rsc_wr_fifo_dat_empty;
1139                    
1140                        if (p_edma_asf_dap_prot == 1) begin : gen_rsc_par
1141                          assign rx_rsc_wr_fifo_in  = {rsc_update_last_i,       // 1
1142                                                        rsc_update_descr_i,     // 1
1143                                                        rsc_update_ben_i,       // 16
1144                                                        rsc_update_addr_par_i,  // 4 or 8
1145                                                        rsc_update_addr_i,      // 32 or 64
1146                                                        rsc_update_data_par_i,  // 4
1147                                                        rsc_update_data_i};     // 32 bits
1148                          assign {rsc_update_last_o,
1149                                  rsc_update_descr_o,
1150                                  rsc_update_ben_o,
1151                                  rsc_update_addr_par_o,
1152                                  rsc_update_addr_o,
1153                                  rsc_wr_fifo_data_par_out,
1154                                  rsc_wr_fifo_data_out} = rx_rsc_wr_fifo_out;
1155                        end else begin : gen_no_rsc_par
1156                          assign rx_rsc_wr_fifo_in  = { rsc_update_last_i,      // 1
1157                                                        rsc_update_descr_i,     // 1
1158                                                        rsc_update_ben_i,       // 16
1159                                                        rsc_update_addr_i,      // 32 or 64
1160                                                        rsc_update_data_i};     // 32 bits
1161                          assign {rsc_update_last_o,
1162                                  rsc_update_descr_o,
1163                                  rsc_update_ben_o,
1164                                  rsc_update_addr_o,
1165                                  rsc_wr_fifo_data_out}   = rx_rsc_wr_fifo_out;
1166                          assign rsc_update_addr_par_o    = {p_edma_addr_pwid{1'b0}};
1167                          assign rsc_wr_fifo_data_par_out = 4'h0;
1168                    
1169                        end
1170                    
1171                        // Implement the RX RSC Write buffer
1172                        edma_gen_fifo #(
1173                          .FIFO_WIDTH(5+p_rsc_upd_fifo_pw),
1174                          .FIFO_DEPTH(4),
1175                          .FIFO_ADDR_WIDTH(4'd2)
1176                        ) i_rx_rsc_wr_dat_fifo (
1177                          .qout       ({rx_rsc_wr_queue,rsc_update_valid_int,rx_rsc_wr_fifo_out}),
1178                          .qempty     (rx_rsc_wr_fifo_dat_empty),
1179                          .qfull      (rx_rsc_wr_fifo_dat_full),
1180                          .qlevel     (),
1181                          .clk_pcie   (aclk),
1182                          .rst_n      (n_areset),
1183                          .din        ({from_rx_dma_queue_ptr,rsc_update_valid_i,rx_rsc_wr_fifo_in}),
1184                          .push       (rx_rsc_wr_fifo_dat_push),
1185                          .flush      (~enable_rx | flush_rx_wr_fifos),
1186                          .pop        (rx_rsc_wr_fifo_dat_pop)
1187                        );
1188                    
1189                        // Only allow the RSC valid to propagate to the arbiter on the level above if ...
1190                        // 1. the actual FIFO is not empty - if it's empty then rsc_update_valid_int means nothing
1191                        // 2. If there has been packet data written, then we must wait until we are sure that packet data has
1192                        //    been completely written to main memory before we issue the update cycles - this is monitored by
1193                        //    num_axi_descr_wr_needed
1194                        // 3. For cases where there has been an rsc stop, there will be a descriptor update only - no update cycle.
1195                        //    These will always follow either a descriptor write, or an update cycle, which both indivually wait for
1196                        //    previous data to be written.  Therefore, we dont need to wait for anything can just allow propagtion
1197                        //    immediately (identified by rsc_update_descr_o).
1198                        // 4. If there is anything in the descriptor FIFO, allow this to propagate out first to avoid any race conditions
1199                        //    between RSC and Descriptors
1200                        assign rsc_update_valid_o = rsc_update_valid_int &amp;
1201                                                    ~rx_rsc_wr_fifo_dat_empty &amp;
1202                                                    (|num_axi_descr_wr_needed | rsc_update_descr_o) &amp;
1203                                                    rx_descr_wr_fifo_dat_empty;
1204                      end else begin : gen_no_rsc
1205                        assign rsc_update_last_o        = 1'b0;
1206                        assign rsc_update_descr_o       = 1'b0;
1207                        assign rsc_update_ben_o         = 16'h0000;
1208                        assign rsc_update_addr_par_o    = {p_edma_addr_pwid{1'b0}};
1209                        assign rsc_update_addr_o        = {p_edma_addr_width{1'b0}};
1210                        assign rsc_wr_fifo_data_par_out = 4'h0;
1211                        assign rsc_wr_fifo_data_out     = 32'h00000000;
1212                        assign rx_rsc_wr_queue          = 4'h0;
1213                        assign rsc_update_valid_o       = 1'b0;
1214                        assign rx_rsc_wr_fifo_dat_full  = 1'b0;
1215                      end
1216                      endgenerate
1217                    
1218                    
1219                      always @ *
1220                      begin
1221       1/1              if (~rx_extended_bd_mode_en)
1222                        begin
1223       1/1                rx_eof_written_in = |dma_bus_width ? rx_descr_wr_fifo_in[47] &amp; rx_descr_wr_fifo_in[0]
1224                                                             : rx_descr_wr_fifo_in[15] &amp; rx_descr_wr_fifo_in[32];
1225       1/1                rx_eof_written    = |dma_bus_width ? rx_descr_wr_fifo_out[47] &amp; rx_descr_wr_fifo_out[0]
1226                                                             : rx_descr_wr_fifo_out[15] &amp; rx_descr_wr_fifo_out[32];
1227                        end
1228                        else
1229                        begin
1230       1/1                rx_eof_written_in = rx_descr_wr_fifo_in[47] &amp; rx_descr_wr_fifo_in[0];
1231       1/1                rx_eof_written    = rx_descr_wr_fifo_out[47] &amp; rx_descr_wr_fifo_out[0];
1232                        end
1233                      end
1234                    
1235                    
1236                    // ----------------------------------------------------------------
1237                    
1238                      // RX DESCRIPTOR READ
1239                      // The following code multiplies up depending on the number of queues.  It handles the RX descriptor
1240                      // read buffers, of which there is one per queue
1241                      assign rx_descr_rd_req = |rx_descr_rd_req_int;
1242                    
1243                      generate if (p_num_queues &gt; 32'd1) begin : gen_set_priq
1244                        reg [3:0] current_rx_queue_req_r;
1245                        reg [3:0] current_rx_queue_req_c;
1246                        always @ (posedge aclk or negedge n_areset)
1247                        begin
1248                          if  (~n_areset)
1249                            current_rx_queue_req_r &lt;= 4'h0;
1250                          else
1251                            current_rx_queue_req_r &lt;= current_rx_queue_req;
1252                        end
1253                    
1254                        always @ (*)
1255                        begin
1256                            if (rx_descr_rd_req_int[15] &amp; p_num_queues &gt; 32'd15)
1257                              current_rx_queue_req_c = 4'd15;
1258                            else if (rx_descr_rd_req_int[14] &amp; p_num_queues &gt; 32'd14)
1259                              current_rx_queue_req_c = 4'd14;
1260                            else if (rx_descr_rd_req_int[13] &amp; p_num_queues &gt; 32'd13)
1261                              current_rx_queue_req_c = 4'd13;
1262                            else if (rx_descr_rd_req_int[12] &amp; p_num_queues &gt; 32'd12)
1263                              current_rx_queue_req_c = 4'd12;
1264                            else if (rx_descr_rd_req_int[11] &amp; p_num_queues &gt; 32'd11)
1265                              current_rx_queue_req_c = 4'd11;
1266                            else if (rx_descr_rd_req_int[10] &amp; p_num_queues &gt; 32'd10)
1267                              current_rx_queue_req_c = 4'd10;
1268                            else if (rx_descr_rd_req_int[9] &amp; p_num_queues &gt; 32'd9)
1269                              current_rx_queue_req_c = 4'd9;
1270                            else if (rx_descr_rd_req_int[8] &amp; p_num_queues &gt; 32'd8)
1271                              current_rx_queue_req_c = 4'd8;
1272                            else if (rx_descr_rd_req_int[7] &amp; p_num_queues &gt; 32'd7)
1273                              current_rx_queue_req_c = 4'd7;
1274                            else if (rx_descr_rd_req_int[6] &amp; p_num_queues &gt; 32'd6)
1275                              current_rx_queue_req_c = 4'd6;
1276                            else if (rx_descr_rd_req_int[5] &amp; p_num_queues &gt; 32'd5)
1277                              current_rx_queue_req_c = 4'd5;
1278                            else if (rx_descr_rd_req_int[4] &amp; p_num_queues &gt; 32'd4)
1279                              current_rx_queue_req_c = 4'd4;
1280                            else if (rx_descr_rd_req_int[3] &amp; p_num_queues &gt; 32'd3)
1281                              current_rx_queue_req_c = 4'd3;
1282                            else if (rx_descr_rd_req_int[2] &amp; p_num_queues &gt; 32'd2)
1283                              current_rx_queue_req_c = 4'd2;
1284                            else if (rx_descr_rd_req_int[1] &amp; p_num_queues &gt; 32'd1)
1285                              current_rx_queue_req_c = 4'd1;
1286                            else
1287                              current_rx_queue_req_c = 4'd0;
1288                        end
1289                        assign current_rx_queue_req = |need_to_complete_descr_rd ? current_rx_queue_req_r
1290                                                                                 : current_rx_queue_req_c;
1291                      end else begin  : gen_no_priq
1292                        assign current_rx_queue_req = 4'd0;
1293                      end
1294                      endgenerate
1295                    
1296                      assign rx_descr_len       = rx_descr_len_int[current_rx_queue_req];
1297                      assign rx_descr_size      = rx_descr_size_int[current_rx_queue_req];
1298                      assign rx_descr_addr      = rx_descr_addr_int[current_rx_queue_req];
1299                      assign rx_descr_addr_par  = rx_descr_addr_par_int[current_rx_queue_req];
1300                      assign r_descr_rd         = rvalid &amp; rready &amp; r_is_descr &amp; ~r_is_tx;
1301                    
1302                      genvar rx_rd_q_cnt;
1303                      generate
1304                      for (rx_rd_q_cnt=0; rx_rd_q_cnt&lt;p_num_queues; rx_rd_q_cnt = rx_rd_q_cnt+1)
1305                      begin : rx_descr_reads
1306                    
1307                        // RX descriptor read signal declarations ...
1308                        reg   [1:0]   nxt_rx_descr_rd_state ;
1309                        reg   [2:0]   nxt_rx_descr_req_state;
1310                        reg   [2:0]   nxt_rx_descr_resp_state;
1311                        reg   [1:0]   rx_descr_rd_state ;
1312                        reg   [2:0]   rx_descr_req_state;
1313                        reg   [2:0]   rx_descr_resp_state;
1314                        reg   [p_axi_rx_descr_rd_buff_bits:0]   rx_descr_rd_req_cnt;
1315                        reg   [p_axi_rx_descr_rd_buff_bits:0]   rx_descr_rd_resp_cnt;
1316                        wire          rx_descr_rd_fifo_push;
1317                        reg   [63:0]  rx_descr_rd_fifo_in;
1318                        reg   [7:0]   rx_descr_rd_fifo_in_par;
1319                        reg           rx_descr_rd_req_done;
1320                        reg   [31:0]  nxt_prev_rdata_descr_rd;
1321                        reg   [3:0]   nxt_prev_rdata_descr_rd_par;
1322                        reg   [31:0]  prev_rdata_descr_rd;
1323                        wire  [3:0]   prev_rdata_descr_rd_par;
1324                        wire          rx_descr_rd_fifo_full;
1325                        reg           ahb_trig_already_tried;
1326                        wire  [31:0]  rx_descr_ptr_req_cur;       // Based on rx_rd_q_cnt
1327                        wire  [3:0]   rx_descr_ptr_req_cur_par;   // Based on rx_rd_q_cnt
1328                        wire  [31:0]  rx_descr_ptr_req_cur_p8;    // Based on rx_rd_q_cnt + 8
1329                        wire  [3:0]   rx_descr_ptr_req_cur_p8_par;// Based on rx_rd_q_cnt
1330                    
1331                        wire  [35:0]  rx_descr_ptr_req_cur_inc;   // Based on rx_rd_q_cnt + rx_next_descr_ptr_inc
1332                        wire  [31:0]  rx_descr_ptr_resp_cur;      // Based on rx_rd_q_cnt
1333                        wire  [3:0]   rx_descr_ptr_resp_cur_par;  // Based on rx_rd_q_cnt
1334                        wire  [35:0]  rx_descr_ptr_resp_cur_inc;  // Based on rx_rd_q_cnt + rx_next_descr_ptr_inc
1335                    
1336                    
1337                        always @ (posedge aclk or negedge n_areset)
1338                        begin
1339       1/1                if  (~n_areset)
1340       1/1                  ahb_trig_already_tried &lt;= 1'b0;
1341       1/1                else if (htrans_00[1] &amp; ~hwrite_00 &amp;
1342                                   rx_descr_rd_state == RX_DESCR_RD_IDLE &amp; nxt_rx_descr_rd_state == RX_DESCR_RD_FILL_FIFO)
1343       1/1                  ahb_trig_already_tried &lt;= 1'b1;
1344       1/1                else if (hready_rx)
1345       1/1                  ahb_trig_already_tried &lt;= 1'b0;
                        MISSING_ELSE
1346                        end
1347                    
1348                        wire new_descr_fetch_trig_en;
1349                        assign new_descr_fetch_trig_en = new_descr_fetch_trig &amp;&amp; enable_rx;
1350                    
1351                        // It is triggered as late as possible to ensure as much time as possible for
1352                        // FW to free up buffers, but early enough to ensure we dont hold up the underlying DMA.
1353                        // new_descr_fetch_trig is used as the trigger
1354                        always @ *
1355                        begin
1356                          // Add defaults to reduce codebase and keep it tidy
1357       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b0;
1358       1/1                nxt_rx_descr_rd_state = rx_descr_rd_state;
1359                    
1360       1/1                case (rx_descr_rd_state)
1361                            RX_DESCR_RD_IDLE:  // IDLE state
1362                            begin
1363       1/1                    if (flush_rx_rd_fifos | rx_disable_queue[rx_rd_q_cnt])
1364                              begin
1365       <font color = "red">0/1     ==>              nxt_rx_descr_rd_state = RX_DESCR_RD_IDLE;</font>
1366       <font color = "red">0/1     ==>              rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b0;</font>
1367                              end
1368                              else
1369       1/1                      if  (~rx_descr_rd_fifo_full &amp;
1370                                  (new_descr_fetch_trig_en | part_pkt_written |
1371                                  (htrans_00[1] &amp; ~hwrite_00 &amp; ~ahb_trig_already_tried))) // no need for hready here - it actually causes a nasty timing path from wready thru hready_rx to araddr
1372                                begin
1373       1/1                        rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;
1374       1/1                        nxt_rx_descr_rd_state = RX_DESCR_RD_FILL_FIFO;
1375       1/1                        rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1376                                end
1377                                else
1378       1/1                        rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b0;
1379                            end
1380                    
1381                            RX_DESCR_RD_FILL_FIFO:
1382                            begin
1383       1/1                    if (need_to_complete_descr_rd[rx_rd_q_cnt])
1384                              begin
1385       <font color = "red">0/1     ==>              nxt_rx_descr_rd_state = rx_descr_rd_state;</font>
1386       <font color = "red">0/1     ==>              rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;</font>
1387       <font color = "red">0/1     ==>              rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;</font>
1388                              end
1389                    
1390                              // Issue enough requests to potentially fill the RX descriptor buffer
1391                              // Stop issuing requests if one of the responses has returned and had the
1392                              // used/wrap bit set (meaning there is no point in sending more)
1393                              else
1394       1/1                      if ((rx_descr_rd_fifo_full  &amp; rx_descr_req_state == DESCR_IDLE) |
1395                                    (rx_descr_rd_req_cnt == p_axi_rx_descr_rd_buff_depth[p_axi_rx_descr_rd_buff_bits:0]) |
1396                                    (block_rx_descr_rd_resps[rx_rd_q_cnt] &amp; rx_descr_req_state == DESCR_IDLE))
1397                                begin
1398       1/1                        rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b0;
1399       1/1                        nxt_rx_descr_rd_state = RX_DESCR_RD_WAIT_RESPS;
1400       1/1                        rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1401                                end
1402                                else
1403                                begin
1404       1/1                        rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;
1405       1/1                        rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1406                                end
1407                            end
1408                    
1409                            default :
1410                            begin
1411       1/1                    rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1412       1/1                    rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b0;
1413       1/1                    if (rx_descr_rd_resp_cnt == rx_descr_rd_req_cnt)
1414                              begin
1415       1/1                      nxt_rx_descr_rd_state = RX_DESCR_RD_IDLE;
1416                              end
                        MISSING_ELSE
1417                            end
1418                          endcase
1419                        end
1420                    
1421                        // Look up rx_descr_ptr_req array and separate address and parity
1422                        assign rx_descr_ptr_req_cur     = rx_descr_ptr_req[rx_rd_q_cnt][31:0];
1423                        assign rx_descr_ptr_req_cur_par = (p_edma_asf_dap_prot == 0)  ? 4'h0  : rx_descr_ptr_req[rx_rd_q_cnt][p_awid_par-1:p_awid_par-4];
1424                    
1425                        // This state machine handles the actual RX descriptor read transfers on the AXI bus
1426                        // The RX descriptor read is usually completed in 1 AXI read
1427                        // That is unless 64b addressing is enabled, and data_width == 32bit or 64bit
1428                        // always 32b accesses, for all data bus widths
1429                        always @ *
1430                        begin
1431                          // Add defaults to reduce codebase and keep it tidy
1432       1/1                nxt_rx_descr_req_state              = rx_descr_req_state;
1433       1/1                rx_descr_rd_req_done                = 1'b0;
1434       1/1                rx_descr_len_int[rx_rd_q_cnt]       = 8'h00;
1435       1/1                rx_descr_addr_int[rx_rd_q_cnt]      = {(upper_rx_q_base_addr &amp; {32{addressing_64b}}),rx_descr_ptr_req_cur};
1436       1/1                rx_descr_addr_par_int[rx_rd_q_cnt]  = {(upper_rx_q_base_par &amp; {4{addressing_64b}}),rx_descr_ptr_req_cur_par};
1437       1/1                rx_descr_size_int[rx_rd_q_cnt]      = 3'b000;
1438       1/1                case (rx_descr_req_state)
1439                            DESCR_IDLE:  // IDLE state
1440                            begin
1441       1/1                    if (rx_descr_rd_req_int[rx_rd_q_cnt] &amp; argrant &amp; current_rx_queue_req == rx_rd_q_cnt[3:0])
1442                              begin  // 32/64/128 bit data mode
1443                                // SEND REQUEST FOR WORD 0 first
1444       1/1                      rx_descr_len_int[rx_rd_q_cnt]       = 8'h00;
1445       1/1                      rx_descr_size_int[rx_rd_q_cnt]      = 3'h2;
1446       1/1                      rx_descr_addr_int[rx_rd_q_cnt]      = {(upper_rx_q_base_addr &amp; {32{addressing_64b}}),rx_descr_ptr_req_cur};
1447       1/1                      rx_descr_addr_par_int[rx_rd_q_cnt]  = {(upper_rx_q_base_par &amp; {4{addressing_64b}}),rx_descr_ptr_req_cur_par};
1448       1/1                      if (arready &amp; addressing_64b)
1449       <font color = "red">0/1     ==>                nxt_rx_descr_req_state  = DESCR_WORD2;</font>
1450       1/1                      else if (arready)
1451                                begin
1452       1/1                        rx_descr_rd_req_done = 1'b1;
1453       1/1                        nxt_rx_descr_req_state  = DESCR_IDLE;
1454                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1455                              end
                        MISSING_ELSE
1456                            end
1457                    
1458                            default:  // Send Word 2, always 32 bit access and 64bit addressing
1459                            begin
1460       1/1                    rx_descr_len_int[rx_rd_q_cnt]       = 8'h00;
1461       1/1                    rx_descr_size_int[rx_rd_q_cnt]      = 3'h2;
1462       1/1                    rx_descr_addr_int[rx_rd_q_cnt]      = {upper_rx_q_base_addr,rx_descr_ptr_req_cur_p8};
1463       1/1                    rx_descr_addr_par_int[rx_rd_q_cnt]  = {upper_rx_q_base_par,rx_descr_ptr_req_cur_p8_par};
1464       1/1                    if (argrant &amp; arready &amp; current_rx_queue_req == rx_rd_q_cnt[3:0])
1465                              begin
1466       <font color = "red">0/1     ==>              nxt_rx_descr_req_state  = DESCR_IDLE;</font>
1467       <font color = "red">0/1     ==>              rx_descr_rd_req_done  = 1'b1;</font>
1468                              end
                        MISSING_ELSE
1469                            end
1470                          endcase
1471                        end
1472                    
1473                        // Increment of rx_descr_ptr_req_cur by 8 taking into account optional parity
1474                        edma_arith_par #(
1475                          .p_dwidth (32),
1476                          .p_pwidth (4),
1477                          .p_has_par(p_edma_asf_dap_prot)
1478                        ) i_arith_rx_descr_ptr_req_cur (
1479                          .in_val (rx_descr_ptr_req_cur[31:0]),
1480                          .in_par (rx_descr_ptr_req_cur_par),
1481                          .op_val (32'd8),
1482                          .op_add (1'b1),
1483                          .out_val(rx_descr_ptr_req_cur_p8),
1484                          .out_par(rx_descr_ptr_req_cur_p8_par)
1485                        );
1486                    
1487                        // This state machine handles the RX descriptor read responses on the AXI bus
1488                    
1489                        always @ *
1490                        begin
1491                          // Add defaults to reduce codebase and keep it tidy
1492       1/1                rx_descr_rd_resp[rx_rd_q_cnt] = 1'b0;
1493       1/1                nxt_rx_descr_resp_state = rx_descr_resp_state;
1494       1/1                nxt_prev_rdata_descr_rd = prev_rdata_descr_rd;
1495       1/1                nxt_prev_rdata_descr_rd_par = prev_rdata_descr_rd_par;
1496       1/1                rx_descr_rd_fifo_in     = rdata_pad[63:0];
1497       1/1                rx_descr_rd_fifo_in_par = rdata_par_pad[7:0];
1498       1/1                case (rx_descr_resp_state)
1499                            DESCR_IDLE:  // IDLE state
1500                            begin
1501       1/1                    if (r_descr_rd &amp;&amp; current_rx_queue_resp == rx_rd_q_cnt[3:0])
1502                              begin // 32/64/128 bit data modes
1503       1/1                      if (addressing_64b)
1504                                begin
1505       <font color = "red">0/1     ==>                nxt_rx_descr_resp_state  = DESCR_WORD2;</font>
1506       <font color = "red">0/1     ==>                rx_descr_rd_resp[rx_rd_q_cnt] = 1'b0;</font>
1507       <font color = "red">0/1     ==>                if (endian_swap)</font>
1508                                  begin
1509       <font color = "red">0/1     ==>                  casex ({dma_bus_width, raddr_bit3})</font>
1510                                      3'b1x_0  :
1511                                      begin
1512       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd     = {rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120]};</font>
1513       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd_par = {rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15]};</font>
1514                                      end
1515                                      3'b1x_1,
1516                                      3'b01_x  :
1517                                      begin
1518       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd     = {rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56]};</font>
1519       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd_par = {rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7]};</font>
1520                                      end
1521                                      default  :
1522                                      begin
1523       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd     = {rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24]};</font>
1524       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd_par = {rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3]};</font>
1525                                      end
1526                                    endcase
1527                                  end
1528                                  else
1529                                  begin
1530       <font color = "red">0/1     ==>                  casex ({dma_bus_width, raddr_bit3})</font>
1531                                      3'b1x_1  :
1532                                      begin
1533       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd     = rdata_pad[95:64];</font>
1534       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd_par = rdata_par_pad[11:8];</font>
1535                                      end
1536                                      default  :
1537                                      begin
1538       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd     = rdata_pad[31:0];</font>
1539       <font color = "red">0/1     ==>                      nxt_prev_rdata_descr_rd_par = rdata_par_pad[3:0];</font>
1540                                      end
1541                                    endcase
1542                                  end
1543                                end
1544                    
1545                                else
1546                                begin
1547       1/1                        nxt_rx_descr_resp_state  = DESCR_IDLE;
1548       1/1                        rx_descr_rd_resp[rx_rd_q_cnt] = 1'b1;
1549       1/1                        if (endian_swap)
1550                                  begin
1551       <font color = "red">0/1     ==>                  casex ({dma_bus_width, raddr_bit3})</font>
1552                                      3'b1x_0  :
1553                                      begin
1554       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in     = {2{rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120]}};</font>
1555       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in_par = {2{rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15]}};</font>
1556                                      end
1557                                      3'b1x_1,
1558                                      3'b01_x  :
1559                                      begin
1560       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in     = {2{rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56]}};</font>
1561       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in_par = {2{rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7]}};</font>
1562                                      end
1563                                      default  :
1564                                      begin
1565       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in     = {2{rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24]}};</font>
1566       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in_par = {2{rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3]}};</font>
1567                                      end
1568                                    endcase
1569                                  end
1570                                  else
1571                                  begin
1572       1/1                          casex ({dma_bus_width, raddr_bit3})
1573                                      3'b1x_1  :
1574                                      begin
1575       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in     = {2{rdata_pad[95:64]}};</font>
1576       <font color = "red">0/1     ==>                      rx_descr_rd_fifo_in_par = {2{rdata_par_pad[11:8]}};</font>
1577                                      end
1578                                      default  :
1579                                      begin
1580       1/1                              rx_descr_rd_fifo_in     = {2{rdata_pad[31:0]}};
1581       1/1                              rx_descr_rd_fifo_in_par = {2{rdata_par_pad[3:0]}};
1582                                      end
1583                                    endcase
1584                                  end
1585                                end
1586                              end
                        MISSING_ELSE
1587                            end
1588                    
1589                            default :
1590                            begin
1591       1/1                    if (r_descr_rd &amp;&amp; current_rx_queue_resp == rx_rd_q_cnt[3:0])
1592                              begin
1593       <font color = "red">0/1     ==>              nxt_rx_descr_resp_state  = DESCR_IDLE;</font>
1594       <font color = "red">0/1     ==>              rx_descr_rd_resp[rx_rd_q_cnt] = 1'b1;</font>
1595       <font color = "red">0/1     ==>              if (endian_swap)</font>
1596                                begin
1597       <font color = "red">0/1     ==>                casex ({dma_bus_width, raddr_bit3})</font>
1598                                    3'b1x_0  :
1599                                    begin
1600       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in     = {rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120],prev_rdata_descr_rd};</font>
1601       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in_par = {rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15],prev_rdata_descr_rd_par[3:0]};</font>
1602                                    end
1603                                    3'b1x_1,
1604                                    3'b01_x  :
1605                                    begin
1606       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in     = {rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56],prev_rdata_descr_rd};</font>
1607       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in_par = {rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7],prev_rdata_descr_rd_par[3:0]};</font>
1608                                    end
1609                                    default  :
1610                                    begin
1611       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in     = {rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24],prev_rdata_descr_rd};</font>
1612       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in_par = {rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3],prev_rdata_descr_rd_par[3:0]};</font>
1613                                    end
1614                                  endcase
1615                                end
1616                                else
1617                                begin
1618       <font color = "red">0/1     ==>                casex ({dma_bus_width, raddr_bit3})</font>
1619                                    3'b1x_1  :
1620                                    begin
1621       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in     = {rdata_pad[95:64],prev_rdata_descr_rd};</font>
1622       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in_par = {rdata_par_pad[11:8],prev_rdata_descr_rd_par[3:0]};</font>
1623                                    end
1624                                    default  :
1625                                    begin
1626       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in     = {rdata_pad[31:0],prev_rdata_descr_rd};</font>
1627       <font color = "red">0/1     ==>                    rx_descr_rd_fifo_in_par = {rdata_par_pad[3:0],prev_rdata_descr_rd_par[3:0]};</font>
1628                                    end
1629                                  endcase
1630                                end
1631                              end
                        MISSING_ELSE
1632                            end
1633                          endcase
1634                        end
1635                        assign rx_descr_used_bit_detected[rx_rd_q_cnt]  = rx_descr_rd_fifo_in[0];
1636                        assign rx_descr_wrap_bit_detected[rx_rd_q_cnt]  = rx_descr_rd_fifo_in[1];
1637                        
1638                        wire [p_axi_rx_descr_rd_buff_bits+1:0] rx_descr_rd_fifo_fill_p_req_done;
1639                        assign                                 rx_descr_rd_fifo_fill_p_req_done = rx_descr_rd_fifo_fill[rx_rd_q_cnt] + {{p_axi_rx_descr_rd_buff_bits{1'b0}},rx_descr_rd_req_done};
1640                    
1641                        // Registered state members
1642                        always @ (posedge aclk or negedge n_areset)
1643                        begin
1644       1/1                if  (~n_areset)
1645                          begin
1646       1/1                  rx_descr_rd_state           &lt;= RX_DESCR_RD_IDLE;
1647       1/1                  rx_descr_req_state          &lt;= DESCR_IDLE;
1648       1/1                  rx_descr_resp_state         &lt;= DESCR_IDLE;
1649       1/1                  rx_descr_ptr_req[rx_rd_q_cnt]   &lt;= {p_awid_par{1'b0}};
1650       1/1                  rx_descr_ptr_resp[rx_rd_q_cnt]  &lt;= {p_awid_par{1'b0}};
1651       1/1                  rx_descr_rd_req_cnt         &lt;= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1652       1/1                  rx_descr_rd_resp_cnt        &lt;= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1653       1/1                  block_rx_descr_rd_resps[rx_rd_q_cnt] &lt;= 1'b0;
1654       1/1                  prev_rdata_descr_rd         &lt;= 32'h00000000;
1655       1/1                  need_to_complete_descr_rd[rx_rd_q_cnt]   &lt;= 1'b0;
1656                          end
1657                          else
1658                          begin
1659       1/1                  need_to_complete_descr_rd[rx_rd_q_cnt]   &lt;= rx_descr_rd_req &amp; arvalid &amp; ~arready;
1660       1/1                  if ((~enable_rx | flush_rx_rd_fifos) &amp; ~need_to_complete_descr_rd[rx_rd_q_cnt] &amp; ~(rx_descr_rd_req &amp; ~arready))
1661                            begin
1662       1/1                    rx_descr_ptr_req[rx_rd_q_cnt]   &lt;= from_rx_dma_descr_arr[rx_rd_q_cnt];
1663       1/1                    rx_descr_ptr_resp[rx_rd_q_cnt]  &lt;= from_rx_dma_descr_arr[rx_rd_q_cnt];
1664                            end
1665                    
1666                            else
1667                            begin
1668       1/1                    rx_descr_ptr_req[rx_rd_q_cnt]  &lt;= nxt_rx_descr_ptr_req[rx_rd_q_cnt];
1669       1/1                    rx_descr_ptr_resp[rx_rd_q_cnt] &lt;= nxt_rx_descr_ptr_resp[rx_rd_q_cnt];
1670                            end
1671                    
1672       1/1                  if (~enable_rx &amp; arready)
1673                            begin
1674       1/1                    rx_descr_rd_state           &lt;= RX_DESCR_RD_IDLE;
1675       1/1                    rx_descr_req_state          &lt;= DESCR_IDLE;
1676       1/1                    rx_descr_resp_state         &lt;= DESCR_IDLE;
1677       1/1                    rx_descr_rd_req_cnt         &lt;= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1678       1/1                    rx_descr_rd_resp_cnt        &lt;= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1679       1/1                    block_rx_descr_rd_resps[rx_rd_q_cnt] &lt;= 1'b0;
1680       1/1                    prev_rdata_descr_rd         &lt;= 32'h00000000;
1681                            end
1682                            else
1683                            begin
1684       1/1                    rx_descr_rd_state       &lt;= nxt_rx_descr_rd_state;
1685       1/1                    rx_descr_req_state      &lt;= nxt_rx_descr_req_state;
1686       1/1                    rx_descr_resp_state     &lt;= nxt_rx_descr_resp_state;
1687                    
1688       1/1                    prev_rdata_descr_rd     &lt;= nxt_prev_rdata_descr_rd;
1689                    
1690                              // Keep track of the number of descriptor requests issued and the number of responses collected
1691                              // The state machines above control when the requests are issued.  These can only happen when the
1692                              // fill level of the descriptor buffer is not full
1693                              // We need to stop issuing requests when the response to those requests willc ause the buffer to become full
1694                              // The number of requests to issue is therefore dependent on the fill level at the time we start requesting.
1695                              //
1696                              // Note that we can guarantee that we will not be requesting any new RX descriptors the cycle after
1697                              // the last response is returned.
1698                              //
1699       1/1                    if (rx_descr_rd_state == RX_DESCR_RD_IDLE)
1700                              begin
1701                                // rather than set to the fill level, it might be better to use the pop signal from the buffer
1702                                // and decrement these counts (req_cnt shouldnt dec if rx_descr_rd_req_done is high)
1703       1/1                      rx_descr_rd_req_cnt     &lt;= rx_descr_rd_fifo_fill_p_req_done[p_axi_rx_descr_rd_buff_bits:0];
1704       1/1                      rx_descr_rd_resp_cnt    &lt;= rx_descr_rd_fifo_fill[rx_rd_q_cnt];
1705       1/1                      block_rx_descr_rd_resps[rx_rd_q_cnt]&lt;= 1'b0;
1706                              end
1707                              else
1708                              begin
1709       1/1                      if (rx_descr_rd_req_done)
1710       1/1                        rx_descr_rd_req_cnt     &lt;= rx_descr_rd_req_cnt + {{p_axi_rx_descr_rd_buff_bits{1'b0}},1'b1};
                        MISSING_ELSE
1711                    
1712       1/1                      if (rx_descr_rd_resp[rx_rd_q_cnt])
1713                                begin
1714       1/1                        rx_descr_rd_resp_cnt    &lt;= rx_descr_rd_resp_cnt + {{p_axi_rx_descr_rd_buff_bits{1'b0}},1'b1};
1715       1/1                        if (rx_descr_wrap_bit_detected[rx_rd_q_cnt] | rx_descr_used_bit_detected[rx_rd_q_cnt])
1716       <font color = "red">0/1     ==>                  block_rx_descr_rd_resps[rx_rd_q_cnt]&lt;= 1'b1;</font>
                        MISSING_ELSE
1717                                end
                        MISSING_ELSE
1718                              end
1719                            end
1720                          end
1721                        end
1722                    
1723                        // Optional parity pipeline of nxt_prev_rdata_descr_rd_par to prev_rdata_descr_rd_par
1724                        if (p_edma_asf_dap_prot == 1) begin : gen_prev_rdata_descr_rd_par
1725                          reg [3:0] prev_rdata_descr_rd_par_r;
1726                          always @ (posedge aclk or negedge n_areset)
1727                          begin
1728                            if  (~n_areset)
1729                              prev_rdata_descr_rd_par_r &lt;= 4'h0;
1730                            else if (~enable_rx &amp; arready)
1731                              prev_rdata_descr_rd_par_r &lt;= 4'h0;
1732                            else
1733                              prev_rdata_descr_rd_par_r &lt;= nxt_prev_rdata_descr_rd_par;
1734                          end
1735                          assign prev_rdata_descr_rd_par  = prev_rdata_descr_rd_par_r;
1736                        end else begin : gen_no_prev_rdata_descr_rd_par
1737                          assign prev_rdata_descr_rd_par  = 4'h0;
1738                        end
1739                    
1740                        // Look up rx_descr_ptr_req array and separate address and parity
1741                        assign rx_descr_ptr_resp_cur      = rx_descr_ptr_resp[rx_rd_q_cnt][31:0];
1742                        assign rx_descr_ptr_resp_cur_par  = (p_edma_asf_dap_prot == 0)  ? 4'h0  : rx_descr_ptr_resp[rx_rd_q_cnt][p_awid_par-1:p_awid_par-4];
1743                    
1744                        // Increment with optional parity
1745                        edma_arith_par #(
1746                          .p_dwidth (32),
1747                          .p_pwidth (4),
1748                          .p_has_par(p_edma_asf_dap_prot)
1749                        ) i_arith_rx_descr_ptr_resp_inc (
1750                          .in_val (rx_descr_ptr_resp_cur),
1751                          .in_par (rx_descr_ptr_resp_cur_par),
1752                          .op_val (rx_next_descr_ptr_inc),
1753                          .op_add (1'b1),
1754                          .out_val(rx_descr_ptr_resp_cur_inc[31:0]),
1755                          .out_par(rx_descr_ptr_resp_cur_inc[35:32])
1756                        );
1757                        edma_arith_par #(
1758                          .p_dwidth (32),
1759                          .p_pwidth (4),
1760                          .p_has_par(p_edma_asf_dap_prot)
1761                        ) i_arith_rx_descr_ptr_req_inc (
1762                          .in_val (rx_descr_ptr_req_cur),
1763                          .in_par (rx_descr_ptr_req_cur_par),
1764                          .op_val (rx_next_descr_ptr_inc),
1765                          .op_add (1'b1),
1766                          .out_val(rx_descr_ptr_req_cur_inc[31:0]),
1767                          .out_par(rx_descr_ptr_req_cur_inc[35:32])
1768                        );
1769                    
1770                        // Manage the descriptor pointers
1771                        always @ *
1772                        begin
1773       1/1                nxt_rx_descr_ptr_req[rx_rd_q_cnt]     = rx_descr_ptr_req[rx_rd_q_cnt];
1774       1/1                nxt_rx_descr_ptr_resp[rx_rd_q_cnt]    = rx_descr_ptr_resp[rx_rd_q_cnt];
1775                    
1776                          // If we issue a request, we want to increment the request count and
1777                          // the current req pointer.
1778                    
1779                          // If we get a response, we want to increment the response count and
1780                          // the current resp pointer.
1781                    
1782                          // Once a response has been collected, we will not issue any new descriptor requests
1783                          // until all the outstanding responses are in.
1784                          // If any of these VALID responses have the wrap bit set, then we need to reset
1785                          // the pointers.  A valid response is one that doesnt have ignore_remaining_desc_rds set or used bit set
1786                          //
1787       1/1                if (rx_descr_rd_resp[rx_rd_q_cnt] &amp; ~rx_descr_used_bit_detected[rx_rd_q_cnt] &amp; ~block_rx_descr_rd_resps[rx_rd_q_cnt] &amp; current_rx_queue_resp == rx_rd_q_cnt[3:0])
1788                          begin
1789       1/1                  if (rx_descr_wrap_bit_detected[rx_rd_q_cnt])
1790       <font color = "red">0/1     ==>            nxt_rx_descr_ptr_resp[rx_rd_q_cnt]  = rx_base_addr_arr[rx_rd_q_cnt];</font>
1791                            else
1792       1/1                    nxt_rx_descr_ptr_resp[rx_rd_q_cnt]  = rx_descr_ptr_resp_cur_inc[p_awid_par-1:0];
1793                          end
                        MISSING_ELSE
1794                    
1795       1/1                if (rx_descr_rd_state == RX_DESCR_RD_WAIT_RESPS) // Cycle after the last response
1796       1/1                  nxt_rx_descr_ptr_req[rx_rd_q_cnt]  = rx_descr_ptr_resp[rx_rd_q_cnt];
1797       1/1                else if (rx_descr_rd_req_done)
1798       1/1                  nxt_rx_descr_ptr_req[rx_rd_q_cnt]  = rx_descr_ptr_req_cur_inc[p_awid_par-1:0];
                        MISSING_ELSE
1799                        end
1800                    
1801                        // Implement the RX Descriptor Read buffer
1802                        // Push all valid RX descriptor reads that we receive
1803                        // We can also push descriptors that have used bits set in them, so that we report used bit read errors ehere appropriate as long as the FIFO
1804                        // is empty at the time those descriptors were received.
1805                        // If the same descriptor that was read with used bit set is then re-read on the AXI side in the future before the underlying DMA has popped the
1806                        // descriptor from the buffer, then we should ditch the stale descriptor and replace it with the new one, if the new one has the used bit clear.
1807                        // This is important in priority queue implementations where
1808                        // it is likely used bits will often be read on queues that the DMA is not currently receiving any traffic on, but which will
1809                        // shortly after software will free that descriptor. In these cases, we want to ditch the stale data we read in.
1810                        // may
1811                        assign rx_descr_rd_fifo_push = rx_descr_rd_resp[rx_rd_q_cnt] &amp; ~block_rx_descr_rd_resps[rx_rd_q_cnt] &amp;
1812                                                      (~rx_descr_used_bit_detected[rx_rd_q_cnt] | rx_descr_rd_resp_cnt == {p_axi_rx_descr_rd_buff_bits+1{1'b0}});
1813                    
1814                        wire  [p_descr_rd_fifo_w-1:0] descr_rd_fifo_in_int, descr_rd_fifo_out_int;
1815                    
1816                        // Always present assignments
1817                        assign descr_rd_fifo_in_int[p_edma_addr_width-1:0]  = rx_descr_rd_fifo_in[p_edma_addr_width-1:0];
1818                        assign rx_descr_rd_fifo_out[rx_rd_q_cnt]            = descr_rd_fifo_out_int[p_edma_addr_width-1:0];
1819                    
1820                        // Assign FIFO I/O taking into account optional parity
1821                        if (p_edma_asf_dap_prot == 1) begin : gen_descr_rd_fifo_par
1822                          wire  dap_err_rd_fifo_int;
1823                          assign descr_rd_fifo_in_int[p_descr_rd_fifo_w-1:p_edma_addr_width]  = rx_descr_rd_fifo_in_par[p_edma_addr_pwid-1:0];
1824                          assign rx_descr_rd_fifo_out_par[rx_rd_q_cnt]  = descr_rd_fifo_out_int[p_descr_rd_fifo_w-1:p_edma_addr_width];
1825                    
1826                          // Also check the parity...
1827                          cdnsdru_asf_parity_check_v1 #(.p_data_width(64)) i_par_chk_rd_fifo_in (
1828                            .odd_par(1'b0),
1829                            .data_in(rx_descr_rd_fifo_in),
1830                            .parity_in(rx_descr_rd_fifo_in_par),
1831                            .parity_err(dap_err_rd_fifo_int)
1832                          );
1833                    
1834                          // Only care when pushing
1835                          assign dap_err_rd_fifo_in[rx_rd_q_cnt]  = rx_descr_rd_fifo_push ? dap_err_rd_fifo_int : 1'b0;
1836                    
1837                        end else begin : gen_no_descr_rd_fifo_par
1838                          assign rx_descr_rd_fifo_out_par[rx_rd_q_cnt]  = {p_edma_addr_pwid{1'b0}};
1839                          assign dap_err_rd_fifo_in[rx_rd_q_cnt]        = 1'b0;
1840                        end
1841                    
1842                    
1843                        edma_gen_fifo #( .FIFO_WIDTH(p_descr_rd_fifo_w),
1844                                         .FIFO_DEPTH(p_axi_rx_descr_rd_buff_depth),
1845                                         .FIFO_ADDR_WIDTH(p_axi_rx_descr_rd_buff_bits)
1846                                       ) i_rx_descr_rd_fifo (
1847                    
1848                          .qout       (descr_rd_fifo_out_int),
1849                          .qempty     (rx_descr_rd_fifo_empty[rx_rd_q_cnt]),
1850                          .qfull      (),
1851                          .qlevel     (rx_descr_rd_fifo_fill[rx_rd_q_cnt]),
1852                          .clk_pcie   (aclk),
1853                          .rst_n      (n_areset),
1854                    
1855                          .din        (descr_rd_fifo_in_int),
1856                          .push       (rx_descr_rd_fifo_push),
1857                          .flush      (~enable_rx | flush_rx_rd_fifos),
1858                          .pop        (rx_descr_rd_fifo_pop[rx_rd_q_cnt] | (rx_descr_rd_fifo_push &amp; rx_descr_rd_fifo_out[rx_rd_q_cnt][0] &amp; ~rx_descr_rd_fifo_empty[rx_rd_q_cnt] &amp; ~rx_descr_rd_dph))
1859                        );
1860                    
1861                        // Assume the descriptor buffer is full if it is actually full, or
1862                        // if the fill level is equal to the descriptor buffer ring.
1863                        /// note this restriction actually means there is no point in
1864                        // having a buffer bigger than the buffer ring
1865                        assign rx_descr_rd_fifo_full = (rx_descr_rd_fifo_fill[rx_rd_q_cnt] == p_axi_rx_descr_rd_buff_depth[p_axi_rx_descr_rd_buff_bits:0]) |
1866                                                        (|rx_descr_rd_fifo_fill[rx_rd_q_cnt] &amp;
1867                                                          rx_descr_ptr_req_cur == from_rx_dma_descr_arr[rx_rd_q_cnt][31:0]);
1868                    
1869                      end
1870                      for (rx_rd_q_cnt=p_num_queues; rx_rd_q_cnt&lt;16; rx_rd_q_cnt = rx_rd_q_cnt+1)
1871                      begin : set_unused_sigs
1872                        wire zero = 1'b0;
1873                        always@(*)
1874                        begin
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 1
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 2
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 3
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 4
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 5
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 6
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 7
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 8
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 9
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 10
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 11
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 12
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 13
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
***repeat 14
1875       1/1                rx_descr_rd_req_int[rx_rd_q_cnt] = zero;
1876       1/1                rx_descr_len_int[rx_rd_q_cnt] = 8'h00;
1877       1/1                rx_descr_addr_int[rx_rd_q_cnt] = 64'd0;
1878       1/1                rx_descr_addr_par_int[rx_rd_q_cnt] = 8'd0;
1879       1/1                rx_descr_size_int[rx_rd_q_cnt] = 3'd0;
1880       1/1                block_rx_descr_rd_resps[rx_rd_q_cnt] = 1'b0;
1881                        end
1882                        assign rx_descr_rd_fifo_empty[rx_rd_q_cnt] = 1'b0;
1883                        assign rx_descr_rd_fifo_out[rx_rd_q_cnt] = {p_edma_addr_width{1'b0}};
1884                        assign rx_descr_rd_fifo_out_par[rx_rd_q_cnt]  = {p_edma_addr_pwid{1'b0}};
1885                      end
1886                      endgenerate
1887                    
1888                      // define next RX BD increment depending on mode
1889                      always @ *
1890                      begin
1891                        // legacy is 32'd8                            = 2 BD words
1892                        // addr64 AND extended BD will be 32'd24      = 6 BD words
1893                        // addr64 exOR extended BD will be 32'd16     = 4 BD words
1894       1/1              if (~addressing_64b &amp; ~rx_extended_bd_mode_en)
1895       1/1                rx_next_descr_ptr_inc = 32'h00000008;
1896       1/1              else if (!(addressing_64b &amp;&amp; rx_extended_bd_mode_en))
1897       1/1                rx_next_descr_ptr_inc = 32'h00000010;
1898                        else
1899       <font color = "red">0/1     ==>        rx_next_descr_ptr_inc = 32'h00000018;</font>
1900                      end
1901                    
1902                    
1903                      always @ *
1904                      begin
1905       1/1              for (int_o = 0;int_o &lt; 16;int_o=int_o+1)
1906                        begin
1907       1/1                if (int_o[3:0] == queue_ptr_rx_dph)
1908       1/1                  rx_descr_rd_fifo_pop[int_o] = (addressing_64b) ? ~rx_descr_rd_dph_cnt &amp; rx_descr_rd_dph &amp; hready_rx &amp; ~rx_descr_rd_fifo_empty[int_o]
1909                                                                           : rx_descr_rd_dph &amp; hready_rx &amp; ~rx_descr_rd_fifo_empty[int_o];
1910                          else
1911       1/1                  rx_descr_rd_fifo_pop[int_o] = 1'b0;
1912                        end
1913                      end
1914                    
1915                    
1916                      //----------------------------------------------------------------
1917                    
1918                    
1919                      // Determine when the AHB dataphase of the RX descriptor read is
1920                      // Also determine when the underlying AHB port has read all of the descriptor
1921                      // read.  It depends on whether 64 bit addressing is enabled, and the datawidth
1922                      always @ (posedge aclk or negedge n_areset)
1923                      begin
1924       1/1              if  (~n_areset)
1925                        begin
1926       1/1                rx_descr_rd_dph    &lt;= 1'b0;
1927       1/1                rx_data_wr_dph     &lt;= 1'b0;
1928       1/1                rx_descr_wr_dph    &lt;= 1'b0;
1929       1/1                rx_descr_rd_dph_cnt &lt;= 1'b0;
1930       1/1                last_data_to_buff_hold &lt;= 1'b0;
1931                        end
1932                        else
1933                        begin
1934       1/1                if (~enable_rx)
1935                          begin
1936       1/1                  rx_data_wr_dph     &lt;= 1'b0;
1937       1/1                  rx_descr_wr_dph    &lt;= 1'b0;
1938       1/1                  last_data_to_buff_hold &lt;= 1'b0;
1939                          end
1940                          else
1941                          begin
1942       1/1                  if (last_data_to_buff_dph &amp; ~wlast)
1943       <font color = "red">0/1     ==>            last_data_to_buff_hold &lt;= 1'b1;</font>
1944       1/1                  else if (wvalid &amp; wready &amp; wlast)
1945       1/1                    last_data_to_buff_hold &lt;= 1'b0;  // Holds until end of burst to ensure this works for force burst mode
                        MISSING_ELSE
1946                    
1947       1/1                  if (hready_rx)
1948                            begin
1949       1/1                    rx_data_wr_dph  &lt;= htrans_02[1] &amp; hwrite_02;
1950       1/1                    rx_descr_wr_dph &lt;= htrans_00[1] &amp; hwrite_00;
1951                            end
                        MISSING_ELSE
1952                          end
1953                    
1954       1/1                if (~enable_rx)
1955                          begin
1956       1/1                  rx_descr_rd_dph    &lt;= 1'b0;
1957       1/1                  rx_descr_rd_dph_cnt   &lt;= 1'b0;
1958                          end
1959                          else
1960                          begin
1961       1/1                  if (hready_rx)
1962                            begin
1963       1/1                    if (htrans_00[1] &amp; ~hwrite_00)
1964                              begin
1965       1/1                      rx_descr_rd_dph &lt;= 1'b1;
1966       1/1                      if (addressing_64b)
1967       <font color = "red">0/1     ==>                rx_descr_rd_dph_cnt &lt;= ~rx_descr_rd_dph_cnt;</font>
1968                                else
1969       1/1                        rx_descr_rd_dph_cnt &lt;= 1'b0;
1970                              end
1971                              else
1972                              begin
1973       1/1                      rx_descr_rd_dph &lt;= 1'b0;
1974       1/1                      rx_descr_rd_dph_cnt &lt;= 1'b0;
1975                              end
1976                            end
                        MISSING_ELSE
1977                          end
1978                        end
1979                      end
1980                    
1981                      assign last_data_to_buff = last_data_to_buff_hold | last_data_to_buff_dph;
1982                    
1983                    
1984                      // Now repeat for the RX
1985                      assign num_rx_beats_rem_pkt   = (full_pkt_size[11:0] - rx_pkt_req_ctr[queue_ptr_rx_aph]);
1986                    
1987                      assign num_rx_beats_rem_buf   = (from_rx_dma_buff_depth - rx_buf_req_ctr);
1988                      assign num_rx_beats_remaining = num_rx_beats_rem_buf &lt; num_rx_beats_rem_pkt ? num_rx_beats_rem_buf : num_rx_beats_rem_pkt;
1989                    
1990                      always @ *
1991                      begin
1992       1/1              casex (burst_length)
1993       1/1                5'b1xxxx            : rx_data_len_burst = 9'd16;
1994       1/1                5'b01xxx            : rx_data_len_burst = 9'd8;
1995       1/1                5'b001xx            : rx_data_len_burst = 9'd4;
1996       1/1                5'b0001x,5'b00001   : rx_data_len_burst = 9'd1;  // single
1997       <font color = "red">0/1     ==>        default             : rx_data_len_burst = 9'h100;</font>
1998                        endcase
1999                      end
2000                    
2001                      // First identify the maximum possible access length as specified by burst_length input
2002                      // this is a really tight timing path so we can try optimize it a bit by
2003                      // registering what we can
2004                      reg [7:0] burst_length_mask;
2005                      always @ (posedge aclk or negedge n_areset)
2006                      begin
2007       1/1              if  (~n_areset)
2008                        begin
2009       1/1                burst_length_mask &lt;= 8'h00;
2010                        end
2011                        else
2012                        begin
2013       1/1                casex (burst_length)
2014       1/1                  5'b1xxxx            : burst_length_mask &lt;= 8'hf0;
2015       1/1                  5'b01xxx            : burst_length_mask &lt;= 8'hf8;
2016       1/1                  5'b001xx            : burst_length_mask &lt;= 8'hfc;
2017       1/1                  5'b0001x,5'b00001   : burst_length_mask &lt;= 8'hfe;
2018       <font color = "red">0/1     ==>          default             : burst_length_mask &lt;= 8'h00;</font>
2019                          endcase
2020                        end
2021                      end
2022                    
2023                      always @ *
2024                      begin
2025       1/1              if (|(num_rx_beats_remaining &amp; {{4{1'b1}},burst_length_mask}))
2026       1/1                rx_data_len_max = rx_data_len_burst;
2027                        else
2028       1/1                rx_data_len_max = {1'b0,num_rx_beats_remaining[7:0]};
2029                      end
2030                    
2031                    
2032                      always @(*)
2033                      begin
2034       1/1              if (force_max_ahb_burst_rx)
2035                        begin
2036                          // If breaks 4K
2037       <font color = "red">0/1     ==>        if (({2'b00,rx_data_len_burst} &gt; rx_data_len_4k) &amp; (|rx_data_len_4k))</font>
2038       <font color = "red">0/1     ==>          rx_data_len = 9'h001;</font>
2039                          else
2040       <font color = "red">0/1     ==>          rx_data_len = rx_data_len_burst;</font>
2041                        end
2042                        else
2043                        begin
2044                          // If breaks 4K
2045       1/1                if (({2'b00,rx_data_len_max} &gt; rx_data_len_4k) &amp; (|rx_data_len_4k))
2046       <font color = "red">0/1     ==>          rx_data_len = rx_data_len_4k[8:0];</font>
2047                          else
2048       1/1                  rx_data_len = rx_data_len_max;
2049                        end
2050                      end
2051                    
2052                      // rx_data_len_passed_down is the same as rx_data_len except that
2053                      // at the end of a packet, or buffer, it exactly matches the number
2054                      // of words left, rather than the max-forced burst if force_max_ahb_burst_rx
2055                      // mode is enabled.  This is used in the main control counters and
2056                      // simplifies the code a bit, avoiding the need for more gates in
2057                      // already complex code.
2058                      // Note that if force max burst mode is enabled, and we are about
2059                      // to break a 4K burst, then we still need to mimic rx_data_len and
2060                      // just apply single bursts.
2061                      always @(*)
2062                      begin
2063       1/1              if (force_max_ahb_burst_rx)
2064                        begin
2065                          // If breaks 4K
2066       <font color = "red">0/1     ==>        if (({2'b00,rx_data_len_burst} &gt; rx_data_len_4k) &amp; (|rx_data_len_4k))</font>
2067       <font color = "red">0/1     ==>          rx_data_len_passed_down = 9'h001;</font>
2068                          else
2069       <font color = "red">0/1     ==>          rx_data_len_passed_down = rx_data_len_max;</font>
2070                        end
2071       1/1              else if (({2'b00,rx_data_len_max} &gt; rx_data_len_4k) &amp; (|rx_data_len_4k))
2072       <font color = "red">0/1     ==>        rx_data_len_passed_down = rx_data_len_4k[8:0];</font>
2073                        else
2074       1/1                rx_data_len_passed_down = rx_data_len_max;
2075                      end
2076                    
2077                      // Look up current descriptor from buffer array.
2078                      wire [p_edma_addr_width-1:0]      curr_rx_descr_rd_out;
2079                      wire [p_edma_addr_pwid-1:0] curr_rx_descr_rd_out_par;
2080                    
2081                      assign curr_rx_descr_rd_out     = rx_descr_rd_fifo_out[queue_ptr_rx_dph];
2082                      assign curr_rx_descr_rd_out_par = rx_descr_rd_fifo_out_par[queue_ptr_rx_dph];
2083                    
2084                      // Separate out operations on buses with parity protection so parity can be
2085                      // regenerated and seamlessly pipelined.
2086                      reg   [p_edma_addr_width-1:0]   rx_data_addr_inc_val;     // Amount to increment rx_data_addr by
2087                      wire  [p_descr_addr_with_p-1:0] nxt_rx_data_addr_p;       // Incremented with optional parity
2088                      reg   [p_edma_addr_width-1:0]   curr_rx_descr_rd_out_s;   // Shift based on dma_bus_width
2089                      wire  [p_descr_rd_fifo_w-1:0]   curr_rx_descr_rd_out_sp;  // With optional parity
2090                      reg   [p_edma_addr_width-1:0]   next_buffer_start_add_s;  // Shift based on dma_bus_width
2091                      wire  [p_descr_rd_fifo_w-1:0]   next_buffer_start_add_sp; // With optional parity
2092                    
2093                      reg   [p_descr_rd_fifo_w-1:0] rx_data_addr_int;
2094                      always @ *
2095                      begin
2096       1/1              if (dma_bus_width == 2'b00)
2097                        begin
2098       1/1                rx_data_addr_inc_val    = {{p_edma_addr_width-11{1'b0}},rx_data_len_passed_down,2'd0};
2099       1/1                curr_rx_descr_rd_out_s  = {curr_rx_descr_rd_out[p_edma_addr_width-1:2],2'd0};
2100       1/1                next_buffer_start_add_s = {next_buffer_start_add[p_edma_addr_width-1:2],2'd0};
2101                        end
2102       <font color = "red">0/1     ==>      else if (dma_bus_width == 2'b01)</font>
2103                        begin
2104       <font color = "red">0/1     ==>        rx_data_addr_inc_val    = {{p_edma_addr_width-12{1'b0}},rx_data_len_passed_down,3'd0};</font>
2105       <font color = "red">0/1     ==>        curr_rx_descr_rd_out_s  = {curr_rx_descr_rd_out[p_edma_addr_width-1:3],3'd0};</font>
2106       <font color = "red">0/1     ==>        next_buffer_start_add_s = {next_buffer_start_add[p_edma_addr_width-1:3],3'd0};</font>
2107                        end
2108                        else
2109                        begin
2110       <font color = "red">0/1     ==>        rx_data_addr_inc_val    = {{p_edma_addr_width-13{1'b0}},rx_data_len_passed_down,4'd0};</font>
2111       <font color = "red">0/1     ==>        curr_rx_descr_rd_out_s  = {curr_rx_descr_rd_out[p_edma_addr_width-1:4],4'd0};</font>
2112       <font color = "red">0/1     ==>        next_buffer_start_add_s = {next_buffer_start_add[p_edma_addr_width-1:4],4'd0};</font>
2113                        end
2114                      end
2115                    
2116                      // Incrementer for nxt_rx_data_addr_p
2117                      edma_arith_par #(
2118                        .p_dwidth (p_edma_addr_width),
2119                        .p_has_par(p_edma_asf_dap_prot)
2120                      ) i_arith_rx_data_addr (
2121                        .in_val (rx_data_addr),
2122                        .in_par (rx_data_addr_par),
2123                        .op_val (rx_data_addr_inc_val),
2124                        .op_add (1'b1),
2125                        .out_val(nxt_rx_data_addr_p[p_edma_addr_width-1:0]),
2126                        .out_par(nxt_rx_data_addr_p[p_descr_addr_with_p-1:p_edma_addr_width])
2127                      );
2128                    
2129                      assign curr_rx_descr_rd_out_sp[p_edma_addr_width-1:0]   = curr_rx_descr_rd_out_s;
2130                      assign next_buffer_start_add_sp[p_edma_addr_width-1:0]  = next_buffer_start_add_s;
2131                    
2132                      // Regenerate parity bits
2133                      generate if (p_edma_asf_dap_prot == 1) begin : gen_rx_data_addr_misc_par
2134                        gem_par_chk_regen #(.p_chk_dwid (2*p_edma_addr_width)) i_regen_par (
2135                          .odd_par  (1'b0),
2136                          .chk_dat  ({curr_rx_descr_rd_out,next_buffer_start_add}),
2137                          .chk_par  ({curr_rx_descr_rd_out_par,next_buffer_start_add_par}),
2138                          .new_dat  ({curr_rx_descr_rd_out_s,next_buffer_start_add_s}),
2139                          .dat_out  (),
2140                          .par_out  ({curr_rx_descr_rd_out_sp[p_descr_rd_fifo_w-1:p_edma_addr_width],
2141                                      next_buffer_start_add_sp[p_descr_rd_fifo_w-1:p_edma_addr_width]}),
2142                          .chk_err  ()
2143                        );
2144                      end
2145                      endgenerate
2146                      
2147                      wire [12:0] rx_buf_req_ctr_p_len_passed_down;
2148                      assign      rx_buf_req_ctr_p_len_passed_down = rx_buf_req_ctr + {3'h0,rx_data_len_passed_down};
2149                      
2150                      always @ (posedge aclk or negedge n_areset)
2151                      begin
2152       1/1              if  (~n_areset)
2153                        begin
2154       1/1                rx_buf_req_ctr        &lt;= 12'h000;
2155       1/1                rx_data_addr_int      &lt;= {(p_descr_rd_fifo_w){1'b0}};
2156       1/1                ok_to_write_data      &lt;= 1'b0;
2157       1/1                w_ctr                 &lt;= 4'h0;
2158       1/1                rx_data_len_4k        &lt;= 11'd0;
2159                        end
2160                        else
2161                        begin
2162       1/1                if (~enable_rx)
2163                          begin
2164       1/1                  if (awready)
2165                            begin
2166       1/1                    rx_buf_req_ctr        &lt;= 12'h000;
2167       1/1                    rx_data_addr_int      &lt;= {(p_descr_rd_fifo_w){1'b0}};
2168       1/1                    ok_to_write_data      &lt;= 1'b0;
2169       1/1                    rx_data_len_4k        &lt;= 11'd0;
2170                            end
                   <font color = "red">==>  MISSING_ELSE</font>
2171       1/1                  if (wready)
2172       1/1                    w_ctr                 &lt;= 4'h0;
                   <font color = "red">==>  MISSING_ELSE</font>
2173                          end
2174                          else
2175                          begin
2176       1/1                  if (all_data_for_rxbuf_requested | all_data_for_rxpkt_requested)
2177       1/1                    ok_to_write_data    &lt;= 1'b0;
2178       1/1                  else if (hbusreq_02)
2179       1/1                    ok_to_write_data    &lt;= 1'b1;
                        MISSING_ELSE
2180                    
2181       1/1                  if (rsc_coalescing_ended) // Will only be set if RSC is present.
2182       <font color = "red">0/1     ==>            rx_buf_req_ctr &lt;= 12'h000;</font>
2183       1/1                  else if (rx_descr_wr_fifo_dat_push | rx_rsc_wr_fifo_dat_push)
2184       1/1                    rx_buf_req_ctr &lt;= 12'h000;
2185       1/1                  else if (rx_data_wr_req &amp; aw_is_rx_data &amp; ~awgrant_hold[0] &amp; awvalid)
2186       1/1                    rx_buf_req_ctr &lt;= rx_buf_req_ctr_p_len_passed_down[11:0];
                        MISSING_ELSE
2187                    
2188       1/1                  if (force_max_ahb_burst_rx)
2189                            begin
2190       <font color = "red">0/1     ==>            if (wvalid &amp; wready &amp; ~w_is_descr &amp; w_last_burst_of_buf)</font>
2191                              begin
2192       <font color = "red">0/1     ==>              if (wlast)</font>
2193       <font color = "red">0/1     ==>                w_ctr &lt;= 4'h0;</font>
2194                                else
2195       <font color = "red">0/1     ==>                w_ctr &lt;= w_ctr + 4'h1;</font>
2196                              end
                   <font color = "red">==>  MISSING_ELSE</font>
2197                            end
                        MISSING_ELSE
2198                    
2199                            // Initialize rx_data_addr when underlying DMA completes a RX descriptor read request ...
2200       1/1                  if (rx_descr_rd_fifo_pop[queue_ptr_rx_dph])
2201                            begin
2202       1/1                    rx_data_addr_int  &lt;= curr_rx_descr_rd_out_sp[p_descr_rd_fifo_w-1:0];
2203                    
2204                              // Now calculate the number of accesses to 4K boundary.
2205                              // Regarding 4K boundary.  A burst will cross the 4K boundary if the
2206                              // addressable location targeted crosses from anything to address = 12'h000
2207                              // with a 32 bit datapath, there are potentially 1024 accesses allowed before we break the 4K rule
2208                              // Maximum length in AXI4 is 256, so it is ONLY possible to break the 4K if bits 11:10 of address = 2'b11
2209                              // So if max_burst_len + address[11:0] causes bits 11:10 to change to something other than 2'b11
2210                              // then the 4k boundary has been broken
2211       1/1                    if (dma_bus_width == 2'b00)
2212       1/1                      rx_data_len_4k   &lt;= 11'h400 - {1'b0,curr_rx_descr_rd_out[11:2]};
2213       <font color = "red">0/1     ==>            else if (dma_bus_width == 2'b01)</font>
2214       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h200 - {2'b00,curr_rx_descr_rd_out[11:3]};</font>
2215                              else
2216       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h100 - {3'b000,curr_rx_descr_rd_out[11:4]};</font>
2217                            end
2218                    
2219       1/1                  else if (host_update_buf_add) // guaranteed not to occur at same time as else code below and only happens when RSC present
2220                            begin
2221       <font color = "red">0/1     ==>            rx_data_addr_int  &lt;= next_buffer_start_add_sp[p_descr_rd_fifo_w-1:0];</font>
2222                    
2223       <font color = "red">0/1     ==>            if (dma_bus_width == 2'b00)</font>
2224       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h400 - {1'b0,next_buffer_start_add[11:2]};</font>
2225       <font color = "red">0/1     ==>            else if (dma_bus_width == 2'b01)</font>
2226       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h200 - {2'b00,next_buffer_start_add[11:3]};</font>
2227                              else
2228       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h100 - {3'b000,next_buffer_start_add[11:4]};</font>
2229                            end
2230                    
2231       1/1                  else if (awvalid &amp; ~awgrant_hold[0] &amp; aw_is_rx_data)
2232                            begin
2233       1/1                    rx_data_addr_int  &lt;= nxt_rx_data_addr_p[p_descr_rd_fifo_w-1:0];
2234                    
2235       1/1                    if (dma_bus_width == 2'b00)
2236       1/1                      rx_data_len_4k   &lt;= 11'h400 - {1'b0,nxt_rx_data_addr_p[11:2]};
2237       <font color = "red">0/1     ==>            else if (dma_bus_width == 2'b01)</font>
2238       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h200 - {2'b00,nxt_rx_data_addr_p[11:3]};</font>
2239                              else
2240       <font color = "red">0/1     ==>              rx_data_len_4k   &lt;= 11'h100 - {3'b000,nxt_rx_data_addr_p[11:4]};</font>
2241                            end
                        MISSING_ELSE
2242                          end
2243                        end
2244                      end
2245                    
2246                      assign rx_data_addr     = rx_data_addr_int[p_edma_addr_width-1:0];
2247                      assign rx_data_addr_par = (p_edma_asf_dap_prot  == 0) ? {p_edma_addr_pwid{1'b0}}
2248                                                                            : rx_data_addr_int[p_descr_rd_fifo_w-1:p_descr_rd_fifo_w-p_edma_addr_pwid];
2249                    
2250                    //------------------------------------------------------------------------------
2251                    // We seem to need this counter for each queue.
2252                    // So removed this from the above process allowing it to be used in a generate
2253                    //------------------------------------------------------------------------------
2254                    //
2255                    generate
2256                      genvar gv1_i;
2257                      for (gv1_i=0; gv1_i&lt;p_num_queues; gv1_i=gv1_i+1) begin : gen_rx_pkt_req_ctr_r
2258                        reg  [11:0] rx_pkt_req_ctr_local;
2259                        wire [12:0] rx_pkt_req_ctr_local_p_len_passed_down;
2260                        assign      rx_pkt_req_ctr_local_p_len_passed_down = rx_pkt_req_ctr_local + {3'h0,rx_data_len_passed_down};
2261                        
2262                        always @ (posedge aclk or negedge n_areset)
2263                        begin
2264       1/1                if  (~n_areset)
2265                          begin
2266       1/1                  rx_pkt_req_ctr_local &lt;= 12'h000;
2267                          end
2268                          else
2269                          begin
2270       1/1                  if (~enable_rx &amp; awready)
2271                            begin
2272       1/1                    rx_pkt_req_ctr_local &lt;= 12'h000;
2273                            end
2274                            else
2275                            begin
2276       1/1                    if (rsc_coalescing_ended &amp; gv1_i == {{28{1'b0}},queue_ptr_rx_mod}) // RSC only
2277       <font color = "red">0/1     ==>              rx_pkt_req_ctr_local &lt;= 12'h000;</font>
2278       1/1                    else if (rx_descr_wr_fifo_dat_push &amp; rx_eof_written_in &amp; gv1_i == {{28{1'b0}},queue_ptr_rx_dph})
2279       1/1                      rx_pkt_req_ctr_local &lt;= 12'h000;
2280       1/1                    else if (rx_data_wr_req &amp; aw_is_rx_data &amp; ~awgrant_hold[0] &amp; awvalid &amp; gv1_i == {{28{1'b0}},queue_ptr_rx_aph})
2281       1/1                      rx_pkt_req_ctr_local &lt;= rx_pkt_req_ctr_local_p_len_passed_down[11:0];
                        MISSING_ELSE
2282                            end
2283                          end
2284                        end
2285                        assign rx_pkt_req_ctr[gv1_i] = rx_pkt_req_ctr_local;
2286                      end // gen_rx_pkt_req_ctr_r
2287                    
2288                      for (gv1_i=p_num_queues; gv1_i&lt;16; gv1_i = gv1_i+1) begin : gen_rx_pkt_req_ctr_unused
2289                        assign rx_pkt_req_ctr[gv1_i] = 12'h000;
2290                      end
2291                    
2292                    endgenerate
2293                    
2294                    
2295                      // If using cut-thru operation, it is very complex to determine how much data to request in advance. For cut-thru therefore
2296                      // we currently just take the request from AHB
2297                      always @ *
2298                      begin
2299       1/1              if (rx_cutthru)
2300       <font color = "red">0/1     ==>        rx_data_wr_req  = (htrans_rx == 2'b10 | (htrans_rx[1] &amp; ~(|hburst_rx[2:1]))) &amp; hwrite_rx &amp; ~ahb_rx_is_descr &amp; block_n_rx_ns_req;</font>
2301                        else
2302       1/1                rx_data_wr_req  = ok_to_write_data &amp; ~all_data_for_rxbuf_requested &amp; ~all_data_for_rxpkt_requested;
2303                      end
2304                    
2305                      assign all_data_for_rxbuf_requested = ((rx_buf_req_ctr &gt;= from_rx_dma_buff_depth) &amp; (|rx_buf_req_ctr));
2306                      assign all_data_for_rxpkt_requested = (({2'b00,rx_pkt_req_ctr[queue_ptr_rx_dph]} &gt;= full_pkt_size) &amp; (|rx_pkt_req_ctr[queue_ptr_rx_dph]));
2307                    
2308                    
2309                      assign aw_last_burst_of_buf = num_rx_beats_remaining &lt;= {3'h0,rx_data_len};
2310                      assign w_is_pad             = w_ctr &gt;= w_num_pad &amp; w_last_burst_of_buf &amp; (|w_num_pad);
2311                    
2312                      assign hready_rx_cutthru_rst_ptr = (rx_descr_rd_dph &amp; (flush_rx_rd_fifos | rx_descr_ptr_reset) &amp; rx_cutthru);   // underlying DMA has reset pointers.
2313                      assign hready_rx_idle = rxdma_inactive &amp; ~rx_descr_wr_fifo_add_full;
2314                      assign hready_rx_descr_rd = (rx_descr_rd_dph &amp; ~rx_descr_rd_fifo_empty[queue_ptr_rx_dph] &amp; ~rx_descr_wr_fifo_add_full); // RX descriptor reads come from the descriptor FIFO
2315                      assign hready_rx_data_wr  = (rx_data_wr_dph  &amp; wvalid &amp; wready &amp; ~w_is_descr &amp; ~w_is_rsc_update &amp; ~w2b_pipeline_full &amp; ~rx_descr_wr_fifo_add_full);
2316                      assign hready_rx_descr_wr = (rx_descr_wr_dph &amp; ~rx_descr_wr_fifo_dat_full);
2317                    
2318                      assign hready_rx = hready_rx_cutthru_rst_ptr ||
2319                                          (~w_is_pad &amp;&amp; (hready_rx_idle || hready_rx_descr_rd || hready_rx_data_wr || hready_rx_descr_wr));
2320                    
2321                    
2322                      wire [127:0] curr_rx_descr_rd_pad;
2323                      wire  [15:0] curr_rx_descr_rd_par_pad;
2324                      generate if (p_edma_addr_width == 32'd64) begin : gen_set_64_add_to_dma
2325                        assign curr_rx_descr_rd_pad     = {2{curr_rx_descr_rd_out[63:0]}};
2326                        assign curr_rx_descr_rd_par_pad = {2{curr_rx_descr_rd_out_par[7:0]}};
2327                      end else begin  : gen_set_32_add_to_dma
2328                        assign curr_rx_descr_rd_pad     = {4{curr_rx_descr_rd_out[31:0]}};
2329                        assign curr_rx_descr_rd_par_pad = {4{curr_rx_descr_rd_out_par[3:0]}};
2330                      end
2331                      endgenerate
2332                      // If an error occurs and we are flushing, then just force the data to all 1's which will have effect of forcing
2333                      // used bit to appear set and halt the RX. In this case, the parity will just be 0.
2334                      assign hrdata_rx_pad      = ((flush_rx_rd_fifos | rx_descr_ptr_reset) &amp; rx_cutthru) ? {128{1'b1}} : curr_rx_descr_rd_pad;
2335                      assign hrdata_rx_par_pad  = ((flush_rx_rd_fifos | rx_descr_ptr_reset) &amp; rx_cutthru) ? {16{1'b0}}  : curr_rx_descr_rd_par_pad;
2336                      assign hrdata_rx          = hrdata_rx_pad[p_edma_bus_width-1:0];
2337                      assign hrdata_rx_par      = hrdata_rx_par_pad[p_edma_bus_pwid-1:0];
2338                    
2339                      // RX Interrupt Generation
2340                      // This occurs once a descriptor writeback has finished.
2341                    
2342                      localparam WAIT      = 1'b1;
2343                      localparam DONT_WAIT = 1'b0;
2344                    
2345                      assign pclk_has_captured_stat = (rx_stat_capt_pulse &amp; wait_for_capt);
2346                    
2347                    
2348                      generate if (p_num_queues &gt; 32'd1) begin : gen_set_int_q
2349                      reg  [3:0]  rx_dma_int_q_str ;
2350                      always @ (posedge aclk or negedge n_areset)
2351                      begin
2352                        if (~n_areset)
2353                        begin
2354                          rx_dma_int_queue    &lt;= 4'h0;
2355                          rx_dma_int_q_str    &lt;= 4'h0;
2356                        end
2357                        else
2358                        begin
2359                          if (~enable_rx)
2360                          begin
2361                            rx_dma_int_queue    &lt;= 4'h0;
2362                            rx_dma_int_q_str    &lt;= 4'h0;
2363                          end
2364                          else
2365                          begin
2366                            // Interrupt information has been captured by PCLK ?
2367                            if (wait_for_capt)
2368                            begin
2369                              if (pclk_has_captured_stat)
2370                              begin
2371                                if (complete_ok_str | buff_not_rdy_str)
2372                                begin
2373                                  rx_dma_int_queue  &lt;= rx_dma_int_q_str;
2374                                  if (int_source)
2375                                  begin
2376                                    if (rx_descr_wr_done)
2377                                      rx_dma_int_q_str &lt;= b_rx_queue;
2378                                    else
2379                                      rx_dma_int_q_str &lt;= from_rx_dma_queue_ptr;
2380                                  end
2381                                end
2382                    
2383                                else if (int_source)
2384                                begin
2385                                  if (multiple_ints_diff_queue)
2386                                  begin
2387                                    rx_dma_int_queue    &lt;= b_rx_queue;
2388                                    rx_dma_int_q_str &lt;= from_rx_dma_queue_ptr;
2389                                  end
2390                                  else
2391                                    rx_dma_int_queue  &lt;= rx_descr_wr_done ? b_rx_queue : from_rx_dma_queue_ptr;
2392                                end
2393                              end
2394                    
2395                              else if (int_source)
2396                                rx_dma_int_q_str &lt;= rx_descr_wr_done ? b_rx_queue : from_rx_dma_queue_ptr;
2397                            end
2398                    
2399                            else if (int_source)
2400                            begin
2401                              if (multiple_ints_diff_queue)
2402                              begin
2403                                rx_dma_int_queue &lt;= b_rx_queue;
2404                                rx_dma_int_q_str &lt;= from_rx_dma_queue_ptr;
2405                              end
2406                              else
2407                                rx_dma_int_queue  &lt;= rx_descr_wr_done ? b_rx_queue : from_rx_dma_queue_ptr;
2408                            end
2409                          end
2410                        end
2411                      end
2412                      end else begin : gen_no_int_queue
2413                      wire zero;
2414                      assign zero = 1'b0;
2415       1/1            always @(*) rx_dma_int_queue = {4{zero}};
2416                      end
2417                      endgenerate
2418                    
2419                      always @ (posedge aclk or negedge n_areset)
2420                      begin
2421       1/1              if (~n_areset)
2422                        begin
2423       1/1                rx_dma_stable_tog   &lt;= 1'b0;
2424       1/1                wait_for_capt       &lt;= DONT_WAIT;
2425       1/1                rx_dma_complete_ok  &lt;= 1'b0;
2426       1/1                rx_dma_resource_err &lt;= 1'b0;
2427       1/1                buff_not_rdy_str    &lt;= 1'b0;
2428       1/1                complete_ok_str     &lt;= 1'b0;
2429                        end
2430                        else
2431                        begin
2432       1/1                if (~enable_rx)
2433                          begin
2434       1/1                  complete_ok_str     &lt;= 1'b0;
2435       1/1                  buff_not_rdy_str    &lt;= 1'b0;
2436       1/1                  rx_dma_stable_tog   &lt;= 1'b0;
2437       1/1                  wait_for_capt       &lt;= DONT_WAIT;
2438       1/1                  rx_dma_complete_ok  &lt;= 1'b0;
2439       1/1                  rx_dma_resource_err &lt;= 1'b0;
2440                          end
2441                          else
2442                          begin
2443                            // Interrupt information has been captured by PCLK ?
2444       1/1                  if (wait_for_capt)
2445                            begin
2446       1/1                    if (pclk_has_captured_stat)
2447                              begin
2448       1/1                      if (complete_ok_str | buff_not_rdy_str)
2449                                begin
2450       <font color = "red">0/1     ==>                wait_for_capt       &lt;= WAIT;</font>
2451       <font color = "red">0/1     ==>                rx_dma_stable_tog   &lt;= ~rx_dma_stable_tog;</font>
2452       <font color = "red">0/1     ==>                rx_dma_complete_ok  &lt;= complete_ok_str;</font>
2453       <font color = "red">0/1     ==>                rx_dma_resource_err &lt;= buff_not_rdy_str;</font>
2454       <font color = "red">0/1     ==>                if (int_source)</font>
2455                                  begin
2456       <font color = "red">0/1     ==>                  buff_not_rdy_str &lt;= from_rx_dma_used_bit_read;</font>
2457       <font color = "red">0/1     ==>                  complete_ok_str  &lt;= rx_descr_wr_done;</font>
2458                                  end
2459                                  else
2460                                  begin
2461       <font color = "red">0/1     ==>                  buff_not_rdy_str &lt;= 1'b0;</font>
2462       <font color = "red">0/1     ==>                  complete_ok_str  &lt;= 1'b0;</font>
2463                                  end
2464                                end
2465                    
2466       1/1                      else if (int_source)
2467                                begin
2468       <font color = "red">0/1     ==>                wait_for_capt       &lt;= WAIT;</font>
2469       <font color = "red">0/1     ==>                rx_dma_stable_tog   &lt;= ~rx_dma_stable_tog;</font>
2470       <font color = "red">0/1     ==>                if (multiple_ints_diff_queue)</font>
2471                                  begin
2472       <font color = "red">0/1     ==>                  rx_dma_complete_ok  &lt;= 1'b1;</font>
2473       <font color = "red">0/1     ==>                  rx_dma_resource_err &lt;= 1'b0;</font>
2474       <font color = "red">0/1     ==>                  buff_not_rdy_str &lt;= from_rx_dma_used_bit_read;</font>
2475       <font color = "red">0/1     ==>                  complete_ok_str  &lt;= 1'b0;</font>
2476                                  end
2477                                  else
2478                                  begin
2479       <font color = "red">0/1     ==>                  rx_dma_complete_ok  &lt;= rx_descr_wr_done;</font>
2480       <font color = "red">0/1     ==>                  rx_dma_resource_err &lt;= from_rx_dma_used_bit_read;</font>
2481                                  end
2482                                end
2483                                else
2484                                begin
2485       1/1                        wait_for_capt &lt;= DONT_WAIT;
2486       1/1                        rx_dma_resource_err &lt;= 1'b0;
2487       1/1                        rx_dma_complete_ok  &lt;= 1'b0;
2488                                end
2489                              end
2490                    
2491       1/1                    else if (int_source)
2492                              begin
2493       <font color = "red">0/1     ==>              buff_not_rdy_str &lt;= from_rx_dma_used_bit_read;</font>
2494       <font color = "red">0/1     ==>              complete_ok_str  &lt;= rx_descr_wr_done;</font>
2495                              end
                        MISSING_ELSE
2496                            end
2497                    
2498       1/1                  else if (int_source)
2499                            begin
2500       1/1                    wait_for_capt &lt;= WAIT;
2501       1/1                    rx_dma_stable_tog &lt;= ~rx_dma_stable_tog;
2502       1/1                    if (multiple_ints_diff_queue)
2503                              begin
2504       <font color = "red">0/1     ==>              rx_dma_complete_ok  &lt;= 1'b1;</font>
2505       <font color = "red">0/1     ==>              rx_dma_resource_err &lt;= 1'b0;</font>
2506       <font color = "red">0/1     ==>              buff_not_rdy_str &lt;= from_rx_dma_used_bit_read;</font>
2507       <font color = "red">0/1     ==>              complete_ok_str  &lt;= 1'b0;</font>
2508                              end
2509                              else
2510                              begin
2511       1/1                      rx_dma_complete_ok  &lt;= rx_descr_wr_done;
2512       1/1                      rx_dma_resource_err &lt;= from_rx_dma_used_bit_read;
2513                              end
2514                            end
                        MISSING_ELSE
2515                          end
2516                        end
2517                      end
2518                    
2519                      assign multiple_ints_diff_queue = ((p_num_queues &gt; 32'd1) &amp;&amp;
2520                                                         ( rx_descr_wr_done &amp;
2521                                                          (from_rx_dma_used_bit_read) &amp;
2522                                                          (from_rx_dma_queue_ptr != b_rx_queue)));
2523                    
2524                      assign rx_dma_buff_not_rdy = rx_dma_resource_err;
2525                    
2526                      // Condition to generate interrupt
2527                      // Generate interrupt once the writeback for the packet has finished ...
2528                      // or when a buffer was requested but is not available
2529                      // or when there is an AHB error (now handled directly in registers)
2530                    
2531                      assign rx_descr_wr_done = (bvalid &amp; bready &amp; ~b_is_tx &amp; b_is_descr &amp; b_is_last);
2532                      assign int_source = (rx_descr_wr_done | from_rx_dma_used_bit_read);
2533                    
2534                    
2535                      // Handling BRESP/RRESP errors
2536                      // Simply pass to gem_registers, signal an interrupt and disable RX / TX
2537                      always @ (posedge aclk or negedge n_areset)
2538                      begin
2539       1/1              if  (~n_areset)
2540                        begin
2541       1/1                disable_rx    &lt;= 1'b0;
2542                        end
2543                        else
2544                        begin
2545       1/1                if (~enable_rx)
2546       1/1                  disable_rx  &lt;= 1'b0;
2547                          else
2548       1/1                  disable_rx  &lt;= disable_rx |
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod453.html" >edma_pbuf_axi_fe_rx</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>47</td><td>30</td><td>63.83</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>47</td><td>30</td><td>63.83</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       491
 EXPRESSION (htrans_00[1] ? hburst_00 : hburst_02)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       492
 EXPRESSION (htrans_00[1] ? hsize_00 : hsize_02)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       493
 EXPRESSION (htrans_00[1] ? hwrite_00 : hwrite_02)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       494
 EXPRESSION (htrans_00[1] ? haddr_00 : haddr_02)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       495
 EXPRESSION (htrans_00[1] ? haddr_00_par : haddr_02_par)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       700
 EXPRESSION ((dma_bus_width == 2'b0) ? DESCR_WORD2 : DESCR_IDLE)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1223
 EXPRESSION (((|dma_bus_width)) ? ((rx_descr_wr_fifo_in[47] &amp; rx_descr_wr_fifo_in[0])) : ((rx_descr_wr_fifo_in[15] &amp; rx_descr_wr_fifo_in[32])))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1225
 EXPRESSION (((|dma_bus_width)) ? ((rx_descr_wr_fifo_out[47] &amp; rx_descr_wr_fifo_out[0])) : ((rx_descr_wr_fifo_out[15] &amp; rx_descr_wr_fifo_out[32])))
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1349
 EXPRESSION (new_descr_fetch_trig &amp;&amp; enable_rx)
             ----------1---------    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1501
 EXPRESSION (r_descr_rd &amp;&amp; (current_rx_queue_resp == 0[3:0]))
             -----1----    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1591
 EXPRESSION (r_descr_rd &amp;&amp; (current_rx_queue_resp == 0[3:0]))
             -----1----    ----------------2----------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1896
 EXPRESSION ( ! (addressing_64b &amp;&amp; rx_extended_bd_mode_en) )
                ---------------------1--------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1896
 SUB-EXPRESSION (addressing_64b &amp;&amp; rx_extended_bd_mode_en)
                 -------1------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1988
 EXPRESSION ((num_rx_beats_rem_buf &lt; num_rx_beats_rem_pkt) ? num_rx_beats_rem_buf : num_rx_beats_rem_pkt)
             ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 EXPRESSION (hready_rx_cutthru_rst_ptr || (((~w_is_pad)) &amp;&amp; (hready_rx_idle || hready_rx_descr_rd || hready_rx_data_wr || hready_rx_descr_wr)))
             ------------1------------    --------------------------------------------------2-------------------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 SUB-EXPRESSION (((~w_is_pad)) &amp;&amp; (hready_rx_idle || hready_rx_descr_rd || hready_rx_data_wr || hready_rx_descr_wr))
                 ------1------    ----------------------------------------2----------------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 SUB-EXPRESSION (hready_rx_idle || hready_rx_descr_rd || hready_rx_data_wr || hready_rx_descr_wr)
                 -------1------    ---------2--------    --------3--------    ---------4--------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2334
 EXPRESSION ((((flush_rx_rd_fifos | rx_descr_ptr_reset) &amp; rx_cutthru)) ? ({128 {1'b1}}) : curr_rx_descr_rd_pad)
             ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2335
 EXPRESSION ((((flush_rx_rd_fifos | rx_descr_ptr_reset) &amp; rx_cutthru)) ? ({16 {1'b0}}) : curr_rx_descr_rd_par_pad)
             ----------------------------1----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod453.html" >edma_pbuf_axi_fe_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">145</td>
<td class="rt">42</td>
<td class="rt">28.97 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">2310</td>
<td class="rt">474</td>
<td class="rt">20.52 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1155</td>
<td class="rt">249</td>
<td class="rt">21.56 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1155</td>
<td class="rt">225</td>
<td class="rt">19.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">145</td>
<td class="rt">42</td>
<td class="rt">28.97 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">2310</td>
<td class="rt">474</td>
<td class="rt">20.52 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1155</td>
<td class="rt">249</td>
<td class="rt">21.56 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1155</td>
<td class="rt">225</td>
<td class="rt">19.48 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_areset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hgrant_00</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst_00[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hburst_00[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_00[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_00[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize_00[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite_00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_00[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_00_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hbusreq_02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hgrant_02</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst_02[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_02[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize_02[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite_02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hrdata_rx[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp_rx[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hready_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>last_data_to_buff_dph</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[13:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enable_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_descr_ptr_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_used_bit_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_queue_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_stat_capt_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>force_max_ahb_burst_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_extended_bd_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>new_descr_fetch_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>part_pkt_written</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_aph[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_dph[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_mod[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_stable_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buff_not_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_complete_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_resource_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>disable_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_bus_width[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>endian_swap</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upper_rx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upper_rx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_addr_bus_width</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_disable_queue</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_descr_add_wr_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_rsc_wr_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>argrant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awgrant[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awgrant[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>awgrant[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>awgrant_hold[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>flush_rx_wr_fifos</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>flush_rx_rd_fifos</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>r_is_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_is_descr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_is_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_num_pad[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_is_descr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_is_rsc_update</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>w_last_burst_of_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_is_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_is_descr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w2b_pipeline_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>raddr_bit3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>current_rx_queue_resp[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aw_is_rx_descr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aw_is_rx_data</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_is_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_descr_wr_data[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[13:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[15:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[20:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[38:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[45:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[47:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[52:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[57:54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[60:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[62:61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[70:63]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[77:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[79:78]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[84:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[85]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[89:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[92:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[94:93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[102:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[109:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[111:110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[116:112]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[121:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[124:122]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[126:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data[127]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_data_par[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_rd_req_issued</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_cnt[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_cnt[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>last_data_to_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_eof_written</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst_rx[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hsize_rx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>haddr_rx_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[26:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_out[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_add_par_out[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_len[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[26:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_addr_par[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aw_last_burst_of_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_pop_state[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_pop_state[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_wr_fifo_dat_pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_addr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_descr_rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_len[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_len[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_is_pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_rx_beats_remaining[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>num_rx_beats_remaining[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_buffer_start_add[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>next_buffer_start_add_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>host_update_buf_add</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_coalescing_ended</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_valid_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_ready_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_last_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_descr_i</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_addr_i[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_addr_par_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_data_i[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_data_par_i[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_ben_i[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_valid_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_descr_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_last_o</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_addr_o[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_addr_par_o[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_data_o[127:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_data_par_o[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_ben_o[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_rx_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>current_rx_queue_req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_axi_rx_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod453.html" >edma_pbuf_axi_fe_rx</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: rx_descr_wr_pop_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: rx_descr_wr_pop_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>RX_DESCR_WR_IDLE</td>
<td class="rt">978</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_WR_WORD1</td>
<td class="rt">854</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD2</td>
<td class="rt">888</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD3</td>
<td class="rt">898</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>RX_DESCR_WR_IDLE->RX_DESCR_WR_WORD1</td>
<td class="rt">854</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_WR_WORD1->RX_DESCR_WR_IDLE</td>
<td class="rt">978</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD1->RX_DESCR_WR_WORD2</td>
<td class="rt">888</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD2->RX_DESCR_WR_IDLE</td>
<td class="rt">978</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD2->RX_DESCR_WR_WORD3</td>
<td class="rt">898</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RX_DESCR_WR_WORD3->RX_DESCR_WR_IDLE</td>
<td class="rt">978</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: rx_descr_wr_push_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s3">
<td>Transitions</td>
<td class="rt">8</td>
<td class="rt">3</td>
<td class="rt">37.50 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: rx_descr_wr_push_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>DESCR_IDLE</td>
<td class="rt">977</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DESCR_WORD0</td>
<td class="rt">678</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DESCR_WORD2</td>
<td class="rt">700</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD3</td>
<td class="rt">735</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD4</td>
<td class="rt">760</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>DESCR_IDLE->DESCR_WORD0</td>
<td class="rt">678</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD0->DESCR_IDLE</td>
<td class="rt">977</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>DESCR_WORD0->DESCR_WORD2</td>
<td class="rt">700</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>DESCR_WORD2->DESCR_IDLE</td>
<td class="rt">977</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD2->DESCR_WORD3</td>
<td class="rt">735</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD3->DESCR_IDLE</td>
<td class="rt">977</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD3->DESCR_WORD4</td>
<td class="rt">760</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>DESCR_WORD4->DESCR_IDLE</td>
<td class="rt">977</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: rx_descr_reads[0].rx_descr_rd_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: rx_descr_reads[0].rx_descr_rd_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_FILL_FIFO</td>
<td class="rt">1374</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_IDLE</td>
<td class="rt">1646</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_WAIT_RESPS</td>
<td class="rt">1399</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>RX_DESCR_RD_FILL_FIFO->RX_DESCR_RD_IDLE</td>
<td class="rt">1646</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_FILL_FIFO->RX_DESCR_RD_WAIT_RESPS</td>
<td class="rt">1399</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_IDLE->RX_DESCR_RD_FILL_FIFO</td>
<td class="rt">1374</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>RX_DESCR_RD_WAIT_RESPS->RX_DESCR_RD_IDLE</td>
<td class="rt">1646</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod453.html" >edma_pbuf_axi_fe_rx</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">271</td>
<td class="rt">145</td>
<td class="rt">53.51 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">491</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">492</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">493</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">494</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">495</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1988</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2334</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2335</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">471</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">508</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">563</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">587</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">605</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">667</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">672</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">37.50 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">779</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">801</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td class="rt">6.25  </td>
</tr><tr class="s0">
<td>CASE</td>
<td class="rt">820</td>
<td class="rt">16</td>
<td class="rt">1</td>
<td class="rt">6.25  </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">842</td>
<td class="rt">13</td>
<td class="rt">6</td>
<td class="rt">46.15 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">916</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">975</td>
<td class="rt">13</td>
<td class="rt">11</td>
<td class="rt">84.62 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1221</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1894</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">1924</td>
<td class="rt">12</td>
<td class="rt">10</td>
<td class="rt">83.33 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">1992</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2007</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">2034</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">2063</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">2096</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">2152</td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">2299</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">2421</td>
<td class="rt">12</td>
<td class="rt">6</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2539</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1339</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">1360</td>
<td class="rt">8</td>
<td class="rt">6</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">1438</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">1498</td>
<td class="rt">17</td>
<td class="rt">3</td>
<td class="rt">17.65 </td>
</tr><tr class="s9">
<td>IF</td>
<td class="rt">1644</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1787</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1795</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">2264</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
491          assign hburst_rx_c    = htrans_00[1]  ? hburst_00     : hburst_02 ;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
492          assign hsize_rx_c     = htrans_00[1]  ? hsize_00      : hsize_02 ;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
493          assign hwrite_rx_c    = htrans_00[1]  ? hwrite_00     : hwrite_02 ;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
494          assign haddr_rx_c     = htrans_00[1]  ? haddr_00      : haddr_02 ;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
495          assign haddr_rx_par_c = htrans_00[1]  ? haddr_00_par  : haddr_02_par;
                                                   <font color = "green">-1-</font>  
                                                   <font color = "green">==></font>  
                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1988         assign num_rx_beats_remaining = num_rx_beats_rem_buf < num_rx_beats_rem_pkt ? num_rx_beats_rem_buf : num_rx_beats_rem_pkt;
                                                                                         <font color = "red">-1-</font>  
                                                                                         <font color = "red">==></font>  
                                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2334         assign hrdata_rx_pad      = ((flush_rx_rd_fifos | rx_descr_ptr_reset) & rx_cutthru) ? {128{1'b1}} : curr_rx_descr_rd_pad;
                                                                                                 <font color = "red">-1-</font>  
                                                                                                 <font color = "red">==></font>  
                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2335         assign hrdata_rx_par_pad  = ((flush_rx_rd_fifos | rx_descr_ptr_reset) & rx_cutthru) ? {16{1'b0}}  : curr_rx_descr_rd_par_pad;
                                                                                                 <font color = "red">-1-</font>  
                                                                                                 <font color = "red">==></font>  
                                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
471            if  (~n_areset)
               <font color = "green">-1-</font>  
472              rxdma_inactive    <= 1'b1;
           <font color = "green">      ==></font>
473            else
474            begin
475              if (~enable_rx)
                 <font color = "green">-2-</font>  
476                rxdma_inactive  <= 1'b1;
           <font color = "green">        ==></font>
477              else
478                if (hready_rx)
                   <font color = "green">-3-</font>  
479                begin
480                  if (htrans_00[1] | htrans_02[1])
                     <font color = "green">-4-</font>  
481                    rxdma_inactive  <= 1'b0;
           <font color = "green">            ==></font>
482                  else
483                    rxdma_inactive  <= 1'b1;
           <font color = "green">            ==></font>
484                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
508            if  (~n_areset)
               <font color = "green">-1-</font>  
509            begin
510              haddr_rx_r    <= {p_edma_addr_width{1'b0}};
           <font color = "green">      ==></font>
511              hsize_rx_r    <= 3'b000;
512              hwrite_rx_r   <= 1'h0;
513              htrans_rx_r   <= 2'h0;
514              hburst_rx_r   <= 3'h0;
515              ahb_rx_is_descr_r <= 1'b0;
516            end
517            else
518            begin
519              if (~using_rx_reg & hready_rx)
                 <font color = "green">-2-</font>  
520              begin
521                haddr_rx_r    <= haddr_rx_c;
           <font color = "green">        ==></font>
522                hsize_rx_r    <= hsize_rx_c;
523                hburst_rx_r   <= hburst_rx_c;
524                hwrite_rx_r   <= hwrite_rx_c;
525                htrans_rx_r   <= htrans_rx_c;
526                ahb_rx_is_descr_r <= ahb_rx_is_descr_c;
527              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
563            if  (~n_areset)
               <font color = "green">-1-</font>  
564              using_rx_reg  <= 1'b0;
           <font color = "green">      ==></font>
565            else
566            begin
567        
568              if (hready_rx | using_rx_reg)
                 <font color = "green">-2-</font>  
569              begin
570                if (rx_data_wr_req & rx_cutthru)
                   <font color = "red">-3-</font>  
571                  using_rx_reg  <= ~(|awgrant) | ~awready | aw_is_rx_descr; // Only needed for RX data writes
           <font color = "red">          ==></font>
572                else
573                  using_rx_reg  <= 1'b0;
           <font color = "green">          ==></font>
574              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587            if  (~n_areset)
               <font color = "green">-1-</font>  
588            begin
589              block_n_rx_ns_req <= 1'b1;
           <font color = "green">      ==></font>
590            end
591            else
592            begin
593              if (hready_rx)
                 <font color = "green">-2-</font>  
594                block_n_rx_ns_req <= 1'b1;
           <font color = "green">        ==></font>
595              else if (using_rx_reg)  // Dont block the access because we are waiting to use
                      <font color = "red">-3-</font>  
596                                      // a previously accepted one ...
597                block_n_rx_ns_req <= block_n_rx_ns_req;
           <font color = "red">        ==></font>
598              else if (awvalid & awready & (|awgrant) & aw_is_rx_data & rx_cutthru)
                      <font color = "red">-4-</font>  
599                block_n_rx_ns_req <= 1'b0;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
605            if (using_rx_reg & block_n_rx_ns_req)
               <font color = "red">-1-</font>  
606            begin
607              htrans_rx        = htrans_rx_r ;
           <font color = "red">      ==></font>
608              hburst_rx        = hburst_rx_r ;
609              hsize_rx         = hsize_rx_r  ;
610              hwrite_rx        = hwrite_rx_r ;
611              haddr_rx         = haddr_rx_r  ;
612              haddr_rx_par     = haddr_rx_par_r;
613              ahb_rx_is_descr  = ahb_rx_is_descr_r;
614            end
615            else
616            begin
617              htrans_rx        = htrans_rx_c;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
667            if (rsc_update_valid_i & ~rx_rsc_wr_fifo_dat_full)  // Valid only when RSC present
               <font color = "red">-1-</font>                                     
668              rx_rsc_wr_fifo_dat_push   = 1'b1;
           <font color = "red">      ==></font>
669            else
670              rx_rsc_wr_fifo_dat_push   = 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
672            case (rx_descr_wr_push_state)
               <font color = "red">-1-</font>  
673              DESCR_IDLE:  // IDLE state
674              begin
675                if (htrans_00[1] & hwrite_00 & hready_rx & ~rx_descr_wr_fifo_add_full)
                   <font color = "green">-2-</font>                                                         
676                begin
677                  rx_descr_wr_fifo_add_push   = 1'b1;  // write address to fifo once per BD writeback
           <font color = "green">          ==></font>
678                  nxt_rx_descr_wr_push_state = DESCR_WORD0;
679                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
680              end
681              DESCR_WORD0:
682              begin
683        //        if (rx_descr_wr_dph & ~rx_descr_wr_fifo_dat_full) // Note : These terms cannot be true due to the state
684        //                                                                    transition from IDLE - the add FIFO and the data FIFO are
685        //                                                                    equally sized so it will never be full here.
686                begin
687                  if (~rx_extended_bd_mode_en)
                     <font color = "red">-3-</font>  
688                  begin
689                    // addr bit 3, and in 128b data bus width, means the BD words must be in the upper 64b of the data bus
690                    if (dma_bus_width == 2'b00) begin // 32b so 2 writes
                       <font color = "red">-4-</font>  
691                      nxt_rx_descr_wr_databuf[31:0]     = hwdata_00_pad[31:0];
           <font color = "green">              ==></font>
692                      nxt_rx_descr_wr_databuf_par[3:0]  = hwdata_00_par_pad[3:0];
693                    end else if (haddr_rx_r[3] & dma_bus_width[1]) begin
                                <font color = "red">-5-</font>  
694                      rx_descr_wr_fifo_in[63:0]     = hwdata_00_pad[127:64];
           <font color = "red">              ==></font>
695                      rx_descr_wr_fifo_par_in[7:0]  = hwdata_00_par_pad[15:8];
696                    end else begin // otherwise the BD words must be in the lower 64b of the data bus
697                      rx_descr_wr_fifo_in[63:0]     = hwdata_00_pad[63:0];
           <font color = "red">              ==></font>
698                      rx_descr_wr_fifo_par_in[7:0]  = hwdata_00_par_pad[7:0];
699                    end
700                    nxt_rx_descr_wr_push_state    = dma_bus_width == 2'b00 ? DESCR_WORD2 : DESCR_IDLE;
                                                                              <font color = "red">-6-</font>  
                                                                              <font color = "green">==></font>  
                                                                              <font color = "red">==></font>  
701                    rx_descr_wr_fifo_dat_push     = dma_bus_width != 2'b00;
702                  end
703                  else
704                  begin
705                    if (dma_bus_width == 2'b00) begin  // 32b so 4 writes
                       <font color = "red">-7-</font>  
706                      nxt_rx_descr_wr_databuf[95:64]    = hwdata_00_pad[31:0];
           <font color = "red">              ==></font>
707                      nxt_rx_descr_wr_databuf_par[11:8] = hwdata_00_par_pad[3:0];
708                    end else if (haddr_rx_r[3] & dma_bus_width[1]) begin
                                <font color = "red">-8-</font>  
709                      nxt_rx_descr_wr_databuf[95:32]    = hwdata_00_pad[127:64];
           <font color = "red">              ==></font>
710                      nxt_rx_descr_wr_databuf_par[11:4] = hwdata_00_par_pad[15:8];
711                    end else begin // 64b writes for 64b and 128b data bus width
712                      nxt_rx_descr_wr_databuf[95:32]    = hwdata_00_pad[63:0];
           <font color = "red">              ==></font>
713                      nxt_rx_descr_wr_databuf_par[11:4] = hwdata_00_par_pad[7:0];
714                    end
715                    nxt_rx_descr_wr_push_state = DESCR_WORD2;
716                  end
717                end
718              end
719              DESCR_WORD2:
720              begin
721                begin
722                  if (~rx_extended_bd_mode_en)  // Must be 32 bit to be here
                     <font color = "red">-9-</font>  
723                  begin
724                    rx_descr_wr_fifo_dat_push = 1'b1;
           <font color = "green">            ==></font>
725                    rx_descr_wr_fifo_in       = {{64{1'b0}},hwdata_00_pad[31:0],rx_descr_wr_databuf[31:0]};
726                    rx_descr_wr_fifo_par_in   = {8'h00,hwdata_00_par_pad[3:0],rx_descr_wr_databuf_par[3:0]};
727                    nxt_rx_descr_wr_push_state   = DESCR_IDLE;
728                  end
729                  else
730                  begin
731                    if (dma_bus_width == 2'b00)  // 32b so 2nd of 4 writes
                       <font color = "red">-10-</font>  
732                    begin
733                      nxt_rx_descr_wr_databuf[63:32]    = hwdata_00_pad[31:0];
           <font color = "red">              ==></font>
734                      nxt_rx_descr_wr_databuf_par[7:4]  = hwdata_00_par_pad[3:0];
735                      nxt_rx_descr_wr_push_state = DESCR_WORD3;
736                    end
737                    else if (haddr_rx_r[3] & dma_bus_width[1])
                            <font color = "red">-11-</font>  
738                    begin
739                      rx_descr_wr_fifo_dat_push   = 1'b1;
           <font color = "red">              ==></font>
740                      rx_descr_wr_fifo_in         = {nxt_rx_descr_wr_databuf[95:32], hwdata_00_pad[127:64]};
741                      rx_descr_wr_fifo_par_in     = {nxt_rx_descr_wr_databuf_par[11:4], hwdata_00_par_pad[15:8]};
742                      nxt_rx_descr_wr_push_state  = DESCR_IDLE;
743                    end
744                    else // 64b writes for 64b and 128b data bus width so last write
745                    begin
746                      rx_descr_wr_fifo_dat_push   = 1'b1;
           <font color = "red">              ==></font>
747                      rx_descr_wr_fifo_in         = {nxt_rx_descr_wr_databuf[95:32], hwdata_00_pad[63:0]};
748                      rx_descr_wr_fifo_par_in     = {nxt_rx_descr_wr_databuf_par[11:4], hwdata_00_par_pad[7:0]};
749                      nxt_rx_descr_wr_push_state  = DESCR_IDLE;
750                    end
751                  end
752                end
753              end
754              DESCR_WORD3: // only in this stae for 32b data bus and extended bd mode
755              begin
756        //        if ( ~rx_descr_wr_fifo_dat_full) // Note : the add FIFO and the data FIFO are equally sized so it will never be full here.
757                begin
           <font color = "red">        ==></font>
758                  nxt_rx_descr_wr_databuf[31:0]     = hwdata_00_pad[31:0];
759                  nxt_rx_descr_wr_databuf_par[3:0]  = hwdata_00_par_pad[3:0];
760                  nxt_rx_descr_wr_push_state = DESCR_WORD4;
761                end
762              end
763        
764              default: // DESCR_WORD4 - last write for 32b data bus and extended bd mode
765              begin
766                  rx_descr_wr_fifo_dat_push   = 1'b1;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD0 </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_WORD3 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
779            casex ({rx_extended_bd_mode_en, addressing_64b, dma_bus_width})
               <font color = "red">-1-</font>  
780              4'b1_0_1x:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access
           <font color = "red">      ==></font>
781        
782              4'b1_1_1x:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access
           <font color = "red">      ==></font>
783        
784              4'b1_x_00:  axi_rx_descr_wr_cnt_done  = 2'h3;  // 4 access
           <font color = "green">      ==></font>
785              4'b1_x_01:  axi_rx_descr_wr_cnt_done  = 2'h1;  // 2 access
           <font color = "red">      ==></font>
786        
787              4'b0_x_00:  axi_rx_descr_wr_cnt_done  = 2'h1; // 2 access
           <font color = "green">      ==></font>
788              default  :  axi_rx_descr_wr_cnt_done  = 2'h0; // 1 access
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b101x </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b111x </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1x00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b1x01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0x00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
801            casex (rsc_update_ben_o)
               <font color = "red">-1-</font>  
802              16'bxxxxxxxxxxxxxxx1  :   rsc_update_data_o[127:0] = {96'h000000000000000000000000,rsc_wr_fifo_data_out};
           <font color = "red">      ==></font>
803              16'bxxxxxxxxxxxxxx10  :   rsc_update_data_o[127:0] = {88'h0000000000000000000000,rsc_wr_fifo_data_out,  8'h00};
           <font color = "red">      ==></font>
804              16'bxxxxxxxxxxxxx100  :   rsc_update_data_o[127:0] = {80'h00000000000000000000,rsc_wr_fifo_data_out, 16'h0000};
           <font color = "red">      ==></font>
805              16'bxxxxxxxxxxxx1000  :   rsc_update_data_o[127:0] = {72'h000000000000000000,rsc_wr_fifo_data_out, 24'h000000};
           <font color = "red">      ==></font>
806              16'bxxxxxxxxxxx10000  :   rsc_update_data_o[127:0] = {64'h0000000000000000,rsc_wr_fifo_data_out, 32'h00000000};
           <font color = "red">      ==></font>
807              16'bxxxxxxxxxx100000  :   rsc_update_data_o[127:0] = {56'h00000000000000,rsc_wr_fifo_data_out, 40'h0000000000};
           <font color = "red">      ==></font>
808              16'bxxxxxxxxx1000000  :   rsc_update_data_o[127:0] = {48'h000000000000,rsc_wr_fifo_data_out, 48'h000000000000};
           <font color = "red">      ==></font>
809              16'bxxxxxxxx10000000  :   rsc_update_data_o[127:0] = {40'h0000000000,rsc_wr_fifo_data_out, 56'h00000000000000};
           <font color = "red">      ==></font>
810              16'bxxxxxxx100000000  :   rsc_update_data_o[127:0] = {32'h00000000,rsc_wr_fifo_data_out, 64'h0000000000000000};
           <font color = "red">      ==></font>
811              16'bxxxxxx1000000000  :   rsc_update_data_o[127:0] = {24'h000000,rsc_wr_fifo_data_out, 72'h000000000000000000};
           <font color = "red">      ==></font>
812              16'bxxxxx10000000000  :   rsc_update_data_o[127:0] = {16'h0000,rsc_wr_fifo_data_out, 80'h00000000000000000000};
           <font color = "red">      ==></font>
813              16'bxxxx100000000000  :   rsc_update_data_o[127:0] = { 8'h00,rsc_wr_fifo_data_out, 88'h0000000000000000000000};
           <font color = "red">      ==></font>
814              16'bxxx1000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[31:0],      96'h000000000000000000000000};
           <font color = "red">      ==></font>
815              16'bxx10000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[23:0],   104'h00000000000000000000000000};
           <font color = "red">      ==></font>
816              16'bx100000000000000  :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[15:0], 112'h0000000000000000000000000000};
           <font color = "red">      ==></font>
817              default               :   rsc_update_data_o[127:0] = {rsc_wr_fifo_data_out[7:0],120'h000000000000000000000000000000};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxxxx1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxxx10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxx100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxx1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxx10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxx100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxx1000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxx10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxx100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxx1000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxx10000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxx100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxx1000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxx10000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bx100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
820            casex (rsc_update_ben_o)
               <font color = "red">-1-</font>  
821              16'bxxxxxxxxxxxxxxx1  :   rsc_update_data_par_o[15:0] = {12'd0, rsc_wr_fifo_data_par_out};
           <font color = "red">      ==></font>
822              16'bxxxxxxxxxxxxxx10  :   rsc_update_data_par_o[15:0] = {11'd0, rsc_wr_fifo_data_par_out, 1'd0};
           <font color = "red">      ==></font>
823              16'bxxxxxxxxxxxxx100  :   rsc_update_data_par_o[15:0] = {10'd0, rsc_wr_fifo_data_par_out, 2'd0};
           <font color = "red">      ==></font>
824              16'bxxxxxxxxxxxx1000  :   rsc_update_data_par_o[15:0] = {9'd0,  rsc_wr_fifo_data_par_out, 3'd0};
           <font color = "red">      ==></font>
825              16'bxxxxxxxxxxx10000  :   rsc_update_data_par_o[15:0] = {8'd0,  rsc_wr_fifo_data_par_out, 4'd0};
           <font color = "red">      ==></font>
826              16'bxxxxxxxxxx100000  :   rsc_update_data_par_o[15:0] = {7'd0,  rsc_wr_fifo_data_par_out, 5'd0};
           <font color = "red">      ==></font>
827              16'bxxxxxxxxx1000000  :   rsc_update_data_par_o[15:0] = {6'd0,  rsc_wr_fifo_data_par_out, 6'd0};
           <font color = "red">      ==></font>
828              16'bxxxxxxxx10000000  :   rsc_update_data_par_o[15:0] = {5'd0,  rsc_wr_fifo_data_par_out, 7'd0};
           <font color = "red">      ==></font>
829              16'bxxxxxxx100000000  :   rsc_update_data_par_o[15:0] = {4'd0,  rsc_wr_fifo_data_par_out, 8'd0};
           <font color = "red">      ==></font>
830              16'bxxxxxx1000000000  :   rsc_update_data_par_o[15:0] = {3'd0,  rsc_wr_fifo_data_par_out, 9'd0};
           <font color = "red">      ==></font>
831              16'bxxxxx10000000000  :   rsc_update_data_par_o[15:0] = {2'd0,  rsc_wr_fifo_data_par_out, 10'd0};
           <font color = "red">      ==></font>
832              16'bxxxx100000000000  :   rsc_update_data_par_o[15:0] = {1'd0,  rsc_wr_fifo_data_par_out, 11'd0};
           <font color = "red">      ==></font>
833              16'bxxx1000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[3:0],   12'd0};
           <font color = "red">      ==></font>
834              16'bxx10000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[2:0],   13'd0};
           <font color = "red">      ==></font>
835              16'bx100000000000000  :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[1:0],   14'd0};
           <font color = "red">      ==></font>
836              default               :   rsc_update_data_par_o[15:0] = {rsc_wr_fifo_data_par_out[0],     15'd0};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxxxx1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxxx10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxxx100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxxx1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxxx10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxxx100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxxx1000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxxx10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxxx100000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxxx1000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxxx10000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxxx100000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxxx1000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bxx10000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>16'bx100000000000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
842            case (rx_descr_wr_pop_state)
               <font color = "red">-1-</font>  
843              RX_DESCR_WR_IDLE :
844              begin
845                rx_descr_wr_cnt              = 2'h0; // used to sequence through rx descr write addresses
846                // wait for the actual FIFO to load
847                if (~rx_descr_wr_fifo_add_empty & ~rx_descr_wr_fifo_dat_empty & (|num_axi_descr_wr_needed) &
                   <font color = "green">-2-</font>                                                
848                   (~wait_for_data_buffer_push))
849                begin
850                  rx_descr_wr_req              = 1'b1;
851                  if (awgrant[2] & awready)
                     <font color = "green">-3-</font>  
852                  begin
853                    if (dma_bus_width == 2'b00)
                       <font color = "red">-4-</font>  
854                      nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_WORD1;
           <font color = "green">              ==></font>
855                    else
856                    begin // single write access
857                      if (~rx_extended_bd_mode_en)
                         <font color = "red">-5-</font>  
858                      begin
859                        rx_descr_wr_fifo_add_pop      = 1'b1;
           <font color = "red">                ==></font>
860                        nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_IDLE;
861                      end
862                      else
863                        nxt_rx_descr_wr_pop_state     = RX_DESCR_WR_WORD1;
           <font color = "red">                ==></font>
864                    end
865                  end
                     MISSING_ELSE
           <font color = "green">          ==></font>
866                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
867              end
868        
869              RX_DESCR_WR_WORD1 : //  32 bit mode or 64 bit extended bd mode
870              begin
871                rx_descr_wr_cnt                 = 2'h1; // used to sequence through rx descr write addresses
872                rx_descr_wr_req                 = 1'b1;
873                if (awgrant[2] & awready)
                   <font color = "green">-6-</font>  
874                begin
875                  if (~rx_extended_bd_mode_en)  // 32 bit mode, 2nd write
                     <font color = "red">-7-</font>  
876                    begin
877                      rx_descr_wr_fifo_add_pop    = 1'b1;
           <font color = "green">              ==></font>
878                      nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;
879                    end
880                  else
881                  begin
882                    if (|dma_bus_width)
                       <font color = "red">-8-</font>  
883                    begin  // 128b / 64b last write
884                      rx_descr_wr_fifo_add_pop    = 1'b1;
           <font color = "red">              ==></font>
885                      nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;
886                    end
887                    else  // 32b 3rd write
888                      nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_WORD2;
           <font color = "red">              ==></font>
889                  end
890                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
891              end
892        
893              RX_DESCR_WR_WORD2 : // only entered in 32 bit mode extended bd mode
894              begin
895                rx_descr_wr_cnt                 = 2'h2; // used to sequence through rx descr write addresses
896                rx_descr_wr_req                 = 1'b1;
897                if (awgrant[2] & awready)
                   <font color = "red">-9-</font>  
898                  nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_WORD3;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
899              end
900        
901              default : // only entered in 32 bit mode extended bd mode
902              begin
903                rx_descr_wr_cnt                 = 2'h3; // used to sequence through rx descr write addresses
904                rx_descr_wr_req                 = 1'b1;
905                if (awgrant[2] & awready)
                   <font color = "red">-10-</font>  
906                begin
907                  rx_descr_wr_fifo_add_pop    = 1'b1;
           <font color = "red">          ==></font>
908                  nxt_rx_descr_wr_pop_state   = RX_DESCR_WR_IDLE;
909                end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>RX_DESCR_WR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_WR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_WR_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_WR_WORD1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_WORD1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_WORD1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_WR_WORD1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_WR_WORD2 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
916            if (rx_extended_bd_mode_en) // NOT RSC related - data in FIFO is a descriptor write
               <font color = "red">-1-</font>  
917            begin
918              case ({|dma_bus_width, axi_rx_descr_wr_cnt})
                 <font color = "red">-2-</font>  
919                3'b1_00:  begin
920                            rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[127:64]}};
           <font color = "red">                    ==></font>
921                            rx_descr_wr_data_par  = {2{rx_descr_wr_fifo_par_out[15:8]}};
922                          end
923                3'b1_01:  begin
924                            rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[63:0]}};
           <font color = "red">                    ==></font>
925                            rx_descr_wr_data_par  = {2{rx_descr_wr_fifo_par_out[7:0]}};
926                          end
927                3'b0_00:  begin
928                            rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[127:96]}};
           <font color = "red">                    ==></font>
929                            rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[15:12]}};
930                          end
931                3'b0_01:  begin
932                            rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[95:64]}};
           <font color = "red">                    ==></font>
933                            rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[11:8]}};
934                          end
935                3'b0_10:  begin
936                            rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[63:32]}};
           <font color = "red">                    ==></font>
937                            rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[7:4]}};
938                          end
939                3'b0_11:  begin
940                            rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[31:0]}};
           <font color = "red">                    ==></font>
941                            rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[3:0]}};
942                          end
943                default:  begin
944                            rx_descr_wr_data      = {128{1'b0}};
           <font color = "red">                    ==></font>
945                            rx_descr_wr_data_par  = {16{1'b0}};
946                          end
947              endcase
948            end
949            else
950            begin
951              if (dma_bus_width == 2'b00)
                 <font color = "red">-3-</font>  
952              begin
953                if (axi_rx_descr_wr_cnt[0])
                   <font color = "green">-4-</font>  
954                begin
955                  rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[63:32]}};
           <font color = "green">          ==></font>
956                  rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[7:4]}};
957                end
958                else
959                begin
960                  rx_descr_wr_data      = {4{rx_descr_wr_fifo_out[31:0]}};
           <font color = "green">          ==></font>
961                  rx_descr_wr_data_par  = {4{rx_descr_wr_fifo_par_out[3:0]}};
962                end
963              end
964              else
965              begin
966                rx_descr_wr_data      = {2{rx_descr_wr_fifo_out[63:0]}};
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b100 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b101 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b000 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b001 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b010 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>3'b011 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
975            if  (~n_areset)
               <font color = "green">-1-</font>  
976            begin
977              rx_descr_wr_push_state    <= DESCR_IDLE;
           <font color = "green">      ==></font>
978              rx_descr_wr_pop_state     <= RX_DESCR_WR_IDLE;
979              rx_descr_wr_databuf       <= 96'd0;
980              axi_rx_descr_wr_cnt       <= 2'b00;
981              num_axi_descr_wr_needed   <= {p_axi_rx_descr_wr_buff_bits+2{1'b0}};
982              wait_for_data_buffer_push <= 1'b0;
983            end
984            else
985            begin
986              if ((~enable_rx & awready & wready) | flush_rx_wr_fifos)
                 <font color = "green">-2-</font>                                                   
987              begin
988                rx_descr_wr_push_state    <= DESCR_IDLE;
989                rx_descr_wr_pop_state     <= RX_DESCR_WR_IDLE;
990                rx_descr_wr_databuf       <= 96'd0;
991                if (wready)
                   <font color = "red">-3-</font>  
992                  axi_rx_descr_wr_cnt     <= 2'b00;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
993                num_axi_descr_wr_needed   <= {p_axi_rx_descr_wr_buff_bits+2{1'b0}};
994                wait_for_data_buffer_push <= 1'b0;
995              end
996              else
997              begin
998                // the AXI descrip[tor buffer consists of 2 parts, the address buffer and the data buffer.
999                // When the address buffer moves from an empty state to a non-empty state, we need to wait
1000               // until the data buffer does the same before we can kick off the state machine above. This
1001               // is to avoid the situation where the data buffer still has something in it from a previous
1002               // descriptor write and the state machine kicks off prematurely as soon as the addres buffer
1003               // gets pushed.
1004               if (rx_descr_wr_fifo_add_empty & rx_descr_wr_fifo_add_push)
                   <font color = "green">-4-</font>                                              
1005                 wait_for_data_buffer_push <= 1'b1;
           <font color = "green">          ==></font>
1006               else if (rx_descr_wr_fifo_dat_push)
                        <font color = "green">-5-</font>                 
1007                 wait_for_data_buffer_push <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1008       
1009               // num_axi_descr_wr_needed is a signal used to hold off the descriptor writes from being issued
1010               // until the packet data is fully written to main memory. Fully written means we have the write response
1011               // guaranteeting the completion of that last write. We also use this to hold off RSC update cycles.
1012               // Note that RSC descriptor updates do not need to be held off, as they always follow a descriptor write or
1013               // an RSC update both of which are already held off.
1014               if (bvalid & bready & b_is_last & ~b_is_descr & ~b_is_tx)
                   <font color = "green">-6-</font>  
1015               begin
1016                 if (~rx_descr_wr_fifo_add_pop)
                     <font color = "red">-7-</font>                  
1017                   num_axi_descr_wr_needed <= num_axi_descr_wr_needed + {{p_axi_rx_descr_wr_buff_bits{1'b0}},1'b1};
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
1018               end
1019               else if (rx_descr_wr_fifo_add_pop                                              // pop for normal descriptor writes
                        <font color = "green">-8-</font>                 
1020                        | (rsc_update_valid_o & rsc_update_last_o & ~rsc_update_descr_o & rx_rsc_wr_fifo_dat_pop) // pop for rsc updates only if RSC present
1021                       )
1022                 num_axi_descr_wr_needed   <= num_axi_descr_wr_needed - {{p_axi_rx_descr_wr_buff_bits{1'b0}},1'b1};
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1023       
1024       
1025               // counter used for rx data fifo popping
1026               // the .._cnt_done value is set depending on operating mode and bus width
1027               if (wvalid & wready & w_is_descr & ~w_is_tx)
                   <font color = "green">-9-</font>  
1028               begin
1029                 if (rx_descr_wr_fifo_dat_pop)  // reset count after pop
                     <font color = "green">-10-</font>                 
1030                   axi_rx_descr_wr_cnt   <= 2'b00;
           <font color = "green">            ==></font>
1031                 else
1032                   axi_rx_descr_wr_cnt   <= axi_rx_descr_wr_cnt + 2'b01;
           <font color = "green">            ==></font>
1033               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1221           if (~rx_extended_bd_mode_en)
               <font color = "green">-1-</font>  
1222           begin
1223             rx_eof_written_in = |dma_bus_width ? rx_descr_wr_fifo_in[47] & rx_descr_wr_fifo_in[0]
                                                    <font color = "red">-2-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
1224                                                : rx_descr_wr_fifo_in[15] & rx_descr_wr_fifo_in[32];
1225             rx_eof_written    = |dma_bus_width ? rx_descr_wr_fifo_out[47] & rx_descr_wr_fifo_out[0]
                                                    <font color = "red">-3-</font>  
                                                    <font color = "red">==></font>  
                                                    <font color = "green">==></font>  
1226                                                : rx_descr_wr_fifo_out[15] & rx_descr_wr_fifo_out[32];
1227           end
1228           else
1229           begin
1230             rx_eof_written_in = rx_descr_wr_fifo_in[47] & rx_descr_wr_fifo_in[0];
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1894           if (~addressing_64b & ~rx_extended_bd_mode_en)
               <font color = "green">-1-</font>  
1895             rx_next_descr_ptr_inc = 32'h00000008;
           <font color = "green">      ==></font>
1896           else if (!(addressing_64b && rx_extended_bd_mode_en))
                    <font color = "red">-2-</font>  
1897             rx_next_descr_ptr_inc = 32'h00000010;
           <font color = "green">      ==></font>
1898           else
1899             rx_next_descr_ptr_inc = 32'h00000018;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1924           if  (~n_areset)
               <font color = "green">-1-</font>  
1925           begin
1926             rx_descr_rd_dph    <= 1'b0;
           <font color = "green">      ==></font>
1927             rx_data_wr_dph     <= 1'b0;
1928             rx_descr_wr_dph    <= 1'b0;
1929             rx_descr_rd_dph_cnt <= 1'b0;
1930             last_data_to_buff_hold <= 1'b0;
1931           end
1932           else
1933           begin
1934             if (~enable_rx)
                 <font color = "green">-2-</font>  
1935             begin
1936               rx_data_wr_dph     <= 1'b0;
           <font color = "green">        ==></font>
1937               rx_descr_wr_dph    <= 1'b0;
1938               last_data_to_buff_hold <= 1'b0;
1939             end
1940             else
1941             begin
1942               if (last_data_to_buff_dph & ~wlast)
                   <font color = "red">-3-</font>  
1943                 last_data_to_buff_hold <= 1'b1;
           <font color = "red">          ==></font>
1944               else if (wvalid & wready & wlast)
                        <font color = "green">-4-</font>  
1945                 last_data_to_buff_hold <= 1'b0;  // Holds until end of burst to ensure this works for force burst mode
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1946       
1947               if (hready_rx)
                   <font color = "green">-5-</font>  
1948               begin
1949                 rx_data_wr_dph  <= htrans_02[1] & hwrite_02;
           <font color = "green">          ==></font>
1950                 rx_descr_wr_dph <= htrans_00[1] & hwrite_00;
1951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
1952             end
1953       
1954             if (~enable_rx)
                 <font color = "green">-6-</font>  
1955             begin
1956               rx_descr_rd_dph    <= 1'b0;
           <font color = "green">        ==></font>
1957               rx_descr_rd_dph_cnt   <= 1'b0;
1958             end
1959             else
1960             begin
1961               if (hready_rx)
                   <font color = "green">-7-</font>  
1962               begin
1963                 if (htrans_00[1] & ~hwrite_00)
                     <font color = "green">-8-</font>  
1964                 begin
1965                   rx_descr_rd_dph <= 1'b1;
1966                   if (addressing_64b)
                       <font color = "red">-9-</font>  
1967                     rx_descr_rd_dph_cnt <= ~rx_descr_rd_dph_cnt;
           <font color = "red">              ==></font>
1968                   else
1969                     rx_descr_rd_dph_cnt <= 1'b0;
           <font color = "green">              ==></font>
1970                 end
1971                 else
1972                 begin
1973                   rx_descr_rd_dph <= 1'b0;
           <font color = "green">            ==></font>
1974                   rx_descr_rd_dph_cnt <= 1'b0;
1975                 end
1976               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1992           casex (burst_length)
               <font color = "red">-1-</font>  
1993             5'b1xxxx            : rx_data_len_burst = 9'd16;
           <font color = "green">      ==></font>
1994             5'b01xxx            : rx_data_len_burst = 9'd8;
           <font color = "green">      ==></font>
1995             5'b001xx            : rx_data_len_burst = 9'd4;
           <font color = "green">      ==></font>
1996             5'b0001x,5'b00001   : rx_data_len_burst = 9'd1;  // single
           <font color = "green">      ==></font>
1997             default             : rx_data_len_burst = 9'h100;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b1xxxx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01xxx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b001xx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b0001x 5'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2007           if  (~n_areset)
               <font color = "green">-1-</font>  
2008           begin
2009             burst_length_mask <= 8'h00;
           <font color = "green">      ==></font>
2010           end
2011           else
2012           begin
2013             casex (burst_length)
                 <font color = "red">-2-</font>  
2014               5'b1xxxx            : burst_length_mask <= 8'hf0;
           <font color = "green">        ==></font>
2015               5'b01xxx            : burst_length_mask <= 8'hf8;
           <font color = "green">        ==></font>
2016               5'b001xx            : burst_length_mask <= 8'hfc;
           <font color = "green">        ==></font>
2017               5'b0001x,5'b00001   : burst_length_mask <= 8'hfe;
           <font color = "green">        ==></font>
2018               default             : burst_length_mask <= 8'h00;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>5'b1xxxx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>5'b01xxx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>5'b001xx </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>5'b0001x 5'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2025           if (|(num_rx_beats_remaining & {{4{1'b1}},burst_length_mask}))
               <font color = "green">-1-</font>  
2026             rx_data_len_max = rx_data_len_burst;
           <font color = "green">      ==></font>
2027           else
2028             rx_data_len_max = {1'b0,num_rx_beats_remaining[7:0]};
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2034           if (force_max_ahb_burst_rx)
               <font color = "red">-1-</font>  
2035           begin
2036             // If breaks 4K
2037             if (({2'b00,rx_data_len_burst} > rx_data_len_4k) & (|rx_data_len_4k))
                 <font color = "red">-2-</font>  
2038               rx_data_len = 9'h001;
           <font color = "red">        ==></font>
2039             else
2040               rx_data_len = rx_data_len_burst;
           <font color = "red">        ==></font>
2041           end
2042           else
2043           begin
2044             // If breaks 4K
2045             if (({2'b00,rx_data_len_max} > rx_data_len_4k) & (|rx_data_len_4k))
                 <font color = "red">-3-</font>  
2046               rx_data_len = rx_data_len_4k[8:0];
           <font color = "red">        ==></font>
2047             else
2048               rx_data_len = rx_data_len_max;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2063           if (force_max_ahb_burst_rx)
               <font color = "red">-1-</font>  
2064           begin
2065             // If breaks 4K
2066             if (({2'b00,rx_data_len_burst} > rx_data_len_4k) & (|rx_data_len_4k))
                 <font color = "red">-2-</font>  
2067               rx_data_len_passed_down = 9'h001;
           <font color = "red">        ==></font>
2068             else
2069               rx_data_len_passed_down = rx_data_len_max;
           <font color = "red">        ==></font>
2070           end
2071           else if (({2'b00,rx_data_len_max} > rx_data_len_4k) & (|rx_data_len_4k))
                    <font color = "red">-3-</font>  
2072             rx_data_len_passed_down = rx_data_len_4k[8:0];
           <font color = "red">      ==></font>
2073           else
2074             rx_data_len_passed_down = rx_data_len_max;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2096           if (dma_bus_width == 2'b00)
               <font color = "red">-1-</font>  
2097           begin
2098             rx_data_addr_inc_val    = {{p_edma_addr_width-11{1'b0}},rx_data_len_passed_down,2'd0};
           <font color = "green">      ==></font>
2099             curr_rx_descr_rd_out_s  = {curr_rx_descr_rd_out[p_edma_addr_width-1:2],2'd0};
2100             next_buffer_start_add_s = {next_buffer_start_add[p_edma_addr_width-1:2],2'd0};
2101           end
2102           else if (dma_bus_width == 2'b01)
                    <font color = "red">-2-</font>  
2103           begin
2104             rx_data_addr_inc_val    = {{p_edma_addr_width-12{1'b0}},rx_data_len_passed_down,3'd0};
           <font color = "red">      ==></font>
2105             curr_rx_descr_rd_out_s  = {curr_rx_descr_rd_out[p_edma_addr_width-1:3],3'd0};
2106             next_buffer_start_add_s = {next_buffer_start_add[p_edma_addr_width-1:3],3'd0};
2107           end
2108           else
2109           begin
2110             rx_data_addr_inc_val    = {{p_edma_addr_width-13{1'b0}},rx_data_len_passed_down,4'd0};
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2152           if  (~n_areset)
               <font color = "green">-1-</font>  
2153           begin
2154             rx_buf_req_ctr        <= 12'h000;
           <font color = "green">      ==></font>
2155             rx_data_addr_int      <= {(p_descr_rd_fifo_w){1'b0}};
2156             ok_to_write_data      <= 1'b0;
2157             w_ctr                 <= 4'h0;
2158             rx_data_len_4k        <= 11'd0;
2159           end
2160           else
2161           begin
2162             if (~enable_rx)
                 <font color = "green">-2-</font>  
2163             begin
2164               if (awready)
                   <font color = "red">-3-</font>  
2165               begin
2166                 rx_buf_req_ctr        <= 12'h000;
           <font color = "green">          ==></font>
2167                 rx_data_addr_int      <= {(p_descr_rd_fifo_w){1'b0}};
2168                 ok_to_write_data      <= 1'b0;
2169                 rx_data_len_4k        <= 11'd0;
2170               end
                   MISSING_ELSE
           <font color = "red">        ==></font>
2171               if (wready)
                   <font color = "red">-4-</font>  
2172                 w_ctr                 <= 4'h0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
2173             end
2174             else
2175             begin
2176               if (all_data_for_rxbuf_requested | all_data_for_rxpkt_requested)
                   <font color = "green">-5-</font>  
2177                 ok_to_write_data    <= 1'b0;
           <font color = "green">          ==></font>
2178               else if (hbusreq_02)
                        <font color = "green">-6-</font>  
2179                 ok_to_write_data    <= 1'b1;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
2180       
2181               if (rsc_coalescing_ended) // Will only be set if RSC is present.
                   <font color = "red">-7-</font>  
2182                 rx_buf_req_ctr <= 12'h000;
           <font color = "red">          ==></font>
2183               else if (rx_descr_wr_fifo_dat_push | rx_rsc_wr_fifo_dat_push)
                        <font color = "green">-8-</font>                                           
2184                 rx_buf_req_ctr <= 12'h000;
           <font color = "green">          ==></font>
2185               else if (rx_data_wr_req & aw_is_rx_data & ~awgrant_hold[0] & awvalid)
                        <font color = "green">-9-</font>  
2186                 rx_buf_req_ctr <= rx_buf_req_ctr_p_len_passed_down[11:0];
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
2187       
2188               if (force_max_ahb_burst_rx)
                   <font color = "red">-10-</font>  
2189               begin
2190                 if (wvalid & wready & ~w_is_descr & w_last_burst_of_buf)
                     <font color = "red">-11-</font>  
2191                 begin
2192                   if (wlast)
                       <font color = "red">-12-</font>  
2193                     w_ctr <= 4'h0;
           <font color = "red">              ==></font>
2194                   else
2195                     w_ctr <= w_ctr + 4'h1;
           <font color = "red">              ==></font>
2196                 end
                     MISSING_ELSE
           <font color = "red">          ==></font>
2197               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
2198       
2199               // Initialize rx_data_addr when underlying DMA completes a RX descriptor read request ...
2200               if (rx_descr_rd_fifo_pop[queue_ptr_rx_dph])
                   <font color = "green">-13-</font>                 
2201               begin
2202                 rx_data_addr_int  <= curr_rx_descr_rd_out_sp[p_descr_rd_fifo_w-1:0];
2203       
2204                 // Now calculate the number of accesses to 4K boundary.
2205                 // Regarding 4K boundary.  A burst will cross the 4K boundary if the
2206                 // addressable location targeted crosses from anything to address = 12'h000
2207                 // with a 32 bit datapath, there are potentially 1024 accesses allowed before we break the 4K rule
2208                 // Maximum length in AXI4 is 256, so it is ONLY possible to break the 4K if bits 11:10 of address = 2'b11
2209                 // So if max_burst_len + address[11:0] causes bits 11:10 to change to something other than 2'b11
2210                 // then the 4k boundary has been broken
2211                 if (dma_bus_width == 2'b00)
                     <font color = "red">-14-</font>  
2212                   rx_data_len_4k   <= 11'h400 - {1'b0,curr_rx_descr_rd_out[11:2]};
           <font color = "green">            ==></font>
2213                 else if (dma_bus_width == 2'b01)
                          <font color = "red">-15-</font>  
2214                   rx_data_len_4k   <= 11'h200 - {2'b00,curr_rx_descr_rd_out[11:3]};
           <font color = "red">            ==></font>
2215                 else
2216                   rx_data_len_4k   <= 11'h100 - {3'b000,curr_rx_descr_rd_out[11:4]};
           <font color = "red">            ==></font>
2217               end
2218       
2219               else if (host_update_buf_add) // guaranteed not to occur at same time as else code below and only happens when RSC present
                        <font color = "red">-16-</font>  
2220               begin
2221                 rx_data_addr_int  <= next_buffer_start_add_sp[p_descr_rd_fifo_w-1:0];
2222       
2223                 if (dma_bus_width == 2'b00)
                     <font color = "red">-17-</font>  
2224                   rx_data_len_4k   <= 11'h400 - {1'b0,next_buffer_start_add[11:2]};
           <font color = "red">            ==></font>
2225                 else if (dma_bus_width == 2'b01)
                          <font color = "red">-18-</font>  
2226                   rx_data_len_4k   <= 11'h200 - {2'b00,next_buffer_start_add[11:3]};
           <font color = "red">            ==></font>
2227                 else
2228                   rx_data_len_4k   <= 11'h100 - {3'b000,next_buffer_start_add[11:4]};
           <font color = "red">            ==></font>
2229               end
2230       
2231               else if (awvalid & ~awgrant_hold[0] & aw_is_rx_data)
                        <font color = "green">-19-</font>  
2232               begin
2233                 rx_data_addr_int  <= nxt_rx_data_addr_p[p_descr_rd_fifo_w-1:0];
2234       
2235                 if (dma_bus_width == 2'b00)
                     <font color = "red">-20-</font>  
2236                   rx_data_len_4k   <= 11'h400 - {1'b0,nxt_rx_data_addr_p[11:2]};
           <font color = "green">            ==></font>
2237                 else if (dma_bus_width == 2'b01)
                          <font color = "red">-21-</font>  
2238                   rx_data_len_4k   <= 11'h200 - {2'b00,nxt_rx_data_addr_p[11:3]};
           <font color = "red">            ==></font>
2239                 else
2240                   rx_data_len_4k   <= 11'h100 - {3'b000,nxt_rx_data_addr_p[11:4]};
           <font color = "red">            ==></font>
2241               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2299           if (rx_cutthru)
               <font color = "red">-1-</font>  
2300             rx_data_wr_req  = (htrans_rx == 2'b10 | (htrans_rx[1] & ~(|hburst_rx[2:1]))) & hwrite_rx & ~ahb_rx_is_descr & block_n_rx_ns_req;
           <font color = "red">      ==></font>
2301           else
2302             rx_data_wr_req  = ok_to_write_data & ~all_data_for_rxbuf_requested & ~all_data_for_rxpkt_requested;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2421           if (~n_areset)
               <font color = "green">-1-</font>  
2422           begin
2423             rx_dma_stable_tog   <= 1'b0;
           <font color = "green">      ==></font>
2424             wait_for_capt       <= DONT_WAIT;
2425             rx_dma_complete_ok  <= 1'b0;
2426             rx_dma_resource_err <= 1'b0;
2427             buff_not_rdy_str    <= 1'b0;
2428             complete_ok_str     <= 1'b0;
2429           end
2430           else
2431           begin
2432             if (~enable_rx)
                 <font color = "green">-2-</font>  
2433             begin
2434               complete_ok_str     <= 1'b0;
           <font color = "green">        ==></font>
2435               buff_not_rdy_str    <= 1'b0;
2436               rx_dma_stable_tog   <= 1'b0;
2437               wait_for_capt       <= DONT_WAIT;
2438               rx_dma_complete_ok  <= 1'b0;
2439               rx_dma_resource_err <= 1'b0;
2440             end
2441             else
2442             begin
2443               // Interrupt information has been captured by PCLK ?
2444               if (wait_for_capt)
                   <font color = "green">-3-</font>  
2445               begin
2446                 if (pclk_has_captured_stat)
                     <font color = "green">-4-</font>  
2447                 begin
2448                   if (complete_ok_str | buff_not_rdy_str)
                       <font color = "red">-5-</font>  
2449                   begin
2450                     wait_for_capt       <= WAIT;
2451                     rx_dma_stable_tog   <= ~rx_dma_stable_tog;
2452                     rx_dma_complete_ok  <= complete_ok_str;
2453                     rx_dma_resource_err <= buff_not_rdy_str;
2454                     if (int_source)
                         <font color = "red">-6-</font>  
2455                     begin
2456                       buff_not_rdy_str <= from_rx_dma_used_bit_read;
           <font color = "red">                ==></font>
2457                       complete_ok_str  <= rx_descr_wr_done;
2458                     end
2459                     else
2460                     begin
2461                       buff_not_rdy_str <= 1'b0;
           <font color = "red">                ==></font>
2462                       complete_ok_str  <= 1'b0;
2463                     end
2464                   end
2465       
2466                   else if (int_source)
                            <font color = "red">-7-</font>  
2467                   begin
2468                     wait_for_capt       <= WAIT;
2469                     rx_dma_stable_tog   <= ~rx_dma_stable_tog;
2470                     if (multiple_ints_diff_queue)
                         <font color = "red">-8-</font>                   
2471                     begin
2472                       rx_dma_complete_ok  <= 1'b1;
           <font color = "red">                ==></font>
2473                       rx_dma_resource_err <= 1'b0;
2474                       buff_not_rdy_str <= from_rx_dma_used_bit_read;
2475                       complete_ok_str  <= 1'b0;
2476                     end
2477                     else
2478                     begin
2479                       rx_dma_complete_ok  <= rx_descr_wr_done;
           <font color = "red">                ==></font>
2480                       rx_dma_resource_err <= from_rx_dma_used_bit_read;
2481                     end
2482                   end
2483                   else
2484                   begin
2485                     wait_for_capt <= DONT_WAIT;
           <font color = "green">              ==></font>
2486                     rx_dma_resource_err <= 1'b0;
2487                     rx_dma_complete_ok  <= 1'b0;
2488                   end
2489                 end
2490       
2491                 else if (int_source)
                          <font color = "red">-9-</font>  
2492                 begin
2493                   buff_not_rdy_str <= from_rx_dma_used_bit_read;
           <font color = "red">            ==></font>
2494                   complete_ok_str  <= rx_descr_wr_done;
2495                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
2496               end
2497       
2498               else if (int_source)
                        <font color = "green">-10-</font>  
2499               begin
2500                 wait_for_capt <= WAIT;
2501                 rx_dma_stable_tog <= ~rx_dma_stable_tog;
2502                 if (multiple_ints_diff_queue)
                     <font color = "red">-11-</font>                   
2503                 begin
2504                   rx_dma_complete_ok  <= 1'b1;
           <font color = "red">            ==></font>
2505                   rx_dma_resource_err <= 1'b0;
2506                   buff_not_rdy_str <= from_rx_dma_used_bit_read;
2507                   complete_ok_str  <= 1'b0;
2508                 end
2509                 else
2510                 begin
2511                   rx_dma_complete_ok  <= rx_descr_wr_done;
           <font color = "green">            ==></font>
2512                   rx_dma_resource_err <= from_rx_dma_used_bit_read;
2513                 end
2514               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2539           if  (~n_areset)
               <font color = "green">-1-</font>  
2540           begin
2541             disable_rx    <= 1'b0;
           <font color = "green">      ==></font>
2542           end
2543           else
2544           begin
2545             if (~enable_rx)
                 <font color = "green">-2-</font>  
2546               disable_rx  <= 1'b0;
           <font color = "green">        ==></font>
2547             else
2548               disable_rx  <= disable_rx |
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1339             if  (~n_areset)
                 <font color = "green">-1-</font>  
1340               ahb_trig_already_tried <= 1'b0;
           <font color = "green">        ==></font>
1341             else if (htrans_00[1] & ~hwrite_00 &
                      <font color = "green">-2-</font>  
1342                      rx_descr_rd_state == RX_DESCR_RD_IDLE & nxt_rx_descr_rd_state == RX_DESCR_RD_FILL_FIFO)
1343               ahb_trig_already_tried <= 1'b1;
           <font color = "green">        ==></font>
1344             else if (hready_rx)
                      <font color = "green">-3-</font>  
1345               ahb_trig_already_tried <= 1'b0;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1360             case (rx_descr_rd_state)
                 <font color = "green">-1-</font>  
1361               RX_DESCR_RD_IDLE:  // IDLE state
1362               begin
1363                 if (flush_rx_rd_fifos | rx_disable_queue[rx_rd_q_cnt])
                     <font color = "red">-2-</font>                 
1364                 begin
1365                   nxt_rx_descr_rd_state = RX_DESCR_RD_IDLE;
           <font color = "red">            ==></font>
1366                   rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b0;
1367                 end
1368                 else
1369                   if  (~rx_descr_rd_fifo_full &
                       <font color = "green">-3-</font>                   
1370                     (new_descr_fetch_trig_en | part_pkt_written |
1371                     (htrans_00[1] & ~hwrite_00 & ~ahb_trig_already_tried))) // no need for hready here - it actually causes a nasty timing path from wready thru hready_rx to araddr
1372                   begin
1373                     rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;
           <font color = "green">              ==></font>
1374                     nxt_rx_descr_rd_state = RX_DESCR_RD_FILL_FIFO;
1375                     rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1376                   end
1377                   else
1378                     rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b0;
           <font color = "green">              ==></font>
1379               end
1380       
1381               RX_DESCR_RD_FILL_FIFO:
1382               begin
1383                 if (need_to_complete_descr_rd[rx_rd_q_cnt])
                     <font color = "red">-4-</font>  
1384                 begin
1385                   nxt_rx_descr_rd_state = rx_descr_rd_state;
           <font color = "red">            ==></font>
1386                   rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1387                   rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;
1388                 end
1389       
1390                 // Issue enough requests to potentially fill the RX descriptor buffer
1391                 // Stop issuing requests if one of the responses has returned and had the
1392                 // used/wrap bit set (meaning there is no point in sending more)
1393                 else
1394                   if ((rx_descr_rd_fifo_full  & rx_descr_req_state == DESCR_IDLE) |
                       <font color = "green">-5-</font>                  
1395                       (rx_descr_rd_req_cnt == p_axi_rx_descr_rd_buff_depth[p_axi_rx_descr_rd_buff_bits:0]) |
1396                       (block_rx_descr_rd_resps[rx_rd_q_cnt] & rx_descr_req_state == DESCR_IDLE))
1397                   begin
1398                     rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b0;
           <font color = "green">              ==></font>
1399                     nxt_rx_descr_rd_state = RX_DESCR_RD_WAIT_RESPS;
1400                     rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1401                   end
1402                   else
1403                   begin
1404                     rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b1;
           <font color = "green">              ==></font>
1405                     rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1406                   end
1407               end
1408       
1409               default :
1410               begin
1411                 rx_descr_rd_req_issued[rx_rd_q_cnt] = 1'b1;
1412                 rx_descr_rd_req_int[rx_rd_q_cnt] = 1'b0;
1413                 if (rx_descr_rd_resp_cnt == rx_descr_rd_req_cnt)
                     <font color = "green">-6-</font>  
1414                 begin
1415                   nxt_rx_descr_rd_state = RX_DESCR_RD_IDLE;
           <font color = "green">            ==></font>
1416                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>RX_DESCR_RD_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_RD_IDLE </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_RD_IDLE </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>RX_DESCR_RD_FILL_FIFO </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_RD_FILL_FIFO </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>RX_DESCR_RD_FILL_FIFO </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1438             case (rx_descr_req_state)
                 <font color = "green">-1-</font>  
1439               DESCR_IDLE:  // IDLE state
1440               begin
1441                 if (rx_descr_rd_req_int[rx_rd_q_cnt] & argrant & current_rx_queue_req == rx_rd_q_cnt[3:0])
                     <font color = "green">-2-</font>  
1442                 begin  // 32/64/128 bit data mode
1443                   // SEND REQUEST FOR WORD 0 first
1444                   rx_descr_len_int[rx_rd_q_cnt]       = 8'h00;
1445                   rx_descr_size_int[rx_rd_q_cnt]      = 3'h2;
1446                   rx_descr_addr_int[rx_rd_q_cnt]      = {(upper_rx_q_base_addr & {32{addressing_64b}}),rx_descr_ptr_req_cur};
1447                   rx_descr_addr_par_int[rx_rd_q_cnt]  = {(upper_rx_q_base_par & {4{addressing_64b}}),rx_descr_ptr_req_cur_par};
1448                   if (arready & addressing_64b)
                       <font color = "red">-3-</font>  
1449                     nxt_rx_descr_req_state  = DESCR_WORD2;
           <font color = "red">              ==></font>
1450                   else if (arready)
                            <font color = "red">-4-</font>  
1451                   begin
1452                     rx_descr_rd_req_done = 1'b1;
           <font color = "green">              ==></font>
1453                     nxt_rx_descr_req_state  = DESCR_IDLE;
1454                   end
                       MISSING_ELSE
           <font color = "red">            ==></font>
1455                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
1456               end
1457       
1458               default:  // Send Word 2, always 32 bit access and 64bit addressing
1459               begin
1460                 rx_descr_len_int[rx_rd_q_cnt]       = 8'h00;
1461                 rx_descr_size_int[rx_rd_q_cnt]      = 3'h2;
1462                 rx_descr_addr_int[rx_rd_q_cnt]      = {upper_rx_q_base_addr,rx_descr_ptr_req_cur_p8};
1463                 rx_descr_addr_par_int[rx_rd_q_cnt]  = {upper_rx_q_base_par,rx_descr_ptr_req_cur_p8_par};
1464                 if (argrant & arready & current_rx_queue_req == rx_rd_q_cnt[3:0])
                     <font color = "red">-5-</font>  
1465                 begin
1466                   nxt_rx_descr_req_state  = DESCR_IDLE;
           <font color = "red">            ==></font>
1467                   rx_descr_rd_req_done  = 1'b1;
1468                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1498             case (rx_descr_resp_state)
                 <font color = "green">-1-</font>  
1499               DESCR_IDLE:  // IDLE state
1500               begin
1501                 if (r_descr_rd && current_rx_queue_resp == rx_rd_q_cnt[3:0])
                     <font color = "green">-2-</font>  
1502                 begin // 32/64/128 bit data modes
1503                   if (addressing_64b)
                       <font color = "red">-3-</font>  
1504                   begin
1505                     nxt_rx_descr_resp_state  = DESCR_WORD2;
1506                     rx_descr_rd_resp[rx_rd_q_cnt] = 1'b0;
1507                     if (endian_swap)
                         <font color = "red">-4-</font>  
1508                     begin
1509                       casex ({dma_bus_width, raddr_bit3})
                           <font color = "red">-5-</font>  
1510                         3'b1x_0  :
1511                         begin
1512                           nxt_prev_rdata_descr_rd     = {rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120]};
           <font color = "red">                    ==></font>
1513                           nxt_prev_rdata_descr_rd_par = {rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15]};
1514                         end
1515                         3'b1x_1,
1516                         3'b01_x  :
1517                         begin
1518                           nxt_prev_rdata_descr_rd     = {rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56]};
           <font color = "red">                    ==></font>
1519                           nxt_prev_rdata_descr_rd_par = {rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7]};
1520                         end
1521                         default  :
1522                         begin
1523                           nxt_prev_rdata_descr_rd     = {rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24]};
           <font color = "red">                    ==></font>
1524                           nxt_prev_rdata_descr_rd_par = {rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3]};
1525                         end
1526                       endcase
1527                     end
1528                     else
1529                     begin
1530                       casex ({dma_bus_width, raddr_bit3})
                           <font color = "red">-6-</font>  
1531                         3'b1x_1  :
1532                         begin
1533                           nxt_prev_rdata_descr_rd     = rdata_pad[95:64];
           <font color = "red">                    ==></font>
1534                           nxt_prev_rdata_descr_rd_par = rdata_par_pad[11:8];
1535                         end
1536                         default  :
1537                         begin
1538                           nxt_prev_rdata_descr_rd     = rdata_pad[31:0];
           <font color = "red">                    ==></font>
1539                           nxt_prev_rdata_descr_rd_par = rdata_par_pad[3:0];
1540                         end
1541                       endcase
1542                     end
1543                   end
1544       
1545                   else
1546                   begin
1547                     nxt_rx_descr_resp_state  = DESCR_IDLE;
1548                     rx_descr_rd_resp[rx_rd_q_cnt] = 1'b1;
1549                     if (endian_swap)
                         <font color = "red">-7-</font>  
1550                     begin
1551                       casex ({dma_bus_width, raddr_bit3})
                           <font color = "red">-8-</font>  
1552                         3'b1x_0  :
1553                         begin
1554                           rx_descr_rd_fifo_in     = {2{rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120]}};
           <font color = "red">                    ==></font>
1555                           rx_descr_rd_fifo_in_par = {2{rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15]}};
1556                         end
1557                         3'b1x_1,
1558                         3'b01_x  :
1559                         begin
1560                           rx_descr_rd_fifo_in     = {2{rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56]}};
           <font color = "red">                    ==></font>
1561                           rx_descr_rd_fifo_in_par = {2{rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7]}};
1562                         end
1563                         default  :
1564                         begin
1565                           rx_descr_rd_fifo_in     = {2{rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24]}};
           <font color = "red">                    ==></font>
1566                           rx_descr_rd_fifo_in_par = {2{rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3]}};
1567                         end
1568                       endcase
1569                     end
1570                     else
1571                     begin
1572                       casex ({dma_bus_width, raddr_bit3})
                           <font color = "red">-9-</font>  
1573                         3'b1x_1  :
1574                         begin
1575                           rx_descr_rd_fifo_in     = {2{rdata_pad[95:64]}};
           <font color = "red">                    ==></font>
1576                           rx_descr_rd_fifo_in_par = {2{rdata_par_pad[11:8]}};
1577                         end
1578                         default  :
1579                         begin
1580                           rx_descr_rd_fifo_in     = {2{rdata_pad[31:0]}};
           <font color = "green">                    ==></font>
1581                           rx_descr_rd_fifo_in_par = {2{rdata_par_pad[3:0]}};
1582                         end
1583                       endcase
1584                     end
1585                   end
1586                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
1587               end
1588       
1589               default :
1590               begin
1591                 if (r_descr_rd && current_rx_queue_resp == rx_rd_q_cnt[3:0])
                     <font color = "red">-10-</font>  
1592                 begin
1593                   nxt_rx_descr_resp_state  = DESCR_IDLE;
1594                   rx_descr_rd_resp[rx_rd_q_cnt] = 1'b1;
1595                   if (endian_swap)
                       <font color = "red">-11-</font>  
1596                   begin
1597                     casex ({dma_bus_width, raddr_bit3})
                         <font color = "red">-12-</font>  
1598                       3'b1x_0  :
1599                       begin
1600                         rx_descr_rd_fifo_in     = {rdata_pad[103:96],rdata_pad[111:104],rdata_pad[119:112],rdata_pad[127:120],prev_rdata_descr_rd};
           <font color = "red">                  ==></font>
1601                         rx_descr_rd_fifo_in_par = {rdata_par_pad[12],rdata_par_pad[13],rdata_par_pad[14],rdata_par_pad[15],prev_rdata_descr_rd_par[3:0]};
1602                       end
1603                       3'b1x_1,
1604                       3'b01_x  :
1605                       begin
1606                         rx_descr_rd_fifo_in     = {rdata_pad[39:32],rdata_pad[47:40],rdata_pad[55:48],rdata_pad[63:56],prev_rdata_descr_rd};
           <font color = "red">                  ==></font>
1607                         rx_descr_rd_fifo_in_par = {rdata_par_pad[4],rdata_par_pad[5],rdata_par_pad[6],rdata_par_pad[7],prev_rdata_descr_rd_par[3:0]};
1608                       end
1609                       default  :
1610                       begin
1611                         rx_descr_rd_fifo_in     = {rdata_pad[7:0],rdata_pad[15:8],rdata_pad[23:16],rdata_pad[31:24],prev_rdata_descr_rd};
           <font color = "red">                  ==></font>
1612                         rx_descr_rd_fifo_in_par = {rdata_par_pad[0],rdata_par_pad[1],rdata_par_pad[2],rdata_par_pad[3],prev_rdata_descr_rd_par[3:0]};
1613                       end
1614                     endcase
1615                   end
1616                   else
1617                   begin
1618                     casex ({dma_bus_width, raddr_bit3})
                         <font color = "red">-13-</font>  
1619                       3'b1x_1  :
1620                       begin
1621                         rx_descr_rd_fifo_in     = {rdata_pad[95:64],prev_rdata_descr_rd};
           <font color = "red">                  ==></font>
1622                         rx_descr_rd_fifo_in_par = {rdata_par_pad[11:8],prev_rdata_descr_rd_par[3:0]};
1623                       end
1624                       default  :
1625                       begin
1626                         rx_descr_rd_fifo_in     = {rdata_pad[31:0],prev_rdata_descr_rd};
           <font color = "red">                  ==></font>
1627                         rx_descr_rd_fifo_in_par = {rdata_par_pad[3:0],prev_rdata_descr_rd_par[3:0]};
1628                       end
1629                     endcase
1630                   end
1631                 end
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>3'b1x0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>3'b1x1 3'b01x </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>3'b1x1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>3'b1x0 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>3'b1x1 3'b01x </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>3'b1x1 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>DESCR_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>3'b1x0 </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>3'b1x1 3'b01x </td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>3'b1x1 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1644             if  (~n_areset)
                 <font color = "green">-1-</font>  
1645             begin
1646               rx_descr_rd_state           <= RX_DESCR_RD_IDLE;
           <font color = "green">        ==></font>
1647               rx_descr_req_state          <= DESCR_IDLE;
1648               rx_descr_resp_state         <= DESCR_IDLE;
1649               rx_descr_ptr_req[rx_rd_q_cnt]   <= {p_awid_par{1'b0}};
1650               rx_descr_ptr_resp[rx_rd_q_cnt]  <= {p_awid_par{1'b0}};
1651               rx_descr_rd_req_cnt         <= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1652               rx_descr_rd_resp_cnt        <= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1653               block_rx_descr_rd_resps[rx_rd_q_cnt] <= 1'b0;
1654               prev_rdata_descr_rd         <= 32'h00000000;
1655               need_to_complete_descr_rd[rx_rd_q_cnt]   <= 1'b0;
1656             end
1657             else
1658             begin
1659               need_to_complete_descr_rd[rx_rd_q_cnt]   <= rx_descr_rd_req & arvalid & ~arready;
1660               if ((~enable_rx | flush_rx_rd_fifos) & ~need_to_complete_descr_rd[rx_rd_q_cnt] & ~(rx_descr_rd_req & ~arready))
                   <font color = "green">-2-</font>                               
1661               begin
1662                 rx_descr_ptr_req[rx_rd_q_cnt]   <= from_rx_dma_descr_arr[rx_rd_q_cnt];
           <font color = "green">          ==></font>
1663                 rx_descr_ptr_resp[rx_rd_q_cnt]  <= from_rx_dma_descr_arr[rx_rd_q_cnt];
1664               end
1665       
1666               else
1667               begin
1668                 rx_descr_ptr_req[rx_rd_q_cnt]  <= nxt_rx_descr_ptr_req[rx_rd_q_cnt];
           <font color = "green">          ==></font>
1669                 rx_descr_ptr_resp[rx_rd_q_cnt] <= nxt_rx_descr_ptr_resp[rx_rd_q_cnt];
1670               end
1671       
1672               if (~enable_rx & arready)
                   <font color = "green">-3-</font>  
1673               begin
1674                 rx_descr_rd_state           <= RX_DESCR_RD_IDLE;
           <font color = "green">          ==></font>
1675                 rx_descr_req_state          <= DESCR_IDLE;
1676                 rx_descr_resp_state         <= DESCR_IDLE;
1677                 rx_descr_rd_req_cnt         <= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1678                 rx_descr_rd_resp_cnt        <= {p_axi_rx_descr_rd_buff_bits+1{1'b0}};
1679                 block_rx_descr_rd_resps[rx_rd_q_cnt] <= 1'b0;
1680                 prev_rdata_descr_rd         <= 32'h00000000;
1681               end
1682               else
1683               begin
1684                 rx_descr_rd_state       <= nxt_rx_descr_rd_state;
1685                 rx_descr_req_state      <= nxt_rx_descr_req_state;
1686                 rx_descr_resp_state     <= nxt_rx_descr_resp_state;
1687       
1688                 prev_rdata_descr_rd     <= nxt_prev_rdata_descr_rd;
1689       
1690                 // Keep track of the number of descriptor requests issued and the number of responses collected
1691                 // The state machines above control when the requests are issued.  These can only happen when the
1692                 // fill level of the descriptor buffer is not full
1693                 // We need to stop issuing requests when the response to those requests willc ause the buffer to become full
1694                 // The number of requests to issue is therefore dependent on the fill level at the time we start requesting.
1695                 //
1696                 // Note that we can guarantee that we will not be requesting any new RX descriptors the cycle after
1697                 // the last response is returned.
1698                 //
1699                 if (rx_descr_rd_state == RX_DESCR_RD_IDLE)
                     <font color = "green">-4-</font>  
1700                 begin
1701                   // rather than set to the fill level, it might be better to use the pop signal from the buffer
1702                   // and decrement these counts (req_cnt shouldnt dec if rx_descr_rd_req_done is high)
1703                   rx_descr_rd_req_cnt     <= rx_descr_rd_fifo_fill_p_req_done[p_axi_rx_descr_rd_buff_bits:0];
           <font color = "green">            ==></font>
1704                   rx_descr_rd_resp_cnt    <= rx_descr_rd_fifo_fill[rx_rd_q_cnt];
1705                   block_rx_descr_rd_resps[rx_rd_q_cnt]<= 1'b0;
1706                 end
1707                 else
1708                 begin
1709                   if (rx_descr_rd_req_done)
                       <font color = "green">-5-</font>  
1710                     rx_descr_rd_req_cnt     <= rx_descr_rd_req_cnt + {{p_axi_rx_descr_rd_buff_bits{1'b0}},1'b1};
           <font color = "green">              ==></font>
                         MISSING_ELSE
           <font color = "green">              ==></font>
1711       
1712                   if (rx_descr_rd_resp[rx_rd_q_cnt])
                       <font color = "green">-6-</font>  
1713                   begin
1714                     rx_descr_rd_resp_cnt    <= rx_descr_rd_resp_cnt + {{p_axi_rx_descr_rd_buff_bits{1'b0}},1'b1};
1715                     if (rx_descr_wrap_bit_detected[rx_rd_q_cnt] | rx_descr_used_bit_detected[rx_rd_q_cnt])
                         <font color = "red">-7-</font>  
1716                       block_rx_descr_rd_resps[rx_rd_q_cnt]<= 1'b1;
           <font color = "red">                ==></font>
                           MISSING_ELSE
           <font color = "green">                ==></font>
1717                   end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1787             if (rx_descr_rd_resp[rx_rd_q_cnt] & ~rx_descr_used_bit_detected[rx_rd_q_cnt] & ~block_rx_descr_rd_resps[rx_rd_q_cnt] & current_rx_queue_resp == rx_rd_q_cnt[3:0])
                 <font color = "green">-1-</font>  
1788             begin
1789               if (rx_descr_wrap_bit_detected[rx_rd_q_cnt])
                   <font color = "red">-2-</font>  
1790                 nxt_rx_descr_ptr_resp[rx_rd_q_cnt]  = rx_base_addr_arr[rx_rd_q_cnt];
           <font color = "red">          ==></font>
1791               else
1792                 nxt_rx_descr_ptr_resp[rx_rd_q_cnt]  = rx_descr_ptr_resp_cur_inc[p_awid_par-1:0];
           <font color = "green">          ==></font>
1793             end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1795             if (rx_descr_rd_state == RX_DESCR_RD_WAIT_RESPS) // Cycle after the last response
                 <font color = "green">-1-</font>  
1796               nxt_rx_descr_ptr_req[rx_rd_q_cnt]  = rx_descr_ptr_resp[rx_rd_q_cnt];
           <font color = "green">        ==></font>
1797             else if (rx_descr_rd_req_done)
                      <font color = "green">-2-</font>  
1798               nxt_rx_descr_ptr_req[rx_rd_q_cnt]  = rx_descr_ptr_req_cur_inc[p_awid_par-1:0];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2264             if  (~n_areset)
                 <font color = "green">-1-</font>  
2265             begin
2266               rx_pkt_req_ctr_local <= 12'h000;
           <font color = "green">        ==></font>
2267             end
2268             else
2269             begin
2270               if (~enable_rx & awready)
                   <font color = "green">-2-</font>  
2271               begin
2272                 rx_pkt_req_ctr_local <= 12'h000;
           <font color = "green">          ==></font>
2273               end
2274               else
2275               begin
2276                 if (rsc_coalescing_ended & gv1_i == {{28{1'b0}},queue_ptr_rx_mod}) // RSC only
                     <font color = "red">-3-</font>  
2277                   rx_pkt_req_ctr_local <= 12'h000;
           <font color = "red">            ==></font>
2278                 else if (rx_descr_wr_fifo_dat_push & rx_eof_written_in & gv1_i == {{28{1'b0}},queue_ptr_rx_dph})
                          <font color = "green">-4-</font>                 
2279                   rx_pkt_req_ctr_local <= 12'h000;
           <font color = "green">            ==></font>
2280                 else if (rx_data_wr_req & aw_is_rx_data & ~awgrant_hold[0] & awvalid & gv1_i == {{28{1'b0}},queue_ptr_rx_aph})
                          <font color = "green">-5-</font>  
2281                   rx_pkt_req_ctr_local <= rx_pkt_req_ctr_local_p_len_passed_down[11:0];
           <font color = "green">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_edma_pbuf_axi_fe_rx">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
