OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__02_21_02/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__02_21_02/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__02_21_02/tmp/routing/19-fill.def
[INFO ODB-0128] Design: picorv32a
[INFO ODB-0130]     Created 411 pins.
[INFO ODB-0131]     Created 64858 components and 306317 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 246276 connections.
[INFO ODB-0133]     Created 17582 nets and 60000 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__02_21_02/tmp/routing/19-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   picorv32a
Die area:                 ( 0 0 ) ( 694540 705260 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     64858
Number of terminals:      411
Number of snets:          2
Number of nets:           17582

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
[INFO DRT-0164] Number of unique instances = 328.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 706178.
[INFO DRT-0033] mcon shape region query size = 756367.
[INFO DRT-0033] met1 shape region query size = 157115.
[INFO DRT-0033] via shape region query size = 5670.
[INFO DRT-0033] met2 shape region query size = 2477.
[INFO DRT-0033] via2 shape region query size = 4536.
[INFO DRT-0033] met3 shape region query size = 2468.
[INFO DRT-0033] via3 shape region query size = 4536.
[INFO DRT-0033] met4 shape region query size = 1193.
[INFO DRT-0033] via4 shape region query size = 41.
[INFO DRT-0033] met5 shape region query size = 59.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1290 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 320 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 18316 groups.
#scanned instances     = 64858
#unique  instances     = 328
#stdCellGenAp          = 9535
#stdCellValidPlanarAp  = 60
#stdCellValidViaAp     = 7363
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60000
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 358.81 (MB), peak = 380.43 (MB)
[INFO DRT-0151] Reading guide.
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     130274

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 100 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 102 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 49945.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 41386.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 21807.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 386.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 69.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 71821 vertical wires in 2 frboxes and 41772 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 13607 vertical wires in 2 frboxes and 17685 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 526.96 (MB), peak = 662.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 526.96 (MB), peak = 662.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:28, memory = 1214.66 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:55, memory = 2068.51 (MB).
    Completing 30% with 7857 violations.
    elapsed time = 00:01:10, memory = 2495.07 (MB).
    Completing 40% with 7857 violations.
    elapsed time = 00:01:45, memory = 2495.94 (MB).
    Completing 50% with 7857 violations.
    elapsed time = 00:02:17, memory = 2522.81 (MB).
    Completing 60% with 15222 violations.
    elapsed time = 00:02:46, memory = 2522.95 (MB).
    Completing 70% with 15222 violations.
    elapsed time = 00:03:13, memory = 2522.95 (MB).
    Completing 80% with 21746 violations.
    elapsed time = 00:03:39, memory = 2539.84 (MB).
    Completing 90% with 21746 violations.
    elapsed time = 00:04:15, memory = 2539.84 (MB).
    Completing 100% with 27878 violations.
    elapsed time = 00:04:49, memory = 2679.24 (MB).
[INFO DRT-0199]   Number of violations = 31167.
[INFO DRT-0267] cpu time = 00:09:33, elapsed time = 00:04:50, memory = 2679.45 (MB), peak = 2679.45 (MB)
Total wire length = 1054754 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 482846 um.
Total wire length on LAYER met2 = 513497 um.
Total wire length on LAYER met3 = 42778 um.
Total wire length on LAYER met4 = 15631 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 143194.
Up-via summary (total 143194):.

-------------------------
 FR_MASTERSLICE         0
            li1     59909
           met1     76022
           met2      6174
           met3      1089
           met4         0
-------------------------
                   143194


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 31167 violations.
    elapsed time = 00:00:28, memory = 2679.59 (MB).
    Completing 20% with 31167 violations.
    elapsed time = 00:00:55, memory = 2679.59 (MB).
    Completing 30% with 26935 violations.
    elapsed time = 00:01:13, memory = 2679.58 (MB).
    Completing 40% with 26935 violations.
    elapsed time = 00:01:43, memory = 2679.58 (MB).
    Completing 50% with 26935 violations.
    elapsed time = 00:02:15, memory = 2777.32 (MB).
    Completing 60% with 23782 violations.
    elapsed time = 00:02:40, memory = 2679.57 (MB).
    Completing 70% with 23782 violations.
    elapsed time = 00:03:05, memory = 2679.57 (MB).
    Completing 80% with 20542 violations.
    elapsed time = 00:03:27, memory = 2679.65 (MB).
    Completing 90% with 20542 violations.
    elapsed time = 00:03:58, memory = 2679.65 (MB).
    Completing 100% with 17297 violations.
    elapsed time = 00:04:26, memory = 2679.65 (MB).
[INFO DRT-0199]   Number of violations = 17297.
[INFO DRT-0267] cpu time = 00:08:46, elapsed time = 00:04:27, memory = 2679.65 (MB), peak = 2880.59 (MB)
Total wire length = 1050087 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 475361 um.
Total wire length on LAYER met2 = 508678 um.
Total wire length on LAYER met3 = 48268 um.
Total wire length on LAYER met4 = 17779 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 143972.
Up-via summary (total 143972):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     75923
           met2      6809
           met3      1358
           met4         0
-------------------------
                   143972


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 17297 violations.
    elapsed time = 00:00:24, memory = 2679.65 (MB).
    Completing 20% with 17297 violations.
    elapsed time = 00:00:53, memory = 2679.65 (MB).
    Completing 30% with 17414 violations.
    elapsed time = 00:01:08, memory = 2679.65 (MB).
    Completing 40% with 17414 violations.
    elapsed time = 00:01:36, memory = 2679.65 (MB).
    Completing 50% with 17414 violations.
    elapsed time = 00:02:05, memory = 2679.65 (MB).
    Completing 60% with 17080 violations.
    elapsed time = 00:02:27, memory = 2704.91 (MB).
    Completing 70% with 17080 violations.
    elapsed time = 00:02:57, memory = 2704.91 (MB).
    Completing 80% with 17233 violations.
    elapsed time = 00:03:22, memory = 2705.04 (MB).
    Completing 90% with 17233 violations.
    elapsed time = 00:03:48, memory = 2705.04 (MB).
    Completing 100% with 16775 violations.
    elapsed time = 00:04:16, memory = 2705.09 (MB).
[INFO DRT-0199]   Number of violations = 16775.
[INFO DRT-0267] cpu time = 00:08:25, elapsed time = 00:04:16, memory = 2705.09 (MB), peak = 2880.59 (MB)
Total wire length = 1048553 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 475145 um.
Total wire length on LAYER met2 = 507256 um.
Total wire length on LAYER met3 = 48195 um.
Total wire length on LAYER met4 = 17956 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 143857.
Up-via summary (total 143857):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     75552
           met2      6956
           met3      1467
           met4         0
-------------------------
                   143857


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 16775 violations.
    elapsed time = 00:00:27, memory = 2705.09 (MB).
    Completing 20% with 16775 violations.
    elapsed time = 00:00:56, memory = 2705.09 (MB).
    Completing 30% with 13524 violations.
    elapsed time = 00:01:09, memory = 2679.62 (MB).
    Completing 40% with 13524 violations.
    elapsed time = 00:01:45, memory = 2679.70 (MB).
    Completing 50% with 13524 violations.
    elapsed time = 00:02:11, memory = 2679.70 (MB).
    Completing 60% with 9915 violations.
    elapsed time = 00:02:40, memory = 2679.70 (MB).
    Completing 70% with 9915 violations.
    elapsed time = 00:03:04, memory = 2679.70 (MB).
    Completing 80% with 6757 violations.
    elapsed time = 00:03:24, memory = 2694.65 (MB).
    Completing 90% with 6757 violations.
    elapsed time = 00:03:56, memory = 2694.65 (MB).
    Completing 100% with 3396 violations.
    elapsed time = 00:04:20, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 3396.
[INFO DRT-0267] cpu time = 00:08:32, elapsed time = 00:04:21, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046751 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 426906 um.
Total wire length on LAYER met2 = 494926 um.
Total wire length on LAYER met3 = 93986 um.
Total wire length on LAYER met4 = 30893 um.
Total wire length on LAYER met5 = 37 um.
Total number of vias = 150045.
Up-via summary (total 150045):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76249
           met2     11401
           met3      2511
           met4         2
-------------------------
                   150045


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 3396 violations.
    elapsed time = 00:00:09, memory = 2694.90 (MB).
    Completing 20% with 3396 violations.
    elapsed time = 00:00:13, memory = 2694.90 (MB).
    Completing 30% with 2436 violations.
    elapsed time = 00:00:24, memory = 2694.90 (MB).
    Completing 40% with 2436 violations.
    elapsed time = 00:00:30, memory = 2694.90 (MB).
    Completing 50% with 2436 violations.
    elapsed time = 00:00:41, memory = 2694.90 (MB).
    Completing 60% with 1786 violations.
    elapsed time = 00:00:57, memory = 2694.90 (MB).
    Completing 70% with 1786 violations.
    elapsed time = 00:01:01, memory = 2694.90 (MB).
    Completing 80% with 1129 violations.
    elapsed time = 00:01:07, memory = 2694.90 (MB).
    Completing 90% with 1129 violations.
    elapsed time = 00:01:11, memory = 2694.90 (MB).
    Completing 100% with 464 violations.
    elapsed time = 00:01:18, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 464.
[INFO DRT-0267] cpu time = 00:02:22, elapsed time = 00:01:18, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046416 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423790 um.
Total wire length on LAYER met2 = 493563 um.
Total wire length on LAYER met3 = 96769 um.
Total wire length on LAYER met4 = 32213 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150026.
Up-via summary (total 150026):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76136
           met2     11453
           met3      2551
           met4         4
-------------------------
                   150026


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 464 violations.
    elapsed time = 00:00:01, memory = 2694.90 (MB).
    Completing 20% with 464 violations.
    elapsed time = 00:00:04, memory = 2694.90 (MB).
    Completing 30% with 397 violations.
    elapsed time = 00:00:09, memory = 2694.90 (MB).
    Completing 40% with 397 violations.
    elapsed time = 00:00:11, memory = 2694.90 (MB).
    Completing 50% with 397 violations.
    elapsed time = 00:00:13, memory = 2694.90 (MB).
    Completing 60% with 338 violations.
    elapsed time = 00:00:15, memory = 2694.90 (MB).
    Completing 70% with 338 violations.
    elapsed time = 00:00:16, memory = 2694.90 (MB).
    Completing 80% with 89 violations.
    elapsed time = 00:00:19, memory = 2694.90 (MB).
    Completing 90% with 89 violations.
    elapsed time = 00:00:19, memory = 2694.90 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:21, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 51.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:21, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423572 um.
Total wire length on LAYER met2 = 493438 um.
Total wire length on LAYER met3 = 96915 um.
Total wire length on LAYER met4 = 32361 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150063.
Up-via summary (total 150063):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76166
           met2     11461
           met3      2550
           met4         4
-------------------------
                   150063


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:01, memory = 2694.90 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:01, memory = 2694.90 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:02, memory = 2694.90 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:02, memory = 2694.90 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:02, memory = 2694.90 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:02, memory = 2694.90 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:02, memory = 2694.90 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 2694.90 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:03, memory = 2694.90 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:03, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 2.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046346 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423467 um.
Total wire length on LAYER met2 = 493290 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150068.
Up-via summary (total 150068):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76160
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150068


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2694.90 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2694.90 (MB), peak = 2880.59 (MB)
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0198] Complete detail routing.
Total wire length = 1046325 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 423449 um.
Total wire length on LAYER met2 = 493286 um.
Total wire length on LAYER met3 = 97010 um.
Total wire length on LAYER met4 = 32499 um.
Total wire length on LAYER met5 = 79 um.
Total number of vias = 150065.
Up-via summary (total 150065):.

-------------------------
 FR_MASTERSLICE         0
            li1     59882
           met1     76157
           met2     11470
           met3      2552
           met4         4
-------------------------
                   150065


[INFO DRT-0267] cpu time = 00:38:23, elapsed time = 00:19:40, memory = 2694.90 (MB), peak = 2880.59 (MB)

[INFO DRT-0180] Post processing.
Saving to /openlane/designs/current/runs/RUN__2022_06_04__02_21_02/results/routing/picorv32a.def
