{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731029033184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731029033184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 22:23:52 2024 " "Processing started: Thu Nov 07 22:23:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731029033184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731029033184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731029033185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731029034764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../src/ula.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/bit4_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/bit4_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4_adder " "Found entity 1: bit4_adder" {  } { { "../src/bit4_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/bit4_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/mux2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/mux2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x2 " "Found entity 1: mux2x2" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../src/mux2x1.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/full_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/half_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/migue/onedrive/documentos/lab5/src/flag_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/migue/onedrive/documentos/lab5/src/flag_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_circuit " "Found entity 1: flag_circuit" {  } { { "../src/flag_circuit.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/flag_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731029035703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731029035703 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 full_adder.v(13) " "Verilog HDL Implicit Net warning at full_adder.v(13): created implicit net for \"c1\"" {  } { { "../src/full_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/full_adder.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731029035738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2 full_adder.v(14) " "Verilog HDL Implicit Net warning at full_adder.v(14): created implicit net for \"c2\"" {  } { { "../src/full_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/full_adder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731029035755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731029036522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:M1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:M1\"" {  } { { "../src/ula.v" "M1" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029036733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4_adder bit4_adder:BI " "Elaborating entity \"bit4_adder\" for hierarchy \"bit4_adder:BI\"" {  } { { "../src/ula.v" "BI" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029036820 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_out bit4_adder.v(6) " "Output port \"carry_out\" at bit4_adder.v(6) has no driver" {  } { { "../src/bit4_adder.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/bit4_adder.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1731029036850 "|ula|bit4_adder:BI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder bit4_adder:BI\|full_adder:U1 " "Elaborating entity \"full_adder\" for hierarchy \"bit4_adder:BI\|full_adder:U1\"" {  } { { "../src/bit4_adder.v" "U1" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/bit4_adder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029036852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder bit4_adder:BI\|full_adder:U1\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"bit4_adder:BI\|full_adder:U1\|half_adder:HA1\"" {  } { { "../src/full_adder.v" "HA1" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/full_adder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029036933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x2 mux2x2:MM " "Elaborating entity \"mux2x2\" for hierarchy \"mux2x2:MM\"" {  } { { "../src/ula.v" "MM" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029037138 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux2x2.v(11) " "Verilog HDL Always Construct warning at mux2x2.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731029037181 "|ula|mux2x2:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux2x2.v(16) " "Inferred latch for \"out\[0\]\" at mux2x2.v(16)" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731029037182 "|ula|mux2x2:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux2x2.v(16) " "Inferred latch for \"out\[1\]\" at mux2x2.v(16)" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731029037182 "|ula|mux2x2:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux2x2.v(16) " "Inferred latch for \"out\[2\]\" at mux2x2.v(16)" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731029037182 "|ula|mux2x2:MM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux2x2.v(16) " "Inferred latch for \"out\[3\]\" at mux2x2.v(16)" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731029037182 "|ula|mux2x2:MM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_circuit flag_circuit:FLC " "Elaborating entity \"flag_circuit\" for hierarchy \"flag_circuit:FLC\"" {  } { { "../src/ula.v" "FLC" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731029037186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2x2:MM\|out\[0\] " "LATCH primitive \"mux2x2:MM\|out\[0\]\" is permanently enabled" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1731029039772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2x2:MM\|out\[1\] " "LATCH primitive \"mux2x2:MM\|out\[1\]\" is permanently enabled" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1731029039772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2x2:MM\|out\[2\] " "LATCH primitive \"mux2x2:MM\|out\[2\]\" is permanently enabled" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1731029039772 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux2x2:MM\|out\[3\] " "LATCH primitive \"mux2x2:MM\|out\[3\]\" is permanently enabled" {  } { { "../src/mux2x2.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/mux2x2.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1731029039773 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "N GND " "Pin \"N\" is stuck at GND" {  } { { "../src/ula.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731029040926 "|ula|N"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "../src/ula.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731029040926 "|ula|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "V VCC " "Pin \"V\" is stuck at VCC" {  } { { "../src/ula.v" "" { Text "C:/Users/migue/OneDrive/Documentos/lab5/src/ula.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731029040926 "|ula|V"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731029040926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731029041270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731029043409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731029043409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731029045208 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731029045208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731029045208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731029045208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731029045361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 22:24:05 2024 " "Processing ended: Thu Nov 07 22:24:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731029045361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731029045361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731029045361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731029045361 ""}
