<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d.html">Component : ALT_ECC_NAND</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[13:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[21:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23:22] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[29:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31:30] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp20a5fa53d1ed71b1b2ccdd5c7a1669c3"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8d14cd58494aa6a41c82fe3a8ce63419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga8d14cd58494aa6a41c82fe3a8ce63419">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8d14cd58494aa6a41c82fe3a8ce63419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f96d2a6837c3c822a734e6aefab8af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga6f96d2a6837c3c822a734e6aefab8af5">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga6f96d2a6837c3c822a734e6aefab8af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230aeb8b4c5532cec30fe5308298160e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga230aeb8b4c5532cec30fe5308298160e">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga230aeb8b4c5532cec30fe5308298160e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655dd48efeeab3df166551b64381216f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga655dd48efeeab3df166551b64381216f">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:ga655dd48efeeab3df166551b64381216f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb8d7bcea7f77a10a4802d4a5ea5b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3fb8d7bcea7f77a10a4802d4a5ea5b02">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga3fb8d7bcea7f77a10a4802d4a5ea5b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efdbcdda7a5125b5da331f94687ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9efdbcdda7a5125b5da331f94687ab2c">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9efdbcdda7a5125b5da331f94687ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5226cb9236f9e1b8b7e2ef3aa815c293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5226cb9236f9e1b8b7e2ef3aa815c293">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga5226cb9236f9e1b8b7e2ef3aa815c293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991fb02b146793e920d13313798351bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga991fb02b146793e920d13313798351bb">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:ga991fb02b146793e920d13313798351bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8c95d305fd0690fbdc911777d14d5c84"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga75e9e2db6461e0d010353d68ba45e323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga75e9e2db6461e0d010353d68ba45e323">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga75e9e2db6461e0d010353d68ba45e323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3c3441c578815b8d23b85444a5be21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaba3c3441c578815b8d23b85444a5be21">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaba3c3441c578815b8d23b85444a5be21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3f521585b46c98095e3a034b2ec59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaecf3f521585b46c98095e3a034b2ec59">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaecf3f521585b46c98095e3a034b2ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c22673228c243159361f906a36c4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga31c22673228c243159361f906a36c4d3">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00003f00</td></tr>
<tr class="separator:ga31c22673228c243159361f906a36c4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc369ef63c8a3eb11ad2498ff30a8654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gafc369ef63c8a3eb11ad2498ff30a8654">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffc0ff</td></tr>
<tr class="separator:gafc369ef63c8a3eb11ad2498ff30a8654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd77758c8a97483c960189579f9471c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7cd77758c8a97483c960189579f9471c">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7cd77758c8a97483c960189579f9471c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a20f86668d4626690c479f180913fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac0a20f86668d4626690c479f180913fd">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gac0a20f86668d4626690c479f180913fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21824dc26701cec9f880dc22bfef95b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga21824dc26701cec9f880dc22bfef95b6">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td></tr>
<tr class="separator:ga21824dc26701cec9f880dc22bfef95b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp13f8b2f71f93b76d352619099691f07d"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab83a0c65e6c7205a25313dbde00d7f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gab83a0c65e6c7205a25313dbde00d7f7a">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab83a0c65e6c7205a25313dbde00d7f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36aa7c56b400b892afe729016bd8b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa36aa7c56b400b892afe729016bd8b12">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaa36aa7c56b400b892afe729016bd8b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee283bca8568dc08d9ec7b9e1860d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaaee283bca8568dc08d9ec7b9e1860d5a">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaaee283bca8568dc08d9ec7b9e1860d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282197a20f4f44fcac8c07f7ea911f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga282197a20f4f44fcac8c07f7ea911f68">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x003f0000</td></tr>
<tr class="separator:ga282197a20f4f44fcac8c07f7ea911f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6257f5e15dbfb69afee901c615a4bac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga6257f5e15dbfb69afee901c615a4bac5">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xffc0ffff</td></tr>
<tr class="separator:ga6257f5e15dbfb69afee901c615a4bac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d85a4d748b34f0e4cad814a20dfcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga18d85a4d748b34f0e4cad814a20dfcf9">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga18d85a4d748b34f0e4cad814a20dfcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8ac68febd203860a4004cd2f78a572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3f8ac68febd203860a4004cd2f78a572">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x003f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga3f8ac68febd203860a4004cd2f78a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1580346519cd093e0bec6355e3443d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1580346519cd093e0bec6355e3443d9f">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x003f0000)</td></tr>
<tr class="separator:ga1580346519cd093e0bec6355e3443d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5490bd82068408b1199659936b23ce83"></a><a class="anchor" id="ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9a48d757b53dc1b19bcd206c939b269a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9a48d757b53dc1b19bcd206c939b269a">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9a48d757b53dc1b19bcd206c939b269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392329e80293ffea35168243b878cab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga392329e80293ffea35168243b878cab7">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga392329e80293ffea35168243b878cab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c471777444086554eb40eaf1f2365cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7c471777444086554eb40eaf1f2365cd">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga7c471777444086554eb40eaf1f2365cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae95a5d993af53faf24d3a760759e3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaae95a5d993af53faf24d3a760759e3a7">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x3f000000</td></tr>
<tr class="separator:gaae95a5d993af53faf24d3a760759e3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5602558c7b844f757a71ad6f285606d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5602558c7b844f757a71ad6f285606d5">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0xc0ffffff</td></tr>
<tr class="separator:ga5602558c7b844f757a71ad6f285606d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4200781d1f8e5ddbec8fadf3cbdc0dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga4200781d1f8e5ddbec8fadf3cbdc0dc6">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4200781d1f8e5ddbec8fadf3cbdc0dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7bbe810f112bc903a255ec323ec423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga8a7bbe810f112bc903a255ec323ec423">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga8a7bbe810f112bc903a255ec323ec423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d31731906aa3181f995c40e8bfa7298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5d31731906aa3181f995c40e8bfa7298">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td></tr>
<tr class="separator:ga5d31731906aa3181f995c40e8bfa7298"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadd38d1ec32aefef938b8c68ab7cc1e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gadd38d1ec32aefef938b8c68ab7cc1e76">ALT_ECC_NAND_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gadd38d1ec32aefef938b8c68ab7cc1e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729254edf9f5ad2c582b98053687e57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga729254edf9f5ad2c582b98053687e57d">ALT_ECC_NAND_ECC_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga729254edf9f5ad2c582b98053687e57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7974836c7a1fded61f9f9b217552df57"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7974836c7a1fded61f9f9b217552df57">ALT_ECC_NAND_ECC_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:ga7974836c7a1fded61f9f9b217552df57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NAND_ECC_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a51ec4bc7f06364c689b72f3d4bd6dd81"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2fd175f822288c07159a866da7103393"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1b6c2749ca7d71b65365c7a850e9df5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac46e8707f8332f7524bcecb59b524906"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad49a64c241d532bb2766b6d668da97a7"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a15e5b258fb3e595f13c0fff4076aacc3"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afdf7d55b428090124a8c86c83e1bd3e3"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab884bedbf067557a0dc86b4a37ae3029"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga8d14cd58494aa6a41c82fe3a8ce63419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f96d2a6837c3c822a734e6aefab8af5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga230aeb8b4c5532cec30fe5308298160e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga655dd48efeeab3df166551b64381216f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3fb8d7bcea7f77a10a4802d4a5ea5b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9efdbcdda7a5125b5da331f94687ab2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5226cb9236f9e1b8b7e2ef3aa815c293"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga991fb02b146793e920d13313798351bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga75e9e2db6461e0d010353d68ba45e323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba3c3441c578815b8d23b85444a5be21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecf3f521585b46c98095e3a034b2ec59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga31c22673228c243159361f906a36c4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00003f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafc369ef63c8a3eb11ad2498ff30a8654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffffc0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7cd77758c8a97483c960189579f9471c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0a20f86668d4626690c479f180913fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00003f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga21824dc26701cec9f880dc22bfef95b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00003f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab83a0c65e6c7205a25313dbde00d7f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa36aa7c56b400b892afe729016bd8b12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaee283bca8568dc08d9ec7b9e1860d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga282197a20f4f44fcac8c07f7ea911f68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x003f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6257f5e15dbfb69afee901c615a4bac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xffc0ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga18d85a4d748b34f0e4cad814a20dfcf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f8ac68febd203860a4004cd2f78a572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x003f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1580346519cd093e0bec6355e3443d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x003f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9a48d757b53dc1b19bcd206c939b269a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga392329e80293ffea35168243b878cab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c471777444086554eb40eaf1f2365cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae95a5d993af53faf24d3a760759e3a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x3f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5602558c7b844f757a71ad6f285606d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0xc0ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4200781d1f8e5ddbec8fadf3cbdc0dc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8a7bbe810f112bc903a255ec323ec423"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x3f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5d31731906aa3181f995c40e8bfa7298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x3f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_NAND_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadd38d1ec32aefef938b8c68ab7cc1e76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga729254edf9f5ad2c582b98053687e57d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NAND_ECC_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7974836c7a1fded61f9f9b217552df57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NAND_ECC_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7974836c7a1fded61f9f9b217552df57">ALT_ECC_NAND_ECC_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NAND_ECC_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
