// Seed: 3149604105
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [1 : 1] id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri id_7,
    output wand id_8
);
  wire id_10;
  xnor primCall (id_0, id_7, id_2, id_1, id_3);
  always @(negedge 1) $clog2(20);
  ;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
