{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 20:38:02 2014 " "Info: Processing started: Sat Apr 26 20:38:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic -c iic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iic -c iic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file iic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iic-behave " "Info: Found design unit 1: iic-behave" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 iic " "Info: Found entity 1: iic" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic " "Info: Elaborating entity \"iic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key iic.vhd(114) " "Warning (10492): VHDL Process Statement warning at iic.vhd(114): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data iic.vhd(106) " "Warning (10631): VHDL Process Statement warning at iic.vhd(106): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_address iic.vhd(106) " "Warning (10631): VHDL Process Statement warning at iic.vhd(106): inferring latch(es) for signal or variable \"bit_address\", which holds its previous value in one or more paths through the process" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[1\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[1\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[2\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[2\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[3\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[3\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[4\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[4\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[5\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[5\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[6\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[6\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[7\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[7\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_address\[8\] iic.vhd(106) " "Info (10041): Inferred latch for \"bit_address\[8\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[1\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[2\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[3\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] iic.vhd(106) " "Info (10041): Inferred latch for \"data\[4\]\" at iic.vhd(106)" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Warning: Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"scl\" is moved to its source" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 111 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "scl~synth " "Warning: Node \"scl~synth\"" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_duan\[7\] VCC " "Warning (13410): Pin \"seg_duan\[7\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[2\] VCC " "Warning (13410): Pin \"seg_wei\[2\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[3\] VCC " "Warning (13410): Pin \"seg_wei\[3\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[4\] VCC " "Warning (13410): Pin \"seg_wei\[4\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[5\] VCC " "Warning (13410): Pin \"seg_wei\[5\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[6\] VCC " "Warning (13410): Pin \"seg_wei\[6\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg_wei\[7\] VCC " "Warning (13410): Pin \"seg_wei\[7\]\" is stuck at VCC" {  } { { "iic.vhd" "" { Text "G:/外接项目/基于FPGA的I2C控制器设计/project/iic/iic.vhd" 486 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Info: Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Info: Implemented 374 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 20:38:16 2014 " "Info: Processing ended: Sat Apr 26 20:38:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
