$date
	Wed Jul  1 18:44:24 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tester $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$scope module test $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$upscope $end
$scope module pegado $end
$var wire 1 ! clk $end
$var wire 37 % inputReg_EX_MEM [36:0] $end
$var wire 47 & inputReg_ID_EX [46:0] $end
$var wire 26 ' inputReg_IF_ID [25:0] $end
$var wire 11 ( inputReg_MEM_WB [10:0] $end
$var wire 37 ) outReg_EX_MEM [36:0] $end
$var wire 8 * outReg_EX_MEM_AluResult_EX [7:0] $end
$var wire 3 + outReg_EX_MEM_ControlAcum_EX [2:0] $end
$var wire 2 , outReg_EX_MEM_MemControl_EX [1:0] $end
$var wire 37 - outReg_EX_MEM_bar [36:0] $end
$var wire 10 . outReg_EX_MEM_wBrDir_EX [9:0] $end
$var wire 6 / outReg_EX_MEM_wInstr_EX [5:0] $end
$var wire 47 0 outReg_ID_EX [46:0] $end
$var wire 8 1 outReg_ID_EX_AcumA_ID [7:0] $end
$var wire 8 2 outReg_ID_EX_AcumB_ID [7:0] $end
$var wire 10 3 outReg_ID_EX_BrDir_ID [9:0] $end
$var wire 8 4 outReg_ID_EX_Constant_ID [7:0] $end
$var wire 3 5 outReg_ID_EX_ControlAcum_ID [2:0] $end
$var wire 2 6 outReg_ID_EX_MemControl_ID [1:0] $end
$var wire 6 7 outReg_ID_EX_Operation_ID [5:0] $end
$var wire 2 8 outReg_ID_EX_OutSelMux_ID [1:0] $end
$var wire 47 9 outReg_ID_EX_bar [46:0] $end
$var wire 26 : outReg_IF_ID [25:0] $end
$var wire 16 ; outReg_IF_ID_FetchedInstr [15:0] $end
$var wire 10 < outReg_IF_ID_NewPC [9:0] $end
$var wire 26 = outReg_IF_ID_bar [25:0] $end
$var wire 11 > outReg_MEM_WB [10:0] $end
$var wire 3 ? outReg_MEM_WB_ControlAcum_MEM [2:0] $end
$var wire 16 @ outReg_MEM_WB_DataToWB_MEM [15:0] $end
$var wire 11 A outReg_MEM_WB_bar [10:0] $end
$var wire 1 B regEnable $end
$var wire 1 " reset $end
$var wire 8 C wAcumA_ID [7:0] $end
$var wire 8 D wAcumB_ID [7:0] $end
$var wire 8 E wAluResult_EX [7:0] $end
$var wire 10 F wBrDir_EX [9:0] $end
$var wire 10 G wBrDir_ID [9:0] $end
$var wire 10 H wBrDir_IF [9:0] $end
$var wire 1 I wBrTaken_EX $end
$var wire 1 J wBrTaken_IF $end
$var wire 8 K wConstant_ID [7:0] $end
$var wire 3 L wControlAcum_EX [2:0] $end
$var wire 3 M wControlAcum_ID [2:0] $end
$var wire 3 N wControlAcum_ID_WB [2:0] $end
$var wire 3 O wControlAcum_MEM [2:0] $end
$var wire 8 P wDataToWB_MEM [7:0] $end
$var wire 8 Q wData_WB [7:0] $end
$var wire 16 R wFetchedInst_IF [15:0] $end
$var wire 6 S wInstr_EX [5:0] $end
$var wire 2 T wMemControl_EX [1:0] $end
$var wire 2 U wMemControl_ID [1:0] $end
$var wire 10 V wNewPC_IF [9:0] $end
$var wire 6 W wOperation_ID [5:0] $end
$var wire 2 X wOutSelMux_ID [1:0] $end
$var wire 1 Y wStall $end
$scope module etapa1 $end
$var wire 1 ! clk $end
$var wire 1 B enable $end
$var wire 10 Z iBr_dir [9:0] $end
$var wire 1 J iBr_taken $end
$var wire 16 [ oFetchedInst [15:0] $end
$var wire 10 \ oNew_pc [9:0] $end
$var wire 1 " reset $end
$var wire 10 ] wPc_pointer [9:0] $end
$scope module pcIF $end
$var wire 1 ! clk $end
$var wire 1 B enable $end
$var wire 10 ^ iBr_dir [9:0] $end
$var wire 1 J iBr_taken $end
$var wire 1 " reset $end
$var reg 10 _ oNew_pc [9:0] $end
$var reg 10 ` oPc_pointer [9:0] $end
$upscope $end
$scope module instructMem $end
$var wire 10 a iDir [9:0] $end
$var reg 16 b oInstruc [15:0] $end
$var reg 10 c rClear [9:0] $end
$upscope $end
$upscope $end
$scope module registro_IF_ID $end
$var wire 1 ! clk $end
$var wire 1 d clr $end
$var wire 1 B enable $end
$var wire 26 e in [25:0] $end
$var reg 26 f out [25:0] $end
$var reg 26 g out_bar [25:0] $end
$upscope $end
$scope module etapa2 $end
$var wire 10 h branchDir [9:0] $end
$var wire 8 i constant [7:0] $end
$var wire 3 j controlAcum_ID [2:0] $end
$var wire 3 k controlAcum_WB [2:0] $end
$var wire 8 l data [7:0] $end
$var wire 16 m instr [15:0] $end
$var wire 2 n memControl [1:0] $end
$var wire 10 o newPC [9:0] $end
$var wire 6 p operation [5:0] $end
$var wire 2 q outSelMux [1:0] $end
$var wire 8 r salidaAcumA [7:0] $end
$var wire 8 s salidaAcumB [7:0] $end
$scope module acumuladores $end
$var wire 3 t control [2:0] $end
$var wire 8 u data [7:0] $end
$var reg 8 v salidaAcumA [7:0] $end
$var reg 8 w salidaAcumB [7:0] $end
$upscope $end
$scope module decodificador $end
$var wire 8 x constant [7:0] $end
$var wire 16 y instr [15:0] $end
$var wire 6 z instrDecod [5:0] $end
$var wire 10 { instrInfo [9:0] $end
$var wire 10 | newPC [9:0] $end
$var wire 6 } operation [5:0] $end
$var wire 6 ~ saltoRel [5:0] $end
$var reg 10 !" branchDir [9:0] $end
$var reg 3 "" controlAcum [2:0] $end
$var reg 2 #" memControl [1:0] $end
$var reg 2 $" outSelMux [1:0] $end
$upscope $end
$upscope $end
$scope module registro_ID_EX $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 B enable $end
$var wire 47 %" in [46:0] $end
$var reg 47 &" out [46:0] $end
$var reg 47 '" out_bar [46:0] $end
$upscope $end
$scope module etapa3 $end
$var wire 8 (" ALU_OP_loadA [7:0] $end
$var wire 8 )" ALU_OP_loadB [7:0] $end
$var wire 8 *" HZDresult [7:0] $end
$var wire 8 +" HZDresult_bar [7:0] $end
$var wire 1 ! aluClk $end
$var wire 1 " aluReset $end
$var wire 10 ," branchDir_EX [9:0] $end
$var wire 10 -" branchDir_ID [9:0] $end
$var wire 1 I branchTaken $end
$var wire 1 ." exeHazardA $end
$var wire 1 /" exeHazardB $end
$var wire 8 0" iAcumA [7:0] $end
$var wire 8 1" iAcumB [7:0] $end
$var wire 6 2" iAluInstSel [5:0] $end
$var wire 8 3" iAluOper1 [7:0] $end
$var wire 8 4" iAluOper2 [7:0] $end
$var wire 8 5" iConst [7:0] $end
$var wire 3 6" iControlAcum_ID [2:0] $end
$var wire 2 7" iMemControl_ID [1:0] $end
$var wire 8 8" loadMemHzd [7:0] $end
$var wire 1 9" loadhazardA $end
$var wire 1 :" loadhazardB $end
$var wire 8 ;" oAluData [7:0] $end
$var wire 3 <" oControlAcum_EX [2:0] $end
$var wire 6 =" oInstr_EX [5:0] $end
$var wire 2 >" oMemControl_EX [1:0] $end
$var wire 6 ?" oldInstr_EX [5:0] $end
$var wire 6 @" oldInstr_EX_bar [5:0] $end
$var wire 1 A" oldStall $end
$var wire 1 B" oldStall_bar $end
$var wire 2 C" outSelMuxExe [1:0] $end
$var wire 8 D" realAluOp1 [7:0] $end
$var wire 8 E" realAluOp2 [7:0] $end
$var reg 1 F" stall $end
$scope module regEXEHazards $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 G" enable $end
$var wire 6 H" in [5:0] $end
$var reg 6 I" out [5:0] $end
$var reg 6 J" out_bar [5:0] $end
$upscope $end
$scope module regRESHazard $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 K" enable $end
$var wire 8 L" in [7:0] $end
$var reg 8 M" out [7:0] $end
$var reg 8 N" out_bar [7:0] $end
$upscope $end
$scope module regStall $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 O" enable $end
$var wire 1 Y in $end
$var reg 1 P" out $end
$var reg 1 Q" out_bar $end
$upscope $end
$scope module aluEx $end
$var wire 6 R" iAluInstSel [5:0] $end
$var wire 8 S" iAluOper1 [7:0] $end
$var wire 8 T" iAluOper2 [7:0] $end
$var wire 6 U" sReg [5:0] $end
$var reg 1 V" BAN $end
$var reg 1 W" BAZ $end
$var reg 1 X" BBN $end
$var reg 1 Y" BBZ $end
$var reg 1 Z" BCA $end
$var reg 1 [" BCB $end
$var reg 1 \" branchTaken $end
$var reg 8 ]" oAluData [7:0] $end
$upscope $end
$upscope $end
$scope module registro_EX_MEM $end
$var wire 1 ! clk $end
$var wire 1 ^" clr $end
$var wire 1 B enable $end
$var wire 37 _" in [36:0] $end
$var reg 37 `" out [36:0] $end
$var reg 37 a" out_bar [36:0] $end
$upscope $end
$scope module etapa4 $end
$var wire 10 b" iAddresReadNWrite [9:0] $end
$var wire 8 c" iAluDataEX [7:0] $end
$var wire 3 d" iControlAcum_EX [2:0] $end
$var wire 6 e" iInstr_EX [5:0] $end
$var wire 2 f" iOutMemSelect [1:0] $end
$var wire 1 ! memClk $end
$var wire 1 g" memHazard $end
$var wire 1 " memReset $end
$var wire 3 h" oControlAcum_MEM [2:0] $end
$var wire 8 i" oDataRamRead [7:0] $end
$var wire 8 j" oDataToWB [7:0] $end
$var wire 8 k" oldDataToWB [7:0] $end
$var wire 8 l" oldDataToWB_bar [7:0] $end
$var wire 6 m" oldInstr_MEM [5:0] $end
$var wire 6 n" oldInstr_MEM_bar [5:0] $end
$var wire 8 o" wDataMemIn [7:0] $end
$scope module regMemHazard $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 p" enable $end
$var wire 6 q" in [5:0] $end
$var reg 6 r" out [5:0] $end
$var reg 6 s" out_bar [5:0] $end
$upscope $end
$scope module regDataToWBHazard $end
$var wire 1 ! clk $end
$var wire 1 " clr $end
$var wire 1 t" enable $end
$var wire 8 u" in [7:0] $end
$var reg 8 v" out [7:0] $end
$var reg 8 w" out_bar [7:0] $end
$upscope $end
$scope module DATA_MEM $end
$var wire 1 ! clk $end
$var wire 8 x" iDataMemIn [7:0] $end
$var wire 10 y" iReadDataAddress [9:0] $end
$var wire 10 z" iWriteDataAddress [9:0] $end
$var wire 1 {" iWriteDataEnable $end
$var wire 1 |" memEnable $end
$var reg 8 }" oDataMemOut [7:0] $end
$upscope $end
$upscope $end
$scope module registro_MEM_WB $end
$var wire 1 ! clk $end
$var wire 1 ~" clr $end
$var wire 1 !# enable $end
$var wire 11 "# in [10:0] $end
$var reg 11 ## out [10:0] $end
$var reg 11 $# out_bar [10:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $#
bx ##
bx "#
1!#
0~"
bx }"
x|"
x{"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
1t"
bx s"
bx r"
bx q"
1p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
xg"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxx _"
0^"
bx ]"
0\"
x["
xZ"
xY"
xX"
xW"
xV"
bx U"
bx T"
bx S"
bx R"
xQ"
xP"
1O"
bx N"
bx M"
bx L"
1K"
bx J"
bx I"
bx H"
1G"
0F"
bx E"
bx D"
bx C"
xB"
xA"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
x:"
x9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
x/"
x."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
b0 w
b0 v
bx u
bx t
b0 s
b0 r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
b0xxxxxxxxxx e
0d
b0 c
b0 b
bx a
bx `
bx _
bx ^
bx ]
bx \
b0 [
bx Z
0Y
bx X
bx W
bx V
bx U
bx T
bx S
b0 R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
0J
0I
bx H
bx G
bx F
bx E
b0 D
b0 C
1B
bx A
b0xxxxxxxx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
b0xxxxxxxxxx '
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx &
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxx %
0$
0#
0"
0!
$end
#5000
b0 !"
b0 G
b0 h
b0 P
b0 8"
b0 j"
b0 u"
0/"
0."
0g"
b0 K
b0 i
b0 x
b0 ~
b0 #"
b0 U
b0 n
b0 $"
b0 X
b0 q
b0 ""
b0 M
b0 j
0|"
0{"
b0 o"
b0 x"
b0 ("
b0 )"
b0 3"
b0 S"
b0 4"
b0 T"
0:"
09"
b0 z
b0 &
b0 %"
b0 W
b0 p
b0 }
b0 {
b0 /
b0 e"
b0 q"
b0 .
b0 b"
b0 y"
b0 z"
b0 ,
b0 f"
b0 (
b0 "#
b0 O
b0 h"
b0 +
b0 d"
b0 *
b0 c"
b0 Q
b0 l
b0 u
b0 D"
b0 E"
b0 ;
b0 m
b0 y
b0 <
b0 o
b0 |
b0 ?
b0 N
b0 k
b0 t
b0 @
b0 1
b0 0"
b0 2
b0 1"
b0 F
b0 ,"
b0 H
b0 Z
b0 ^
b0 3
b0 -"
b0 8
b0 C"
b0 S
b0 ="
b0 7
b0 2"
b0 H"
b0 R"
b0 4
b0 5"
b0 L
b0 <"
b0 5
b0 6"
b0xxxxxxxx000000000000000000000 %
b0xxxxxxxx000000000000000000000 _"
b0 T
b0 >"
b0 6
b0 7"
b1 g
b1 =
b0 f
b0 :
b1 a"
b1 -
b0 `"
b0 )
b1 $#
b1 A
b0 ##
b0 >
b1 '"
b1 9
b0 &"
b0 0
b1 J"
b1 @"
b0 I"
b0 ?"
b1 N"
b1 +"
b0 M"
b0 *"
1Q"
1B"
0P"
0A"
b1 s"
b1 n"
b0 r"
b0 m"
b1 w"
b1 l"
b0 v"
b0 k"
b10000000000001 b
b10000000000001xxxxxxxxxx '
b10000000000001xxxxxxxxxx e
b10000000000001 R
b10000000000001 [
b0 `
b0 ]
b0 a
1d
1^"
1~"
1#
1!
1$
1"
#10000
0#
0!
#15000
1#
1!
#20000
0#
0!
#25000
1#
1!
#28000
0d
0^"
0~"
0$
0"
#30000
b1 K
b1 i
b1 x
b1 ~
b10 $"
b10 X
b10 q
b10 ""
b10 M
b10 j
bx o"
bx x"
bx000 (
bx000 "#
bx P
bx 8"
bx j"
bx u"
b1000 z
b1000 W
b1000 p
b1000 }
b1 {
bx !"
b0xxxxxxxxxx100010000000000101000 &
b0xxxxxxxxxx100010000000000101000 %"
bx G
bx h
bx *
bx c"
b10000000000001 ;
b10000000000001 m
b10000000000001 y
bx <
bx o
bx |
b0 g
b0 =
b10000000000001xxxxxxxxxx f
b10000000000001xxxxxxxxxx :
b0x N"
b0x +"
bx M"
bx *"
b0x a"
b0x -
b0xxxxxxxx000000000000000000000 `"
b0xxxxxxxx000000000000000000000 )
0#
0!
#35000
b0 b
b0 R
b0 [
b10 _
b10 '
b10 e
b10 V
b10 \
b1 `
b1 ]
b1 a
1#
1!
#40000
0V"
0W"
0Z"
b0x0x0x U"
b1 ]"
b1 E
b1 ;"
b1 L"
b0 K
b0 i
b0 x
b0 ~
b0 $"
b0 X
b0 q
b0 ""
b0 M
b0 j
bx Q
bx l
bx u
b1 3"
b1 S"
b0 4"
b0 T"
b0 z
b0 W
b0 p
b0 }
b0 {
b10 !"
b10000000000000000000000 &
b10000000000000000000000 %"
b10 G
b10 h
b0xxxxxxxx @
bx F
bx ,"
bx H
bx Z
bx ^
bx 3
bx -"
b10 8
b10 C"
b1000 S
b1000 ="
b1000 7
b1000 2"
b1000 H"
b1000 R"
b1 4
b1 5"
b101000xxxxxxxxxx001000 %
b101000xxxxxxxxxx001000 _"
b10 L
b10 <"
b10 5
b10 6"
b0 ;
b0 m
b0 y
b10 <
b10 o
b10 |
b0x $#
b0x A
bx000 ##
bx000 >
b0x w"
b0x l"
bx v"
bx k"
b0 '"
b0 9
b0xxxxxxxxxx100010000000000101000 &"
b0xxxxxxxxxx100010000000000101000 0
b10 f
b10 :
0#
0!
#45000
b11 _
b11 '
b11 e
b11 V
b11 \
b10 `
b10 ]
b10 a
1#
1!
#50000
b0 ("
b0 D"
0."
b1 o"
b1 x"
b1 P
b1 8"
b1 j"
b1 u"
b11 !"
b11000000000000000000000 &
b11000000000000000000000 %"
b11 G
b11 h
b0 3"
b0 S"
b1000 /
b1000 e"
b1000 q"
bx .
bx b"
bx y"
bx z"
b1010 (
b1010 "#
b10 O
b10 h"
b10 +
b10 d"
b1 *
b1 c"
b11 <
b11 o
b11 |
b10 F
b10 ,"
b10 H
b10 Z
b10 ^
b10 3
b10 -"
b0 8
b0 C"
b0 S
b0 ="
b0 7
b0 2"
b0 H"
b0 R"
b0 4
b0 5"
b1000000000000010000000 %
b1000000000000010000000 _"
b0 L
b0 <"
b0 5
b0 6"
b11 f
b11 :
b10000000000000000000000 &"
b10000000000000000000000 0
b0 J"
b0 @"
b1000 I"
b1000 ?"
b0 N"
b0 +"
b1 M"
b1 *"
b0 a"
b0 -
b101000xxxxxxxxxx001000 `"
b101000xxxxxxxxxx001000 )
0#
0!
#55000
b111000000000011 b
b111000000000011 R
b111000000000011 [
b100 _
b1110000000000110000000100 '
b1110000000000110000000100 e
b100 V
b100 \
b11 `
b11 ]
b11 a
1#
1!
#60000
b11 K
b11 i
b11 x
b11 ~
b1 v
b1 C
b1 r
b1 Q
b1 l
b1 u
b0 /
b0 e"
b0 q"
b10 .
b10 b"
b10 y"
b10 z"
b1000 (
b1000 "#
b0 O
b0 h"
b0 +
b0 d"
b11100 z
b11100 W
b11100 p
b11100 }
b11 {
b111 !"
b1000000000000000111000111000000001100000 &
b1000000000000000111000111000000001100000 %"
b111 G
b111 h
b10 ?
b10 N
b10 k
b10 t
b1 @
b1000000000000011000000 %
b1000000000000011000000 _"
b11 F
b11 ,"
b11 H
b11 Z
b11 ^
b11 3
b11 -"
b111000000000011 ;
b111000000000011 m
b111000000000011 y
b100 <
b100 o
b100 |
b0 $#
b0 A
b1010 ##
b1010 >
b0 w"
b0 l"
b1 v"
b1 k"
b0 s"
b0 n"
b1000 r"
b1000 m"
b1000000000000010000000 `"
b1000000000000010000000 )
b1 J"
b1 @"
b0 I"
b0 ?"
b11000000000000000000000 &"
b11000000000000000000000 0
b1110000000000110000000100 f
b1110000000000110000000100 :
0#
0!
#65000
b0 b
b0 R
b0 [
b101 _
b101 '
b101 e
b101 V
b101 \
b100 `
b100 ]
b100 a
1#
1!
#70000
b0 o"
b0 x"
b0 (
b0 "#
b0 P
b0 8"
b0 j"
b0 u"
b0 Q
b0 l
b0 u
b0 *
b0 c"
b0 @
b1 $#
b1 A
b1 a"
b1 -
b1 g
b1 =
1~"
1^"
1d
1\"
1I
1J
b0 K
b0 i
b0 x
b0 ~
b1 ("
b0 z
b0 W
b0 p
b0 }
b0 {
b0 !"
b1000000000000000000000000000000000000000 &
b1000000000000000000000000000000000000000 %"
b0 G
b0 h
b1 D"
b11 3"
b11 S"
b11 4"
b11 T"
b0 .
b0 b"
b0 y"
b0 z"
b0 ;
b0 m
b0 y
b0 <
b0 o
b0 |
b1 1
b1 0"
b111 F
b111 ,"
b111 H
b111 Z
b111 ^
b111 3
b111 -"
b1000000000000111011100 %
b1000000000000111011100 _"
b11100 S
b11100 ="
b11100 7
b11100 2"
b11100 H"
b11100 R"
b11 4
b11 5"
b0 ?
b0 N
b0 k
b0 t
b0 f
b0 :
b1000000000000000111000111000000001100000 &"
b1000000000000000111000111000000001100000 0
b0 `"
b0 )
b1 s"
b1 n"
b0 r"
b0 m"
b0 ##
b0 >
0#
0!
#75000
b1000 _
b1000 '
b1000 e
b1000 V
b1000 \
b111 `
b111 ]
b111 a
1#
1!
#80000
0~"
0^"
0d
0\"
0I
0J
b0 3"
b0 S"
b0 4"
b0 T"
b0 F
b0 ,"
b0 H
b0 Z
b0 ^
b0 3
b0 -"
b1000000000000000000000 %
b1000000000000000000000 _"
b0 S
b0 ="
b0 7
b0 2"
b0 H"
b0 R"
b0 4
b0 5"
b1 w"
b1 l"
b0 v"
b0 k"
b0 J"
b0 @"
b11100 I"
b11100 ?"
b1000000000000000000000000000000000000000 &"
b1000000000000000000000000000000000000000 0
0#
0!
#85000
b1001 _
b1001 '
b1001 e
b1001 V
b1001 \
b1000 `
b1000 ]
b1000 a
1#
1!
#90000
b1 o"
b1 x"
b1000 (
b1000 "#
b1 P
b1 8"
b1 j"
b1 u"
b1001 !"
b1000000000000001001000000000000000000000 &
b1000000000000001001000000000000000000000 %"
b1001 G
b1001 h
b1 *
b1 c"
b1001 <
b1001 o
b1001 |
b0 g
b0 =
b1001 f
b1001 :
b1 J"
b1 @"
b0 I"
b0 ?"
b0 a"
b0 -
b1000000000000000000000 `"
b1000000000000000000000 )
0#
0!
#95000
b1010 _
b1010 '
b1010 e
b1010 V
b1010 \
b1001 `
b1001 ]
b1001 a
1#
1!
#100000
b1 Q
b1 l
b1 u
b1010 !"
b1000000000000001010000000000000000000000 &
b1000000000000001010000000000000000000000 %"
b1010 G
b1010 h
b1 @
b1000000000001001000000 %
b1000000000001001000000 _"
b1001 F
b1001 ,"
b1001 H
b1001 Z
b1001 ^
b1001 3
b1001 -"
b1010 <
b1010 o
b1010 |
b0 $#
b0 A
b1000 ##
b1000 >
b0 w"
b0 l"
b1 v"
b1 k"
b1000000000000001001000000000000000000000 &"
b1000000000000001001000000000000000000000 0
b1010 f
b1010 :
0#
0!
#105000
b1011 _
b1011 '
b1011 e
b1011 V
b1011 \
b1010 `
b1010 ]
b1010 a
1#
1!
#110000
b1011 !"
b1000000000000001011000000000000000000000 &
b1000000000000001011000000000000000000000 %"
b1011 G
b1011 h
b1001 .
b1001 b"
b1001 y"
b1001 z"
b1011 <
b1011 o
b1011 |
b1000000000001010000000 %
b1000000000001010000000 _"
b1010 F
b1010 ,"
b1010 H
b1010 Z
b1010 ^
b1010 3
b1010 -"
b1011 f
b1011 :
b1000000000000001010000000000000000000000 &"
b1000000000000001010000000000000000000000 0
b1000000000001001000000 `"
b1000000000001001000000 )
0#
0!
#115000
b1100 _
b1100 '
b1100 e
b1100 V
b1100 \
b1011 `
b1011 ]
b1011 a
1#
1!
#120000
b1010 .
b1010 b"
b1010 y"
b1010 z"
b1100 !"
b1000000000000001100000000000000000000000 &
b1000000000000001100000000000000000000000 %"
b1100 G
b1100 h
b1000000000001011000000 %
b1000000000001011000000 _"
b1011 F
b1011 ,"
b1011 H
b1011 Z
b1011 ^
b1011 3
b1011 -"
b1100 <
b1100 o
b1100 |
b1000000000001010000000 `"
b1000000000001010000000 )
b1000000000000001011000000000000000000000 &"
b1000000000000001011000000000000000000000 0
b1100 f
b1100 :
0#
0!
#125000
b1101 _
b1101 '
b1101 e
b1101 V
b1101 \
b1100 `
b1100 ]
b1100 a
1#
1!
#130000
b1101 !"
b1000000000000001101000000000000000000000 &
b1000000000000001101000000000000000000000 %"
b1101 G
b1101 h
b1011 .
b1011 b"
b1011 y"
b1011 z"
b1101 <
b1101 o
b1101 |
b1000000000001100000000 %
b1000000000001100000000 _"
b1100 F
b1100 ,"
b1100 H
b1100 Z
b1100 ^
b1100 3
b1100 -"
b1101 f
b1101 :
b1000000000000001100000000000000000000000 &"
b1000000000000001100000000000000000000000 0
b1000000000001011000000 `"
b1000000000001011000000 )
0#
0!
#135000
b1110 _
b1110 '
b1110 e
b1110 V
b1110 \
b1101 `
b1101 ]
b1101 a
1#
1!
#140000
b1100 .
b1100 b"
b1100 y"
b1100 z"
b1110 !"
b1000000000000001110000000000000000000000 &
b1000000000000001110000000000000000000000 %"
b1110 G
b1110 h
b1000000000001101000000 %
b1000000000001101000000 _"
b1101 F
b1101 ,"
b1101 H
b1101 Z
b1101 ^
b1101 3
b1101 -"
b1110 <
b1110 o
b1110 |
b1000000000001100000000 `"
b1000000000001100000000 )
b1000000000000001101000000000000000000000 &"
b1000000000000001101000000000000000000000 0
b1110 f
b1110 :
0#
0!
#145000
b1111 _
b1111 '
b1111 e
b1111 V
b1111 \
b1110 `
b1110 ]
b1110 a
1#
1!
#150000
b1111 !"
b1000000000000001111000000000000000000000 &
b1000000000000001111000000000000000000000 %"
b1111 G
b1111 h
b1101 .
b1101 b"
b1101 y"
b1101 z"
b1111 <
b1111 o
b1111 |
b1000000000001110000000 %
b1000000000001110000000 _"
b1110 F
b1110 ,"
b1110 H
b1110 Z
b1110 ^
b1110 3
b1110 -"
b1111 f
b1111 :
b1000000000000001110000000000000000000000 &"
b1000000000000001110000000000000000000000 0
b1000000000001101000000 `"
b1000000000001101000000 )
0#
0!
#155000
b10000 _
b10000 '
b10000 e
b10000 V
b10000 \
b1111 `
b1111 ]
b1111 a
1#
1!
#160000
b1110 .
b1110 b"
b1110 y"
b1110 z"
b10000 !"
b1000000000000010000000000000000000000000 &
b1000000000000010000000000000000000000000 %"
b10000 G
b10000 h
b1000000000001111000000 %
b1000000000001111000000 _"
b1111 F
b1111 ,"
b1111 H
b1111 Z
b1111 ^
b1111 3
b1111 -"
b10000 <
b10000 o
b10000 |
b1000000000001110000000 `"
b1000000000001110000000 )
b1000000000000001111000000000000000000000 &"
b1000000000000001111000000000000000000000 0
b10000 f
b10000 :
0#
0!
#165000
b10001 _
b10001 '
b10001 e
b10001 V
b10001 \
b10000 `
b10000 ]
b10000 a
1#
1!
#170000
b10001 !"
b1000000000000010001000000000000000000000 &
b1000000000000010001000000000000000000000 %"
b10001 G
b10001 h
b1111 .
b1111 b"
b1111 y"
b1111 z"
b10001 <
b10001 o
b10001 |
b1000000000010000000000 %
b1000000000010000000000 _"
b10000 F
b10000 ,"
b10000 H
b10000 Z
b10000 ^
b10000 3
b10000 -"
b10001 f
b10001 :
b1000000000000010000000000000000000000000 &"
b1000000000000010000000000000000000000000 0
b1000000000001111000000 `"
b1000000000001111000000 )
0#
0!
#175000
b10010 _
b10010 '
b10010 e
b10010 V
b10010 \
b10001 `
b10001 ]
b10001 a
1#
1!
#180000
b10000 .
b10000 b"
b10000 y"
b10000 z"
b10010 !"
b1000000000000010010000000000000000000000 &
b1000000000000010010000000000000000000000 %"
b10010 G
b10010 h
b1000000000010001000000 %
b1000000000010001000000 _"
b10001 F
b10001 ,"
b10001 H
b10001 Z
b10001 ^
b10001 3
b10001 -"
b10010 <
b10010 o
b10010 |
b1000000000010000000000 `"
b1000000000010000000000 )
b1000000000000010001000000000000000000000 &"
b1000000000000010001000000000000000000000 0
b10010 f
b10010 :
0#
0!
#185000
b10011 _
b10011 '
b10011 e
b10011 V
b10011 \
b10010 `
b10010 ]
b10010 a
1#
1!
#190000
b10011 !"
b1000000000000010011000000000000000000000 &
b1000000000000010011000000000000000000000 %"
b10011 G
b10011 h
b10001 .
b10001 b"
b10001 y"
b10001 z"
b10011 <
b10011 o
b10011 |
b1000000000010010000000 %
b1000000000010010000000 _"
b10010 F
b10010 ,"
b10010 H
b10010 Z
b10010 ^
b10010 3
b10010 -"
b10011 f
b10011 :
b1000000000000010010000000000000000000000 &"
b1000000000000010010000000000000000000000 0
b1000000000010001000000 `"
b1000000000010001000000 )
0#
0!
#195000
b10100 _
b10100 '
b10100 e
b10100 V
b10100 \
b10011 `
b10011 ]
b10011 a
1#
1!
#198000
