// Seed: 2952734691
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    output supply1 id_5,
    input wor id_6,
    output tri0 id_7
    , id_14,
    input supply1 id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11,
    input tri id_12
);
  logic id_15;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri id_10
);
  specify
    (id_12 => id_13) = (1  : -1  : id_3, id_3);
  endspecify
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_5,
      id_2,
      id_7,
      id_9,
      id_10,
      id_6,
      id_8,
      id_5,
      id_5,
      id_6
  );
endmodule
