Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3909423EAB4;
	Mon, 31 Aug 2026 01:05:40 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788138343; cv=none; b=TQRP+quJzwMW2YjhxAusE4vkDw81r8KsDncQXAL5dVho/Gkxp+q65G7caT5GclwsoJbsm8Grpnz/b1JjtBm5RkziChov35SiwtvBpdlB6/1QWzgaTqq9mjxjWR/DNirpfzhE9CC+M/md/qhas6I0GYBK1jauLW0bM3JbxtyjH/o=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788138343; c=relaxed/simple;
	bh=vqPXRdN6OMRNgYyh2KotWMQrAzHg7YAtPwA3HORXZVo=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=qvN1O0MXnFwSLcpQaLUrs6UkbGG8pVWWup3EWVitniXj5U2xGq1IBzGE0zgA5nJO9HR0SpRfIohNK3V8W+DNkOLCa5AaPgTYj6qYW+mclwPiNia/psMxpgptUqRWLO+qmCA32QZyrf027uWJ3OHsk/C2h4fooYDgTWbZZnyoWz4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=dqOdJCUr; arc=none smtp.client-ip=198.175.65.18
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="dqOdJCUr"
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1788138341; x=1819674341;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=vqPXRdN6OMRNgYyh2KotWMQrAzHg7YAtPwA3HORXZVo=;
  b=dqOdJCUrfOudz/VEH2M+0pnPZYC2cyM2zSilZCc2I4QiYc57+MxZHSJ3
   c77kDE9b+/4g6oeaT0VW2T92de5/blanO8Xm94beL4T+JOD6xnT9lREE0
   FmoT5InC3fV54K6+PuXIjE3T3WJnOlVsH3zIA89wRjgu/ndF7LJv/cJSW
   UOPStXyMSIEL7s5OO3WW92SPd/qbDPU2rMQVW84c2sEmx68M1p5GQBWh3
   V8fQk95t9IxuufX1dDV+p8XXS1mxscTyox03REW6Tlf2W4Bj10JWsyWeq
   3La7q336efMMTAm9S2Sj18yRWcoQdxGLEL1h1eNOPn0Cn+9Lok860rmiz
   A==;
X-CSE-ConnectionGUID: PMvB1sCHQY6Wa4GiooNB2g==
X-CSE-MsgGUID: RKeA0hm0R82/IuL3Url/6g==
X-IronPort-AV: E=McAfee;i="6800,10657,11891"; a="88591230"
X-IronPort-AV: E=Sophos;i="6.25,252,1779174000"; 
   d="scan'208";a="88591230"
Received: from fmviesa004.fm.intel.com ([10.60.135.144])
  by orvoesa110.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Aug 2026 18:05:40 -0700
X-CSE-ConnectionGUID: okL4t64kQgWHxIhcTP4Zdg==
X-CSE-MsgGUID: HkP4I0ymR+y/Ca5IygRpVg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.25,252,1779174000"; 
   d="scan'208";a="270586017"
Received: from dapengmi-mobl1.ccr.corp.intel.com (HELO [10.124.241.239]) ([10.124.241.239])
  by fmviesa004-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Aug 2026 18:05:36 -0700
Message-ID: <b0c0fa9e-3f33-4f15-93e5-985ec8d7f87d@linux.intel.com>
Date: Mon, 31 Aug 2026 09:05:34 +0800
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 07/23] perf/x86: Apply PMU partition mask on static
 constraints
To: "Chen, Zide" <zide.chen@intel.com>,
 Sean Christopherson <seanjc@google.com>, Paolo Bonzini
 <pbonzini@redhat.com>, Peter Zijlstra <peterz@infradead.org>
Cc: kvm@vger.kernel.org, Andi Kleen <ak@linux.intel.com>,
 Jim Mattson <jmattson@google.com>, Stephane Eranian <eranian@google.com>,
 linux-kernel@vger.kernel.org, Mingwei Zhang <mizhang@google.com>,
 Das Sandipan <Sandipan.Das@amd.com>, Shukla Manali <Manali.Shukla@amd.com>,
 Xudong Hao <xudong.hao@intel.com>
References: <20260821222002.54907-1-zide.chen@intel.com>
 <20260821222002.54907-8-zide.chen@intel.com>
 <09251cc4-c795-411c-a9d9-9133a0d73e03@linux.intel.com>
 <efb6f286-97da-4d5f-955b-29310d99d478@intel.com>
Content-Language: en-US
From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
In-Reply-To: <efb6f286-97da-4d5f-955b-29310d99d478@intel.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit


On 8/28/2026 7:01 AM, Chen, Zide wrote:
>
> On 8/26/2026 3:12 AM, Mi, Dapeng wrote:
>> It seems not a good practice for me to modify all the places calling these
>> static constraints. We could have to add new get_event_constraints()
>> helpers for future platforms, and we have to duplicate these
>> part_constraint() code.
>> Could we leverage the dynamic constraint mechanism?  We can set the
>> event->hw.dyn_constraint to be host counters mask, then we don't need any
>> specific change for these static constraints.
> In all code paths that use these static constraints, for example,
> counter0_constraint, it is assumed that GP counter 0 is available on the
> host. However, with PMU partitioning, any counter may be unavailable,
> even in the model-specific code path, and this assumption is broken.
>
> So, adding a wrapper seems unavoidable.
>
> Additionally, part_constraint() already makes use of dyn_constraint, right?

Could we add a wrapper helper like below?

diff --git a/arch/x86/events/core.c b/arch/x86/events/core.c
index f485f927967a..03b827f59d40 100644
--- a/arch/x86/events/core.c
+++ b/arch/x86/events/core.c
@@ -1033,6 +1033,17 @@ int perf_assign_events(struct event_constraint
**constraints, int n,
 }
 EXPORT_SYMBOL_GPL(perf_assign_events);

+static struct event_constraint *
+x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
+                         struct perf_event *event)
+{
+       struct event_constraint *c;
+
+       c = static_call(x86_pmu_get_event_constraints)(cpuc, idx, event);
+
+       return part_constraint(cpuc, idx, event, c);
+}
+
 int x86_schedule_events(struct cpu_hw_events *cpuc, int n, int *assign)
 {
        struct event_constraint *c;
@@ -1069,7 +1080,7 @@ int x86_schedule_events(struct cpu_hw_events *cpuc,
int n, int *assign)
                 * change due to external factors (sibling state, allow_tfa).
                 */
                if (!c || (c->flags & PERF_X86_EVENT_DYNAMIC)) {
-                       c =
static_call(x86_pmu_get_event_constraints)(cpuc, i, cpuc->event_list[i]);
+                       c = x86_get_event_constraints(cpuc, i,
cpuc->event_list[i]);
                        cpuc->event_constraint[i] = c;
                }


>
>> Thanks.
>>
>> On 8/22/2026 6:19 AM, Zide Chen wrote:
>>> Static, counter-specific constraints used for attr.precise_ip == 3, or
>>> other special cases bypass intel_get_event_constraints(), which is
>>> where partition_mask is applied via dyn_constraint().
>>>
>>> As a result, such a host !exclude_guest event can still be scheduled
>>> onto a counter that partition_mask reserves for the guest, causing
>>> host and guest to share the same hardware counter.
>>>
>>> Some of these static constraint paths, e.g. glp or cmt, are currently
>>> only reachable on platforms that don't support PerfMon masking. Still,
>>> apply part_constraint() to all of them uniformly, so future platforms
>>> that combine PerfMon masking with these constraint paths are not
>>> silently exposed to this bug.
>>>
>>> Signed-off-by: Zide Chen <zide.chen@intel.com>
>>> ---
>>>  arch/x86/events/intel/core.c | 39 +++++++++++++++++++++++-------------
>>>  1 file changed, 25 insertions(+), 14 deletions(-)
>>>
>>> diff --git a/arch/x86/events/intel/core.c b/arch/x86/events/intel/core.c
>>> index 7951accfcf2c..0f76e56fd2db 100644
>>> --- a/arch/x86/events/intel/core.c
>>> +++ b/arch/x86/events/intel/core.c
>>> @@ -4459,6 +4459,9 @@ dyn_constraint(struct cpu_hw_events *cpuc, struct event_constraint *c, int idx)
>>>   * Mask out guest-owned counters from a constraint when PMU partition has been
>>>   * entered, so !exclude_guest host events are not scheduled onto them while
>>>   * the CPU is in non-root mode.
>>> + *
>>> + * This is also used by PMU-specific get_event_constraints() wrappers
>>> + * that hard-code a static, counter-specific constraint.
>>>   */
>>>  static struct event_constraint *
>>>  part_constraint(struct cpu_hw_events *cpuc, int idx,
>>> @@ -5568,7 +5571,7 @@ hsw_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  	/* Handle special quirk on in_tx_checkpointed only in counter 2 */
>>>  	if (event->hw.config & HSW_IN_TX_CHECKPOINTED) {
>>>  		if (c->idxmsk64 & (1U << 2))
>>> -			return &counter2_constraint;
>>> +			return part_constraint(cpuc, idx, event, &counter2_constraint);
>>>  		return &emptyconstraint;
>>>  	}
>>>  
>>> @@ -5585,7 +5588,7 @@ icl_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  	 */
>>>  	if ((event->attr.precise_ip == 3) &&
>>>  	    constraint_match(&fixed0_constraint, event->hw.config))
>>> -		return &fixed0_constraint;
>>> +		return part_constraint(cpuc, idx, event, &fixed0_constraint);
>>>  
>>>  	return hsw_get_event_constraints(cpuc, idx, event);
>>>  }
>>> @@ -5607,7 +5610,7 @@ glc_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  	if ((event->attr.precise_ip == 3) &&
>>>  	    !constraint_match(&fixed0_constraint, event->hw.config)) {
>>>  		if (c->idxmsk64 & BIT_ULL(0))
>>> -			return &counter0_constraint;
>>> +			return part_constraint(cpuc, idx, event, &counter0_constraint);
>>>  
>>>  		return &emptyconstraint;
>>>  	}
>>> @@ -5623,7 +5626,7 @@ glp_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  
>>>  	/* :ppp means to do reduced skid PEBS which is PMC0 only. */
>>>  	if (event->attr.precise_ip == 3)
>>> -		return &counter0_constraint;
>>> +		return part_constraint(cpuc, idx, event, &counter0_constraint);
>>>  
>>>  	c = intel_get_event_constraints(cpuc, idx, event);
>>>  
>>> @@ -5645,9 +5648,9 @@ tnt_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  	if (event->attr.precise_ip == 3) {
>>>  		/* Force instruction:ppp on PMC0 and Fixed counter 0 */
>>>  		if (constraint_match(&fixed0_constraint, event->hw.config))
>>> -			return &fixed0_counter0_constraint;
>>> +			return part_constraint(cpuc, idx, event, &fixed0_counter0_constraint);
>>>  
>>> -		return &counter0_constraint;
>>> +		return part_constraint(cpuc, idx, event, &counter0_constraint);
>>>  	}
>>>  
>>>  	return c;
>>> @@ -5705,22 +5708,30 @@ cmt_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  	if (event->attr.precise_ip == 3) {
>>>  		/* Force instruction:ppp on PMC0, 1 and Fixed counter 0 */
>>>  		if (constraint_match(&fixed0_constraint, event->hw.config)) {
>>> +			c = &fixed0_counter0_1_constraint;
>>> +
>>>  			/* The fixed counter 0 doesn't support LBR event logging. */
>>>  			if (branch_sample_counters(event))
>>> -				return &counter0_1_constraint;
>>> -			else
>>> -				return &fixed0_counter0_1_constraint;
>>> +				c = &counter0_1_constraint;
>>> +
>>> +			return part_constraint(cpuc, idx, event, c);
>>>  		}
>>>  
>>>  		switch (c->idxmsk64 & 0x3ull) {
>>>  		case 0x1:
>>> -			return &counter0_constraint;
>>> +			c = &counter0_constraint;
>>> +			break;
>>>  		case 0x2:
>>> -			return &counter1_constraint;
>>> +			c = &counter1_constraint;
>>> +			break;
>>>  		case 0x3:
>>> -			return &counter0_1_constraint;
>>> +			c = &counter0_1_constraint;
>>> +			break;
>>> +		default:
>>> +			c = &emptyconstraint;
>>> +			break;
>>>  		}
>>> -		return &emptyconstraint;
>>> +		return part_constraint(cpuc, idx, event, c);
>>>  	}
>>>  
>>>  	return c;
>>> @@ -5744,7 +5755,7 @@ rwc_get_event_constraints(struct cpu_hw_events *cpuc, int idx,
>>>  		 */
>>>  		if (event->attr.precise_ip == 3)
>>>  			return &emptyconstraint;
>>> -		return &counters_1_7_constraint;
>>> +		return part_constraint(cpuc, idx, event, &counters_1_7_constraint);
>>>  	}
>>>  
>>>  	return c;
