$date
	Fri Aug  8 16:15:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module latch_vs_flop_tb $end
$var wire 1 ! q_latch $end
$var wire 1 " q_flop $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % en $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % en $end
$var reg 1 " q_flop $end
$var reg 1 ! q_latch $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5000
1#
#10000
1!
0#
1%
1$
#15000
1"
1#
#20000
0!
0#
0$
#25000
0"
1#
#30000
0#
0%
#35000
1#
#40000
0#
1$
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
