$date
	Tue Feb 17 05:45:38 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jkcon $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 & q1 $end
$var wire 1 % rst $end
$var wire 1 ! q $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 % rst $end
$var wire 1 & t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
0%
1$
0#
1"
x!
$end
#5
0"
#10
1&
0!
1"
1%
#15
0&
0"
0$
1#
#20
1"
#25
0"
0#
#30
1"
#35
0"
0%
#40
1&
1"
1$
1#
#45
0"
#50
1!
1"
#55
0"
#60
1&
0!
1"
#65
0"
#70
1!
1"
#75
0"
#80
1&
0!
1"
#85
0"
#90
1!
1"
#95
0"
#100
1&
0!
1"
#105
0"
#110
1!
1"
#115
0"
#120
1&
0!
1"
#125
0"
#130
1!
1"
#135
0"
#140
1&
0!
1"
