// Seed: 3948953831
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wire id_4
);
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    output uwire id_7,
    input tri id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11,
    output tri0 id_12
);
  assign id_2 = 1'b0 | id_11;
  assign id_7 = id_5;
  wire id_14;
  wire id_15;
  module_0(
      id_0, id_6, id_4, id_4, id_2
  );
  wire id_16;
  assign id_1 = "" ? 1 : id_5;
endmodule
