;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Led_A */
Led_A__0__DM__MASK EQU 0x7000
Led_A__0__DM__SHIFT EQU 12
Led_A__0__DR EQU CYREG_PRT0_DR
Led_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led_A__0__HSIOM_MASK EQU 0x000F0000
Led_A__0__HSIOM_SHIFT EQU 16
Led_A__0__INTCFG EQU CYREG_PRT0_INTCFG
Led_A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_A__0__MASK EQU 0x10
Led_A__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Led_A__0__OUT_SEL_SHIFT EQU 8
Led_A__0__OUT_SEL_VAL EQU 2
Led_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_A__0__PC EQU CYREG_PRT0_PC
Led_A__0__PC2 EQU CYREG_PRT0_PC2
Led_A__0__PORT EQU 0
Led_A__0__PS EQU CYREG_PRT0_PS
Led_A__0__SHIFT EQU 4
Led_A__DR EQU CYREG_PRT0_DR
Led_A__INTCFG EQU CYREG_PRT0_INTCFG
Led_A__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_A__MASK EQU 0x10
Led_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_A__PC EQU CYREG_PRT0_PC
Led_A__PC2 EQU CYREG_PRT0_PC2
Led_A__PORT EQU 0
Led_A__PS EQU CYREG_PRT0_PS
Led_A__SHIFT EQU 4

/* Led_B */
Led_B__0__DM__MASK EQU 0x38000
Led_B__0__DM__SHIFT EQU 15
Led_B__0__DR EQU CYREG_PRT0_DR
Led_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led_B__0__HSIOM_MASK EQU 0x00F00000
Led_B__0__HSIOM_SHIFT EQU 20
Led_B__0__INTCFG EQU CYREG_PRT0_INTCFG
Led_B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_B__0__MASK EQU 0x20
Led_B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Led_B__0__OUT_SEL_SHIFT EQU 10
Led_B__0__OUT_SEL_VAL EQU 3
Led_B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_B__0__PC EQU CYREG_PRT0_PC
Led_B__0__PC2 EQU CYREG_PRT0_PC2
Led_B__0__PORT EQU 0
Led_B__0__PS EQU CYREG_PRT0_PS
Led_B__0__SHIFT EQU 5
Led_B__DR EQU CYREG_PRT0_DR
Led_B__INTCFG EQU CYREG_PRT0_INTCFG
Led_B__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_B__MASK EQU 0x20
Led_B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_B__PC EQU CYREG_PRT0_PC
Led_B__PC2 EQU CYREG_PRT0_PC2
Led_B__PORT EQU 0
Led_B__PS EQU CYREG_PRT0_PS
Led_B__SHIFT EQU 5

/* Led_C */
Led_C__0__DM__MASK EQU 0xE00000
Led_C__0__DM__SHIFT EQU 21
Led_C__0__DR EQU CYREG_PRT0_DR
Led_C__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led_C__0__HSIOM_MASK EQU 0xF0000000
Led_C__0__HSIOM_SHIFT EQU 28
Led_C__0__INTCFG EQU CYREG_PRT0_INTCFG
Led_C__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_C__0__MASK EQU 0x80
Led_C__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Led_C__0__OUT_SEL_SHIFT EQU 14
Led_C__0__OUT_SEL_VAL EQU 1
Led_C__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_C__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_C__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_C__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_C__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_C__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_C__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_C__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_C__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_C__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_C__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_C__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_C__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_C__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_C__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_C__0__PC EQU CYREG_PRT0_PC
Led_C__0__PC2 EQU CYREG_PRT0_PC2
Led_C__0__PORT EQU 0
Led_C__0__PS EQU CYREG_PRT0_PS
Led_C__0__SHIFT EQU 7
Led_C__DR EQU CYREG_PRT0_DR
Led_C__INTCFG EQU CYREG_PRT0_INTCFG
Led_C__INTSTAT EQU CYREG_PRT0_INTSTAT
Led_C__MASK EQU 0x80
Led_C__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led_C__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led_C__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led_C__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led_C__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led_C__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led_C__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led_C__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led_C__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led_C__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led_C__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led_C__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led_C__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led_C__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led_C__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led_C__PC EQU CYREG_PRT0_PC
Led_C__PC2 EQU CYREG_PRT0_PC2
Led_C__PORT EQU 0
Led_C__PS EQU CYREG_PRT0_PS
Led_C__SHIFT EQU 7

/* Led_D */
Led_D__0__DM__MASK EQU 0xE00000
Led_D__0__DM__SHIFT EQU 21
Led_D__0__DR EQU CYREG_PRT3_DR
Led_D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_D__0__HSIOM_MASK EQU 0xF0000000
Led_D__0__HSIOM_SHIFT EQU 28
Led_D__0__INTCFG EQU CYREG_PRT3_INTCFG
Led_D__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Led_D__0__MASK EQU 0x80
Led_D__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Led_D__0__OUT_SEL_SHIFT EQU 14
Led_D__0__OUT_SEL_VAL EQU 1
Led_D__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_D__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_D__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_D__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_D__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_D__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_D__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_D__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_D__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_D__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_D__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_D__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_D__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_D__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_D__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_D__0__PC EQU CYREG_PRT3_PC
Led_D__0__PC2 EQU CYREG_PRT3_PC2
Led_D__0__PORT EQU 3
Led_D__0__PS EQU CYREG_PRT3_PS
Led_D__0__SHIFT EQU 7
Led_D__DR EQU CYREG_PRT3_DR
Led_D__INTCFG EQU CYREG_PRT3_INTCFG
Led_D__INTSTAT EQU CYREG_PRT3_INTSTAT
Led_D__MASK EQU 0x80
Led_D__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_D__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_D__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_D__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_D__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_D__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_D__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_D__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_D__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_D__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_D__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_D__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_D__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_D__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_D__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_D__PC EQU CYREG_PRT3_PC
Led_D__PC2 EQU CYREG_PRT3_PC2
Led_D__PORT EQU 3
Led_D__PS EQU CYREG_PRT3_PS
Led_D__SHIFT EQU 7

/* PWM_0 */
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_0_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_0_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_0_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_0_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_0_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_0_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_0_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_0_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_0_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_0_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
PWM_0_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_0_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_0_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_0_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_0_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_0_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
PWM_0_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_0_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_0_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_0_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_0_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_0_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_0_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_0_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_0_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_0_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_0_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_0_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_0_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

/* PWM_2 */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* PWM_3 */
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* CapSense */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00
CapSense_Sns__0__DM__MASK EQU 0x38
CapSense_Sns__0__DM__SHIFT EQU 3
CapSense_Sns__0__DR EQU CYREG_PRT1_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__0__HSIOM_SHIFT EQU 4
CapSense_Sns__0__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__0__MASK EQU 0x02
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_PRT1_PS
CapSense_Sns__0__SHIFT EQU 1
CapSense_Sns__1__DM__MASK EQU 0x1C0
CapSense_Sns__1__DM__SHIFT EQU 6
CapSense_Sns__1__DR EQU CYREG_PRT1_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__1__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__1__HSIOM_SHIFT EQU 8
CapSense_Sns__1__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__1__MASK EQU 0x04
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT1_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__1__PORT EQU 1
CapSense_Sns__1__PS EQU CYREG_PRT1_PS
CapSense_Sns__1__SHIFT EQU 2
CapSense_Sns__2__DM__MASK EQU 0xE00
CapSense_Sns__2__DM__SHIFT EQU 9
CapSense_Sns__2__DR EQU CYREG_PRT1_DR
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__2__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__2__HSIOM_SHIFT EQU 12
CapSense_Sns__2__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__2__MASK EQU 0x08
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__2__PC EQU CYREG_PRT1_PC
CapSense_Sns__2__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__2__PORT EQU 1
CapSense_Sns__2__PS EQU CYREG_PRT1_PS
CapSense_Sns__2__SHIFT EQU 3
CapSense_Sns__3__DM__MASK EQU 0x7000
CapSense_Sns__3__DM__SHIFT EQU 12
CapSense_Sns__3__DR EQU CYREG_PRT1_DR
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__3__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__3__HSIOM_SHIFT EQU 16
CapSense_Sns__3__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__3__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__3__MASK EQU 0x10
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__3__PC EQU CYREG_PRT1_PC
CapSense_Sns__3__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__3__PORT EQU 1
CapSense_Sns__3__PS EQU CYREG_PRT1_PS
CapSense_Sns__3__SHIFT EQU 4
CapSense_Sns__4__DM__MASK EQU 0x38000
CapSense_Sns__4__DM__SHIFT EQU 15
CapSense_Sns__4__DR EQU CYREG_PRT1_DR
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__4__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__4__HSIOM_SHIFT EQU 20
CapSense_Sns__4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__4__MASK EQU 0x20
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__4__PC EQU CYREG_PRT1_PC
CapSense_Sns__4__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__4__PORT EQU 1
CapSense_Sns__4__PS EQU CYREG_PRT1_PS
CapSense_Sns__4__SHIFT EQU 5
CapSense_Sns__DR EQU CYREG_PRT1_DR
CapSense_Sns__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e0__LS__DM__MASK EQU 0x38
CapSense_Sns__LinearSlider0_e0__LS__DM__SHIFT EQU 3
CapSense_Sns__LinearSlider0_e0__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e0__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e0__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e0__LS__MASK EQU 0x02
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e0__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e0__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e0__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e0__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e0__LS__SHIFT EQU 1
CapSense_Sns__LinearSlider0_e1__LS__DM__MASK EQU 0x1C0
CapSense_Sns__LinearSlider0_e1__LS__DM__SHIFT EQU 6
CapSense_Sns__LinearSlider0_e1__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e1__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e1__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e1__LS__MASK EQU 0x04
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e1__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e1__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e1__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e1__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e1__LS__SHIFT EQU 2
CapSense_Sns__LinearSlider0_e2__LS__DM__MASK EQU 0xE00
CapSense_Sns__LinearSlider0_e2__LS__DM__SHIFT EQU 9
CapSense_Sns__LinearSlider0_e2__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e2__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e2__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e2__LS__MASK EQU 0x08
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e2__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e2__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e2__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e2__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e2__LS__SHIFT EQU 3
CapSense_Sns__LinearSlider0_e3__LS__DM__MASK EQU 0x7000
CapSense_Sns__LinearSlider0_e3__LS__DM__SHIFT EQU 12
CapSense_Sns__LinearSlider0_e3__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e3__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e3__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e3__LS__MASK EQU 0x10
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e3__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e3__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e3__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e3__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e3__LS__SHIFT EQU 4
CapSense_Sns__LinearSlider0_e4__LS__DM__MASK EQU 0x38000
CapSense_Sns__LinearSlider0_e4__LS__DM__SHIFT EQU 15
CapSense_Sns__LinearSlider0_e4__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e4__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e4__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e4__LS__MASK EQU 0x20
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e4__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e4__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e4__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e4__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e4__LS__SHIFT EQU 5
CapSense_Sns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__PC EQU CYREG_PRT1_PC
CapSense_Sns__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__PORT EQU 1
CapSense_Sns__PS EQU CYREG_PRT1_PS

/* Clock_1MHz_1 */
Clock_1MHz_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1MHz_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1MHz_1__ENABLE_MASK EQU 0x80000000
Clock_1MHz_1__MASK EQU 0x80000000
Clock_1MHz_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
