# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu.srcs/sources_1/new/InsMem.v" \
"../../../../cpu.srcs/sources_1/new/IF_PipReg.v" \
"../../../../cpu.srcs/sources_1/new/ReadIns.v" \
"../../../../cpu.srcs/sources_1/new/TOP.v" \
"../../../../cpu.srcs/sources_1/new/PC.v" \
"../../../../cpu.srcs/sources_1/new/IF.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
