// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rx_syms_q_V_address0,
        rx_syms_q_V_ce0,
        rx_syms_q_V_q0,
        rx_syms_i_V_address0,
        rx_syms_i_V_ce0,
        rx_syms_i_V_q0,
        decoded_bits_0_address0,
        decoded_bits_0_ce0,
        decoded_bits_0_we0,
        decoded_bits_0_d0,
        decoded_bits_1_address0,
        decoded_bits_1_ce0,
        decoded_bits_1_we0,
        decoded_bits_1_d0,
        preamble_errors_out,
        preamble_errors_out_ap_vld,
        grp_atan2_cordic_float_s_fu_678_p_din1,
        grp_atan2_cordic_float_s_fu_678_p_din2,
        grp_atan2_cordic_float_s_fu_678_p_dout0,
        grp_fu_3094_p_din0,
        grp_fu_3094_p_din1,
        grp_fu_3094_p_opcode,
        grp_fu_3094_p_dout0,
        grp_fu_3094_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] rx_syms_q_V_address0;
output   rx_syms_q_V_ce0;
input  [17:0] rx_syms_q_V_q0;
output  [8:0] rx_syms_i_V_address0;
output   rx_syms_i_V_ce0;
input  [17:0] rx_syms_i_V_q0;
output  [8:0] decoded_bits_0_address0;
output   decoded_bits_0_ce0;
output   decoded_bits_0_we0;
output  [4:0] decoded_bits_0_d0;
output  [8:0] decoded_bits_1_address0;
output   decoded_bits_1_ce0;
output   decoded_bits_1_we0;
output  [4:0] decoded_bits_1_d0;
output  [31:0] preamble_errors_out;
output   preamble_errors_out_ap_vld;
output  [31:0] grp_atan2_cordic_float_s_fu_678_p_din1;
output  [31:0] grp_atan2_cordic_float_s_fu_678_p_din2;
input  [31:0] grp_atan2_cordic_float_s_fu_678_p_dout0;
output  [31:0] grp_fu_3094_p_din0;
output  [31:0] grp_fu_3094_p_din1;
output  [1:0] grp_fu_3094_p_opcode;
input  [31:0] grp_fu_3094_p_dout0;
output   grp_fu_3094_p_ce;

reg ap_idle;
reg rx_syms_q_V_ce0;
reg rx_syms_i_V_ce0;
reg decoded_bits_0_ce0;
reg decoded_bits_0_we0;
reg decoded_bits_1_ce0;
reg decoded_bits_1_we0;
reg preamble_errors_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_state61_pp0_stage0_iter60;
wire    ap_block_state62_pp0_stage0_iter61;
wire    ap_block_state63_pp0_stage0_iter62;
wire    ap_block_state64_pp0_stage0_iter63;
wire    ap_block_state65_pp0_stage0_iter64;
wire    ap_block_state66_pp0_stage0_iter65;
wire    ap_block_state67_pp0_stage0_iter66;
wire    ap_block_state68_pp0_stage0_iter67;
wire    ap_block_state69_pp0_stage0_iter68;
wire    ap_block_state70_pp0_stage0_iter69;
wire    ap_block_state71_pp0_stage0_iter70;
wire    ap_block_state72_pp0_stage0_iter71;
wire    ap_block_state73_pp0_stage0_iter72;
wire    ap_block_state74_pp0_stage0_iter73;
wire    ap_block_state75_pp0_stage0_iter74;
wire    ap_block_state76_pp0_stage0_iter75;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln262_fu_365_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] g_bits_table_str_0_address0;
reg    g_bits_table_str_0_ce0;
wire   [4:0] g_bits_table_str_0_q0;
wire   [1:0] g_bits_table_str_0_address1;
reg    g_bits_table_str_0_ce1;
wire   [4:0] g_bits_table_str_0_q1;
wire   [1:0] g_bits_table_str_1_address0;
reg    g_bits_table_str_1_ce0;
wire   [4:0] g_bits_table_str_1_q0;
wire   [1:0] g_bits_table_str_1_address1;
reg    g_bits_table_str_1_ce1;
wire   [4:0] g_bits_table_str_1_q1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln262_reg_1716;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter1_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter2_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter3_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter4_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter5_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter6_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter7_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter8_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter9_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter10_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter11_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter12_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter13_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter14_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter15_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter16_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter17_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter18_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter19_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter20_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter21_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter22_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter23_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter24_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter25_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter26_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter27_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter28_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter29_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter30_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter31_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter32_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter33_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter34_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter35_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter36_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter37_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter38_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter39_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter40_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter41_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter42_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter43_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter44_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter45_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter46_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter47_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter48_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter49_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter50_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter51_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter52_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter53_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter54_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter55_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter56_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter57_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter58_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter59_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter60_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter61_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter62_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter63_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter64_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter65_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter66_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter67_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter68_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter69_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter70_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter71_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter72_reg;
reg   [0:0] icmp_ln262_reg_1716_pp0_iter73_reg;
wire   [63:0] k_cast222_fu_377_p1;
reg   [63:0] k_cast222_reg_1720;
reg   [63:0] k_cast222_reg_1720_pp0_iter1_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter2_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter3_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter4_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter5_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter6_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter7_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter8_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter9_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter10_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter11_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter12_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter13_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter14_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter15_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter16_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter17_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter18_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter19_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter20_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter21_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter22_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter23_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter24_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter25_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter26_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter27_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter28_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter29_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter30_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter31_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter32_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter33_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter34_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter35_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter36_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter37_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter38_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter39_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter40_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter41_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter42_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter43_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter44_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter45_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter46_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter47_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter48_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter49_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter50_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter51_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter52_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter53_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter54_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter55_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter56_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter57_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter58_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter59_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter60_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter61_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter62_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter63_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter64_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter65_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter66_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter67_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter68_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter69_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter70_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter71_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter72_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter73_reg;
reg   [63:0] k_cast222_reg_1720_pp0_iter74_reg;
wire   [0:0] icmp_ln281_fu_393_p2;
reg   [0:0] icmp_ln281_reg_1740;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter1_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter2_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter3_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter4_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter5_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter6_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter7_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter8_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter9_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter10_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter11_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter12_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter13_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter14_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter15_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter16_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter17_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter18_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter19_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter20_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter21_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter22_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter23_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter24_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter25_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter26_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter27_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter28_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter29_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter30_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter31_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter32_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter33_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter34_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter35_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter36_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter37_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter38_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter39_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter40_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter41_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter42_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter43_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter44_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter45_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter46_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter47_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter48_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter49_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter50_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter51_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter52_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter53_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter54_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter55_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter56_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter57_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter58_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter59_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter60_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter61_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter62_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter63_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter64_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter65_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter66_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter67_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter68_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter69_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter70_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter71_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter72_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter73_reg;
reg   [0:0] icmp_ln281_reg_1740_pp0_iter74_reg;
reg   [17:0] p_Val2_s_reg_1746;
reg   [0:0] p_Result_73_reg_1752;
reg   [0:0] p_Result_73_reg_1752_pp0_iter2_reg;
wire   [17:0] tmp_V_fu_412_p2;
reg   [17:0] tmp_V_reg_1758;
reg   [17:0] p_Val2_125_reg_1763;
reg   [0:0] p_Result_76_reg_1769;
reg   [0:0] p_Result_76_reg_1769_pp0_iter2_reg;
wire   [17:0] tmp_V_2_fu_426_p2;
reg   [17:0] tmp_V_2_reg_1775;
wire   [0:0] icmp_ln988_fu_432_p2;
reg   [0:0] icmp_ln988_reg_1780;
wire   [17:0] tmp_V_4_fu_437_p3;
reg   [17:0] tmp_V_4_reg_1785;
wire   [0:0] icmp_ln1011_fu_572_p2;
reg   [0:0] icmp_ln1011_reg_1790;
wire   [31:0] add_ln1011_fu_578_p2;
reg   [31:0] add_ln1011_reg_1795;
wire   [31:0] sub_ln1012_fu_584_p2;
reg   [31:0] sub_ln1012_reg_1800;
wire   [0:0] and_ln1002_fu_590_p2;
reg   [0:0] and_ln1002_reg_1805;
wire   [7:0] trunc_ln996_fu_596_p1;
reg   [7:0] trunc_ln996_reg_1810;
wire   [0:0] icmp_ln988_1_fu_600_p2;
reg   [0:0] icmp_ln988_1_reg_1815;
wire   [17:0] tmp_V_5_fu_605_p3;
reg   [17:0] tmp_V_5_reg_1820;
wire   [0:0] icmp_ln1011_1_fu_740_p2;
reg   [0:0] icmp_ln1011_1_reg_1825;
wire   [31:0] add_ln1011_1_fu_746_p2;
reg   [31:0] add_ln1011_1_reg_1830;
wire   [31:0] sub_ln1012_1_fu_752_p2;
reg   [31:0] sub_ln1012_1_reg_1835;
wire   [0:0] and_ln1002_1_fu_758_p2;
reg   [0:0] and_ln1002_1_reg_1840;
wire   [7:0] trunc_ln996_1_fu_764_p1;
reg   [7:0] trunc_ln996_1_reg_1845;
wire   [31:0] select_ln988_fu_873_p3;
reg   [31:0] select_ln988_reg_1850;
wire   [31:0] select_ln988_1_fu_985_p3;
reg   [31:0] select_ln988_1_reg_1855;
reg   [31:0] rx_phase_rad_reg_1860;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter56_reg;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter57_reg;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter58_reg;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter59_reg;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter60_reg;
reg   [31:0] rx_phase_rad_reg_1860_pp0_iter61_reg;
reg   [31:0] x_assign_4_reg_1868;
wire   [31:0] bitcast_ln354_fu_1011_p1;
reg   [31:0] bitcast_ln354_reg_1873;
reg   [31:0] bitcast_ln354_reg_1873_pp0_iter62_reg;
reg   [31:0] bitcast_ln354_reg_1873_pp0_iter63_reg;
reg   [31:0] bitcast_ln354_reg_1873_pp0_iter64_reg;
wire   [0:0] icmp_ln270_fu_1026_p2;
reg   [0:0] icmp_ln270_reg_1880;
reg   [0:0] icmp_ln270_reg_1880_pp0_iter62_reg;
reg   [0:0] icmp_ln270_reg_1880_pp0_iter63_reg;
reg   [0:0] icmp_ln270_reg_1880_pp0_iter64_reg;
wire   [0:0] icmp_ln270_1_fu_1032_p2;
reg   [0:0] icmp_ln270_1_reg_1885;
reg   [0:0] icmp_ln270_1_reg_1885_pp0_iter62_reg;
reg   [0:0] icmp_ln270_1_reg_1885_pp0_iter63_reg;
reg   [0:0] icmp_ln270_1_reg_1885_pp0_iter64_reg;
wire   [31:0] grp_fu_280_p2;
reg   [31:0] x_assign_4_1_reg_1890;
wire   [31:0] bitcast_ln354_1_fu_1057_p1;
reg   [31:0] bitcast_ln354_1_reg_1895;
reg   [31:0] bitcast_ln354_1_reg_1895_pp0_iter64_reg;
reg   [31:0] bitcast_ln354_1_reg_1895_pp0_iter65_reg;
reg   [31:0] bitcast_ln354_1_reg_1895_pp0_iter66_reg;
wire   [0:0] icmp_ln270_2_fu_1072_p2;
reg   [0:0] icmp_ln270_2_reg_1902;
reg   [0:0] icmp_ln270_2_reg_1902_pp0_iter64_reg;
reg   [0:0] icmp_ln270_2_reg_1902_pp0_iter65_reg;
reg   [0:0] icmp_ln270_2_reg_1902_pp0_iter66_reg;
wire   [0:0] icmp_ln270_3_fu_1078_p2;
reg   [0:0] icmp_ln270_3_reg_1907;
reg   [0:0] icmp_ln270_3_reg_1907_pp0_iter64_reg;
reg   [0:0] icmp_ln270_3_reg_1907_pp0_iter65_reg;
reg   [0:0] icmp_ln270_3_reg_1907_pp0_iter66_reg;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] x_assign_4_2_reg_1912;
wire   [31:0] select_ln270_fu_1094_p3;
reg   [31:0] select_ln270_reg_1917;
reg   [31:0] select_ln270_reg_1917_pp0_iter66_reg;
wire   [31:0] bitcast_ln354_2_fu_1120_p1;
reg   [31:0] bitcast_ln354_2_reg_1924;
reg   [31:0] bitcast_ln354_2_reg_1924_pp0_iter66_reg;
reg   [31:0] bitcast_ln354_2_reg_1924_pp0_iter67_reg;
reg   [31:0] bitcast_ln354_2_reg_1924_pp0_iter68_reg;
wire   [0:0] icmp_ln270_4_fu_1135_p2;
reg   [0:0] icmp_ln270_4_reg_1931;
reg   [0:0] icmp_ln270_4_reg_1931_pp0_iter66_reg;
reg   [0:0] icmp_ln270_4_reg_1931_pp0_iter67_reg;
reg   [0:0] icmp_ln270_4_reg_1931_pp0_iter68_reg;
wire   [0:0] icmp_ln270_5_fu_1141_p2;
reg   [0:0] icmp_ln270_5_reg_1936;
reg   [0:0] icmp_ln270_5_reg_1936_pp0_iter66_reg;
reg   [0:0] icmp_ln270_5_reg_1936_pp0_iter67_reg;
reg   [0:0] icmp_ln270_5_reg_1936_pp0_iter68_reg;
wire   [31:0] grp_fu_295_p2;
reg   [31:0] x_assign_4_3_reg_1941;
wire   [31:0] select_ln271_fu_1188_p3;
reg   [31:0] select_ln271_reg_1946;
reg   [31:0] select_ln271_reg_1946_pp0_iter68_reg;
wire   [31:0] select_ln270_1_fu_1205_p3;
reg   [31:0] select_ln270_1_reg_1953;
reg   [31:0] select_ln270_1_reg_1953_pp0_iter68_reg;
wire   [31:0] bitcast_ln354_3_fu_1231_p1;
reg   [31:0] bitcast_ln354_3_reg_1960;
reg   [31:0] bitcast_ln354_3_reg_1960_pp0_iter68_reg;
reg   [31:0] bitcast_ln354_3_reg_1960_pp0_iter69_reg;
reg   [31:0] bitcast_ln354_3_reg_1960_pp0_iter70_reg;
wire   [0:0] icmp_ln270_6_fu_1246_p2;
reg   [0:0] icmp_ln270_6_reg_1967;
reg   [0:0] icmp_ln270_6_reg_1967_pp0_iter68_reg;
reg   [0:0] icmp_ln270_6_reg_1967_pp0_iter69_reg;
reg   [0:0] icmp_ln270_6_reg_1967_pp0_iter70_reg;
wire   [0:0] icmp_ln270_7_fu_1252_p2;
reg   [0:0] icmp_ln270_7_reg_1972;
reg   [0:0] icmp_ln270_7_reg_1972_pp0_iter68_reg;
reg   [0:0] icmp_ln270_7_reg_1972_pp0_iter69_reg;
reg   [0:0] icmp_ln270_7_reg_1972_pp0_iter70_reg;
wire   [0:0] and_ln271_2_fu_1334_p2;
reg   [0:0] and_ln271_2_reg_1977;
reg   [0:0] and_ln271_2_reg_1977_pp0_iter70_reg;
reg   [0:0] and_ln271_2_reg_1977_pp0_iter71_reg;
reg   [0:0] and_ln271_2_reg_1977_pp0_iter72_reg;
wire   [31:0] select_ln271_1_fu_1340_p3;
reg   [31:0] select_ln271_1_reg_1982;
reg   [31:0] select_ln271_1_reg_1982_pp0_iter70_reg;
wire   [31:0] select_ln270_2_fu_1356_p3;
reg   [31:0] select_ln270_2_reg_1989;
reg   [31:0] select_ln270_2_reg_1989_pp0_iter70_reg;
wire   [0:0] and_ln271_4_fu_1439_p2;
reg   [0:0] and_ln271_4_reg_1996;
reg   [0:0] and_ln271_4_reg_1996_pp0_iter72_reg;
wire   [31:0] select_ln271_2_fu_1445_p3;
reg   [31:0] select_ln271_2_reg_2001;
wire   [31:0] select_ln270_3_fu_1461_p3;
reg   [31:0] select_ln270_3_reg_2007;
wire   [0:0] icmp_ln271_10_fu_1502_p2;
reg   [0:0] icmp_ln271_10_reg_2013;
wire   [0:0] icmp_ln271_11_fu_1508_p2;
reg   [0:0] icmp_ln271_11_reg_2018;
wire   [0:0] icmp_ln271_12_fu_1514_p2;
reg   [0:0] icmp_ln271_12_reg_2023;
wire   [0:0] icmp_ln271_13_fu_1520_p2;
reg   [0:0] icmp_ln271_13_reg_2028;
wire   [1:0] select_ln271_4_fu_1562_p3;
reg   [1:0] select_ln271_4_reg_2033;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln277_fu_1570_p1;
wire   [63:0] zext_ln289_fu_1639_p1;
reg   [31:0] preamble_errors_fu_150;
wire   [31:0] preamble_errors_3_fu_1684_p3;
wire    ap_loop_init;
reg   [9:0] k_fu_154;
wire   [9:0] add_ln262_fu_371_p2;
reg   [9:0] ap_sig_allocacmp_k_1;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] grp_fu_290_p1;
wire   [31:0] grp_fu_300_p1;
wire   [31:0] grp_fu_305_p1;
wire   [31:0] grp_fu_310_p1;
wire   [3:0] tmp_56_fu_383_p4;
reg   [17:0] p_Result_s_fu_442_p4;
wire   [31:0] p_Result_74_fu_452_p3;
reg   [31:0] l_fu_460_p3;
wire   [31:0] sub_ln997_fu_468_p2;
wire   [31:0] lsb_index_fu_478_p2;
wire   [30:0] tmp_fu_484_p4;
wire   [4:0] trunc_ln1000_fu_500_p1;
wire   [4:0] sub_ln1000_fu_504_p2;
wire   [17:0] zext_ln1000_fu_510_p1;
wire   [17:0] lshr_ln1000_fu_514_p2;
wire   [17:0] p_Result_59_fu_520_p2;
wire   [0:0] tmp_50_fu_532_p3;
wire   [0:0] icmp_ln999_fu_494_p2;
wire   [0:0] icmp_ln1000_fu_526_p2;
wire   [17:0] trunc_ln997_fu_474_p1;
wire   [17:0] add_ln1002_fu_552_p2;
wire   [0:0] p_Result_60_fu_558_p3;
wire   [0:0] and_ln999_fu_546_p2;
wire   [0:0] a_fu_566_p2;
wire   [0:0] xor_ln1002_fu_540_p2;
reg   [17:0] p_Result_65_fu_610_p4;
wire   [31:0] p_Result_77_fu_620_p3;
reg   [31:0] l_1_fu_628_p3;
wire   [31:0] sub_ln997_1_fu_636_p2;
wire   [31:0] lsb_index_1_fu_646_p2;
wire   [30:0] tmp_53_fu_652_p4;
wire   [4:0] trunc_ln1000_1_fu_668_p1;
wire   [4:0] sub_ln1000_1_fu_672_p2;
wire   [17:0] zext_ln1000_1_fu_678_p1;
wire   [17:0] lshr_ln1000_1_fu_682_p2;
wire   [17:0] p_Result_68_fu_688_p2;
wire   [0:0] tmp_54_fu_700_p3;
wire   [0:0] icmp_ln999_1_fu_662_p2;
wire   [0:0] icmp_ln1000_1_fu_694_p2;
wire   [17:0] trunc_ln997_1_fu_642_p1;
wire   [17:0] add_ln1002_1_fu_720_p2;
wire   [0:0] p_Result_70_fu_726_p3;
wire   [0:0] and_ln999_1_fu_714_p2;
wire   [0:0] a_1_fu_734_p2;
wire   [0:0] xor_ln1002_1_fu_708_p2;
wire   [63:0] zext_ln1010_fu_768_p1;
wire   [63:0] zext_ln1011_fu_771_p1;
wire   [63:0] zext_ln1012_fu_780_p1;
wire   [63:0] lshr_ln1011_fu_774_p2;
wire   [63:0] shl_ln1012_fu_783_p2;
wire   [63:0] m_3_fu_789_p3;
wire   [63:0] zext_ln1014_fu_796_p1;
wire   [63:0] m_4_fu_799_p2;
wire   [62:0] m_fu_805_p4;
wire   [0:0] p_Result_61_fu_819_p3;
wire   [7:0] sub_ln1017_fu_835_p2;
wire   [7:0] select_ln996_fu_827_p3;
wire   [7:0] add_ln1017_fu_840_p2;
wire   [63:0] zext_ln1015_fu_815_p1;
wire   [8:0] tmp_7_fu_846_p3;
wire   [63:0] p_Result_75_fu_853_p5;
wire   [31:0] LD_fu_865_p1;
wire   [31:0] bitcast_ln756_fu_869_p1;
wire   [63:0] zext_ln1010_1_fu_880_p1;
wire   [63:0] zext_ln1011_1_fu_883_p1;
wire   [63:0] zext_ln1012_1_fu_892_p1;
wire   [63:0] lshr_ln1011_1_fu_886_p2;
wire   [63:0] shl_ln1012_1_fu_895_p2;
wire   [63:0] m_7_fu_901_p3;
wire   [63:0] zext_ln1014_1_fu_908_p1;
wire   [63:0] m_8_fu_911_p2;
wire   [62:0] m_10_fu_917_p4;
wire   [0:0] p_Result_71_fu_931_p3;
wire   [7:0] sub_ln1017_1_fu_947_p2;
wire   [7:0] select_ln996_1_fu_939_p3;
wire   [7:0] add_ln1017_1_fu_952_p2;
wire   [63:0] zext_ln1015_1_fu_927_p1;
wire   [8:0] tmp_8_fu_958_p3;
wire   [63:0] p_Result_78_fu_965_p5;
wire   [31:0] LD_1_fu_977_p1;
wire   [31:0] bitcast_ln756_1_fu_981_p1;
wire   [31:0] bitcast_ln315_fu_992_p1;
wire   [30:0] trunc_ln368_fu_995_p1;
wire   [31:0] p_Result_s_100_fu_1003_p3;
wire   [7:0] tmp_4_fu_1016_p4;
wire   [22:0] trunc_ln270_fu_999_p1;
wire   [31:0] bitcast_ln315_1_fu_1038_p1;
wire   [30:0] trunc_ln368_1_fu_1041_p1;
wire   [31:0] p_Result_393_1_fu_1049_p3;
wire   [7:0] tmp_s_fu_1062_p4;
wire   [22:0] trunc_ln270_1_fu_1045_p1;
wire   [0:0] or_ln270_fu_1084_p2;
wire   [0:0] grp_fu_315_p2;
wire   [0:0] and_ln270_fu_1088_p2;
wire   [31:0] grp_fu_290_p2;
wire   [31:0] bitcast_ln315_2_fu_1101_p1;
wire   [30:0] trunc_ln368_2_fu_1104_p1;
wire   [31:0] p_Result_393_2_fu_1112_p3;
wire   [7:0] tmp_18_fu_1125_p4;
wire   [22:0] trunc_ln270_2_fu_1108_p1;
wire   [31:0] bitcast_ln271_fu_1147_p1;
wire   [7:0] tmp_11_fu_1150_p4;
wire   [22:0] trunc_ln271_fu_1160_p1;
wire   [0:0] icmp_ln271_1_fu_1170_p2;
wire   [0:0] icmp_ln271_fu_1164_p2;
wire   [0:0] or_ln271_1_fu_1176_p2;
wire   [0:0] grp_fu_320_p2;
wire   [0:0] and_ln271_fu_1182_p2;
wire   [0:0] or_ln270_1_fu_1195_p2;
wire   [0:0] grp_fu_325_p2;
wire   [0:0] and_ln270_1_fu_1199_p2;
wire   [31:0] grp_fu_300_p2;
wire   [31:0] bitcast_ln315_3_fu_1212_p1;
wire   [30:0] trunc_ln368_3_fu_1215_p1;
wire   [31:0] p_Result_393_3_fu_1223_p3;
wire   [7:0] tmp_23_fu_1236_p4;
wire   [22:0] trunc_ln270_3_fu_1219_p1;
wire   [31:0] bitcast_ln271_1_fu_1258_p1;
wire   [31:0] bitcast_ln271_2_fu_1275_p1;
wire   [7:0] tmp_15_fu_1261_p4;
wire   [22:0] trunc_ln271_1_fu_1271_p1;
wire   [0:0] icmp_ln271_3_fu_1298_p2;
wire   [0:0] icmp_ln271_2_fu_1292_p2;
wire   [7:0] tmp_16_fu_1278_p4;
wire   [22:0] trunc_ln271_2_fu_1288_p1;
wire   [0:0] icmp_ln271_5_fu_1316_p2;
wire   [0:0] icmp_ln271_4_fu_1310_p2;
wire   [0:0] or_ln271_3_fu_1322_p2;
wire   [0:0] or_ln271_2_fu_1304_p2;
wire   [0:0] and_ln271_1_fu_1328_p2;
wire   [0:0] grp_fu_330_p2;
wire   [0:0] or_ln270_2_fu_1346_p2;
wire   [0:0] grp_fu_334_p2;
wire   [0:0] and_ln270_2_fu_1350_p2;
wire   [31:0] grp_fu_305_p2;
wire   [31:0] bitcast_ln271_3_fu_1363_p1;
wire   [31:0] bitcast_ln271_4_fu_1380_p1;
wire   [7:0] tmp_20_fu_1366_p4;
wire   [22:0] trunc_ln271_3_fu_1376_p1;
wire   [0:0] icmp_ln271_7_fu_1403_p2;
wire   [0:0] icmp_ln271_6_fu_1397_p2;
wire   [7:0] tmp_21_fu_1383_p4;
wire   [22:0] trunc_ln271_4_fu_1393_p1;
wire   [0:0] icmp_ln271_9_fu_1421_p2;
wire   [0:0] icmp_ln271_8_fu_1415_p2;
wire   [0:0] or_ln271_5_fu_1427_p2;
wire   [0:0] or_ln271_4_fu_1409_p2;
wire   [0:0] and_ln271_3_fu_1433_p2;
wire   [0:0] grp_fu_339_p2;
wire   [0:0] or_ln270_3_fu_1451_p2;
wire   [0:0] grp_fu_343_p2;
wire   [0:0] and_ln270_3_fu_1455_p2;
wire   [31:0] grp_fu_310_p2;
wire   [31:0] bitcast_ln271_5_fu_1468_p1;
wire   [31:0] bitcast_ln271_6_fu_1485_p1;
wire   [7:0] tmp_25_fu_1471_p4;
wire   [22:0] trunc_ln271_5_fu_1481_p1;
wire   [7:0] tmp_26_fu_1488_p4;
wire   [22:0] trunc_ln271_6_fu_1498_p1;
wire   [0:0] or_ln271_7_fu_1533_p2;
wire   [0:0] or_ln271_6_fu_1529_p2;
wire   [0:0] and_ln271_5_fu_1537_p2;
wire   [0:0] grp_fu_348_p2;
wire   [0:0] and_ln271_6_fu_1543_p2;
wire   [0:0] or_ln271_fu_1557_p2;
wire   [1:0] select_ln271_3_fu_1549_p3;
wire   [1:0] zext_ln269_fu_1526_p1;
wire   [63:0] lshr_ln285_fu_1575_p2;
wire   [0:0] trunc_ln285_fu_1580_p1;
wire   [63:0] lshr_ln285_1_fu_1588_p2;
wire   [0:0] trunc_ln285_1_fu_1593_p1;
wire   [1:0] zext_ln285_fu_1584_p1;
wire   [63:0] lshr_ln287_fu_1605_p2;
wire   [0:0] trunc_ln287_fu_1610_p1;
wire   [63:0] lshr_ln287_1_fu_1622_p2;
wire   [0:0] trunc_ln287_1_fu_1627_p1;
wire   [1:0] select_ln287_fu_1614_p3;
wire   [1:0] ideal_idx_fu_1597_p3;
wire   [1:0] ideal_idx_1_fu_1631_p3;
wire   [31:0] preamble_errors_1_fu_1660_p2;
wire   [0:0] icmp_ln289_fu_1648_p2;
wire   [0:0] and_ln290_fu_1673_p2;
wire   [0:0] icmp_ln290_fu_1654_p2;
wire   [0:0] and_ln290_1_fu_1678_p2;
wire   [31:0] preamble_errors_2_fu_1666_p3;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_0_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
g_bits_table_str_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_bits_table_str_0_address0),
    .ce0(g_bits_table_str_0_ce0),
    .q0(g_bits_table_str_0_q0),
    .address1(g_bits_table_str_0_address1),
    .ce1(g_bits_table_str_0_ce1),
    .q1(g_bits_table_str_0_q1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_1_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
g_bits_table_str_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_bits_table_str_1_address0),
    .ce0(g_bits_table_str_1_ce0),
    .q0(g_bits_table_str_1_q0),
    .address1(g_bits_table_str_1_address1),
    .ce1(g_bits_table_str_1_ce1),
    .q1(g_bits_table_str_1_q1)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rx_phase_rad_reg_1860_pp0_iter57_reg),
    .din1(32'd1070753920),
    .ce(1'b1),
    .dout(grp_fu_280_p2)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rx_phase_rad_reg_1860_pp0_iter59_reg),
    .din1(32'd3218237440),
    .ce(1'b1),
    .dout(grp_fu_285_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rx_phase_rad_reg_1860_pp0_iter61_reg),
    .din1(32'd1061752832),
    .ce(1'b1),
    .dout(grp_fu_295_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_300_p1),
    .ce(1'b1),
    .dout(grp_fu_300_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_305_p1),
    .ce(1'b1),
    .dout(grp_fu_305_p2)
);

qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_5_full_dsp_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1086918619),
    .din1(grp_fu_310_p1),
    .ce(1'b1),
    .dout(grp_fu_310_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_reg_1873_pp0_iter63_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_315_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln270_reg_1917),
    .din1(32'd1148846080),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_320_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_1_reg_1895_pp0_iter65_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_325_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln270_1_reg_1953),
    .din1(select_ln271_reg_1946),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_330_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_2_reg_1924_pp0_iter67_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_334_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln270_2_reg_1989),
    .din1(select_ln271_1_reg_1982),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_339_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln354_3_reg_1960_pp0_iter69_reg),
    .din1(32'd1078530011),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_343_p2)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln270_3_reg_2007),
    .din1(select_ln271_2_reg_2001),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_348_p2)
);

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter74_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln262_fu_365_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_154 <= add_ln262_fu_371_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_154 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            preamble_errors_fu_150 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter75 == 1'b1)) begin
            preamble_errors_fu_150 <= preamble_errors_3_fu_1684_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1011_1_reg_1830 <= add_ln1011_1_fu_746_p2;
        add_ln1011_reg_1795 <= add_ln1011_fu_578_p2;
        and_ln1002_1_reg_1840 <= and_ln1002_1_fu_758_p2;
        and_ln1002_reg_1805 <= and_ln1002_fu_590_p2;
        and_ln271_2_reg_1977 <= and_ln271_2_fu_1334_p2;
        and_ln271_2_reg_1977_pp0_iter70_reg <= and_ln271_2_reg_1977;
        and_ln271_2_reg_1977_pp0_iter71_reg <= and_ln271_2_reg_1977_pp0_iter70_reg;
        and_ln271_2_reg_1977_pp0_iter72_reg <= and_ln271_2_reg_1977_pp0_iter71_reg;
        and_ln271_4_reg_1996 <= and_ln271_4_fu_1439_p2;
        and_ln271_4_reg_1996_pp0_iter72_reg <= and_ln271_4_reg_1996;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln354_1_reg_1895[30 : 0] <= bitcast_ln354_1_fu_1057_p1[30 : 0];
        bitcast_ln354_1_reg_1895_pp0_iter64_reg[30 : 0] <= bitcast_ln354_1_reg_1895[30 : 0];
        bitcast_ln354_1_reg_1895_pp0_iter65_reg[30 : 0] <= bitcast_ln354_1_reg_1895_pp0_iter64_reg[30 : 0];
        bitcast_ln354_1_reg_1895_pp0_iter66_reg[30 : 0] <= bitcast_ln354_1_reg_1895_pp0_iter65_reg[30 : 0];
        bitcast_ln354_2_reg_1924[30 : 0] <= bitcast_ln354_2_fu_1120_p1[30 : 0];
        bitcast_ln354_2_reg_1924_pp0_iter66_reg[30 : 0] <= bitcast_ln354_2_reg_1924[30 : 0];
        bitcast_ln354_2_reg_1924_pp0_iter67_reg[30 : 0] <= bitcast_ln354_2_reg_1924_pp0_iter66_reg[30 : 0];
        bitcast_ln354_2_reg_1924_pp0_iter68_reg[30 : 0] <= bitcast_ln354_2_reg_1924_pp0_iter67_reg[30 : 0];
        bitcast_ln354_3_reg_1960[30 : 0] <= bitcast_ln354_3_fu_1231_p1[30 : 0];
        bitcast_ln354_3_reg_1960_pp0_iter68_reg[30 : 0] <= bitcast_ln354_3_reg_1960[30 : 0];
        bitcast_ln354_3_reg_1960_pp0_iter69_reg[30 : 0] <= bitcast_ln354_3_reg_1960_pp0_iter68_reg[30 : 0];
        bitcast_ln354_3_reg_1960_pp0_iter70_reg[30 : 0] <= bitcast_ln354_3_reg_1960_pp0_iter69_reg[30 : 0];
        bitcast_ln354_reg_1873[30 : 0] <= bitcast_ln354_fu_1011_p1[30 : 0];
        bitcast_ln354_reg_1873_pp0_iter62_reg[30 : 0] <= bitcast_ln354_reg_1873[30 : 0];
        bitcast_ln354_reg_1873_pp0_iter63_reg[30 : 0] <= bitcast_ln354_reg_1873_pp0_iter62_reg[30 : 0];
        bitcast_ln354_reg_1873_pp0_iter64_reg[30 : 0] <= bitcast_ln354_reg_1873_pp0_iter63_reg[30 : 0];
        icmp_ln1011_1_reg_1825 <= icmp_ln1011_1_fu_740_p2;
        icmp_ln1011_reg_1790 <= icmp_ln1011_fu_572_p2;
        icmp_ln262_reg_1716_pp0_iter10_reg <= icmp_ln262_reg_1716_pp0_iter9_reg;
        icmp_ln262_reg_1716_pp0_iter11_reg <= icmp_ln262_reg_1716_pp0_iter10_reg;
        icmp_ln262_reg_1716_pp0_iter12_reg <= icmp_ln262_reg_1716_pp0_iter11_reg;
        icmp_ln262_reg_1716_pp0_iter13_reg <= icmp_ln262_reg_1716_pp0_iter12_reg;
        icmp_ln262_reg_1716_pp0_iter14_reg <= icmp_ln262_reg_1716_pp0_iter13_reg;
        icmp_ln262_reg_1716_pp0_iter15_reg <= icmp_ln262_reg_1716_pp0_iter14_reg;
        icmp_ln262_reg_1716_pp0_iter16_reg <= icmp_ln262_reg_1716_pp0_iter15_reg;
        icmp_ln262_reg_1716_pp0_iter17_reg <= icmp_ln262_reg_1716_pp0_iter16_reg;
        icmp_ln262_reg_1716_pp0_iter18_reg <= icmp_ln262_reg_1716_pp0_iter17_reg;
        icmp_ln262_reg_1716_pp0_iter19_reg <= icmp_ln262_reg_1716_pp0_iter18_reg;
        icmp_ln262_reg_1716_pp0_iter20_reg <= icmp_ln262_reg_1716_pp0_iter19_reg;
        icmp_ln262_reg_1716_pp0_iter21_reg <= icmp_ln262_reg_1716_pp0_iter20_reg;
        icmp_ln262_reg_1716_pp0_iter22_reg <= icmp_ln262_reg_1716_pp0_iter21_reg;
        icmp_ln262_reg_1716_pp0_iter23_reg <= icmp_ln262_reg_1716_pp0_iter22_reg;
        icmp_ln262_reg_1716_pp0_iter24_reg <= icmp_ln262_reg_1716_pp0_iter23_reg;
        icmp_ln262_reg_1716_pp0_iter25_reg <= icmp_ln262_reg_1716_pp0_iter24_reg;
        icmp_ln262_reg_1716_pp0_iter26_reg <= icmp_ln262_reg_1716_pp0_iter25_reg;
        icmp_ln262_reg_1716_pp0_iter27_reg <= icmp_ln262_reg_1716_pp0_iter26_reg;
        icmp_ln262_reg_1716_pp0_iter28_reg <= icmp_ln262_reg_1716_pp0_iter27_reg;
        icmp_ln262_reg_1716_pp0_iter29_reg <= icmp_ln262_reg_1716_pp0_iter28_reg;
        icmp_ln262_reg_1716_pp0_iter2_reg <= icmp_ln262_reg_1716_pp0_iter1_reg;
        icmp_ln262_reg_1716_pp0_iter30_reg <= icmp_ln262_reg_1716_pp0_iter29_reg;
        icmp_ln262_reg_1716_pp0_iter31_reg <= icmp_ln262_reg_1716_pp0_iter30_reg;
        icmp_ln262_reg_1716_pp0_iter32_reg <= icmp_ln262_reg_1716_pp0_iter31_reg;
        icmp_ln262_reg_1716_pp0_iter33_reg <= icmp_ln262_reg_1716_pp0_iter32_reg;
        icmp_ln262_reg_1716_pp0_iter34_reg <= icmp_ln262_reg_1716_pp0_iter33_reg;
        icmp_ln262_reg_1716_pp0_iter35_reg <= icmp_ln262_reg_1716_pp0_iter34_reg;
        icmp_ln262_reg_1716_pp0_iter36_reg <= icmp_ln262_reg_1716_pp0_iter35_reg;
        icmp_ln262_reg_1716_pp0_iter37_reg <= icmp_ln262_reg_1716_pp0_iter36_reg;
        icmp_ln262_reg_1716_pp0_iter38_reg <= icmp_ln262_reg_1716_pp0_iter37_reg;
        icmp_ln262_reg_1716_pp0_iter39_reg <= icmp_ln262_reg_1716_pp0_iter38_reg;
        icmp_ln262_reg_1716_pp0_iter3_reg <= icmp_ln262_reg_1716_pp0_iter2_reg;
        icmp_ln262_reg_1716_pp0_iter40_reg <= icmp_ln262_reg_1716_pp0_iter39_reg;
        icmp_ln262_reg_1716_pp0_iter41_reg <= icmp_ln262_reg_1716_pp0_iter40_reg;
        icmp_ln262_reg_1716_pp0_iter42_reg <= icmp_ln262_reg_1716_pp0_iter41_reg;
        icmp_ln262_reg_1716_pp0_iter43_reg <= icmp_ln262_reg_1716_pp0_iter42_reg;
        icmp_ln262_reg_1716_pp0_iter44_reg <= icmp_ln262_reg_1716_pp0_iter43_reg;
        icmp_ln262_reg_1716_pp0_iter45_reg <= icmp_ln262_reg_1716_pp0_iter44_reg;
        icmp_ln262_reg_1716_pp0_iter46_reg <= icmp_ln262_reg_1716_pp0_iter45_reg;
        icmp_ln262_reg_1716_pp0_iter47_reg <= icmp_ln262_reg_1716_pp0_iter46_reg;
        icmp_ln262_reg_1716_pp0_iter48_reg <= icmp_ln262_reg_1716_pp0_iter47_reg;
        icmp_ln262_reg_1716_pp0_iter49_reg <= icmp_ln262_reg_1716_pp0_iter48_reg;
        icmp_ln262_reg_1716_pp0_iter4_reg <= icmp_ln262_reg_1716_pp0_iter3_reg;
        icmp_ln262_reg_1716_pp0_iter50_reg <= icmp_ln262_reg_1716_pp0_iter49_reg;
        icmp_ln262_reg_1716_pp0_iter51_reg <= icmp_ln262_reg_1716_pp0_iter50_reg;
        icmp_ln262_reg_1716_pp0_iter52_reg <= icmp_ln262_reg_1716_pp0_iter51_reg;
        icmp_ln262_reg_1716_pp0_iter53_reg <= icmp_ln262_reg_1716_pp0_iter52_reg;
        icmp_ln262_reg_1716_pp0_iter54_reg <= icmp_ln262_reg_1716_pp0_iter53_reg;
        icmp_ln262_reg_1716_pp0_iter55_reg <= icmp_ln262_reg_1716_pp0_iter54_reg;
        icmp_ln262_reg_1716_pp0_iter56_reg <= icmp_ln262_reg_1716_pp0_iter55_reg;
        icmp_ln262_reg_1716_pp0_iter57_reg <= icmp_ln262_reg_1716_pp0_iter56_reg;
        icmp_ln262_reg_1716_pp0_iter58_reg <= icmp_ln262_reg_1716_pp0_iter57_reg;
        icmp_ln262_reg_1716_pp0_iter59_reg <= icmp_ln262_reg_1716_pp0_iter58_reg;
        icmp_ln262_reg_1716_pp0_iter5_reg <= icmp_ln262_reg_1716_pp0_iter4_reg;
        icmp_ln262_reg_1716_pp0_iter60_reg <= icmp_ln262_reg_1716_pp0_iter59_reg;
        icmp_ln262_reg_1716_pp0_iter61_reg <= icmp_ln262_reg_1716_pp0_iter60_reg;
        icmp_ln262_reg_1716_pp0_iter62_reg <= icmp_ln262_reg_1716_pp0_iter61_reg;
        icmp_ln262_reg_1716_pp0_iter63_reg <= icmp_ln262_reg_1716_pp0_iter62_reg;
        icmp_ln262_reg_1716_pp0_iter64_reg <= icmp_ln262_reg_1716_pp0_iter63_reg;
        icmp_ln262_reg_1716_pp0_iter65_reg <= icmp_ln262_reg_1716_pp0_iter64_reg;
        icmp_ln262_reg_1716_pp0_iter66_reg <= icmp_ln262_reg_1716_pp0_iter65_reg;
        icmp_ln262_reg_1716_pp0_iter67_reg <= icmp_ln262_reg_1716_pp0_iter66_reg;
        icmp_ln262_reg_1716_pp0_iter68_reg <= icmp_ln262_reg_1716_pp0_iter67_reg;
        icmp_ln262_reg_1716_pp0_iter69_reg <= icmp_ln262_reg_1716_pp0_iter68_reg;
        icmp_ln262_reg_1716_pp0_iter6_reg <= icmp_ln262_reg_1716_pp0_iter5_reg;
        icmp_ln262_reg_1716_pp0_iter70_reg <= icmp_ln262_reg_1716_pp0_iter69_reg;
        icmp_ln262_reg_1716_pp0_iter71_reg <= icmp_ln262_reg_1716_pp0_iter70_reg;
        icmp_ln262_reg_1716_pp0_iter72_reg <= icmp_ln262_reg_1716_pp0_iter71_reg;
        icmp_ln262_reg_1716_pp0_iter73_reg <= icmp_ln262_reg_1716_pp0_iter72_reg;
        icmp_ln262_reg_1716_pp0_iter7_reg <= icmp_ln262_reg_1716_pp0_iter6_reg;
        icmp_ln262_reg_1716_pp0_iter8_reg <= icmp_ln262_reg_1716_pp0_iter7_reg;
        icmp_ln262_reg_1716_pp0_iter9_reg <= icmp_ln262_reg_1716_pp0_iter8_reg;
        icmp_ln270_1_reg_1885 <= icmp_ln270_1_fu_1032_p2;
        icmp_ln270_1_reg_1885_pp0_iter62_reg <= icmp_ln270_1_reg_1885;
        icmp_ln270_1_reg_1885_pp0_iter63_reg <= icmp_ln270_1_reg_1885_pp0_iter62_reg;
        icmp_ln270_1_reg_1885_pp0_iter64_reg <= icmp_ln270_1_reg_1885_pp0_iter63_reg;
        icmp_ln270_2_reg_1902 <= icmp_ln270_2_fu_1072_p2;
        icmp_ln270_2_reg_1902_pp0_iter64_reg <= icmp_ln270_2_reg_1902;
        icmp_ln270_2_reg_1902_pp0_iter65_reg <= icmp_ln270_2_reg_1902_pp0_iter64_reg;
        icmp_ln270_2_reg_1902_pp0_iter66_reg <= icmp_ln270_2_reg_1902_pp0_iter65_reg;
        icmp_ln270_3_reg_1907 <= icmp_ln270_3_fu_1078_p2;
        icmp_ln270_3_reg_1907_pp0_iter64_reg <= icmp_ln270_3_reg_1907;
        icmp_ln270_3_reg_1907_pp0_iter65_reg <= icmp_ln270_3_reg_1907_pp0_iter64_reg;
        icmp_ln270_3_reg_1907_pp0_iter66_reg <= icmp_ln270_3_reg_1907_pp0_iter65_reg;
        icmp_ln270_4_reg_1931 <= icmp_ln270_4_fu_1135_p2;
        icmp_ln270_4_reg_1931_pp0_iter66_reg <= icmp_ln270_4_reg_1931;
        icmp_ln270_4_reg_1931_pp0_iter67_reg <= icmp_ln270_4_reg_1931_pp0_iter66_reg;
        icmp_ln270_4_reg_1931_pp0_iter68_reg <= icmp_ln270_4_reg_1931_pp0_iter67_reg;
        icmp_ln270_5_reg_1936 <= icmp_ln270_5_fu_1141_p2;
        icmp_ln270_5_reg_1936_pp0_iter66_reg <= icmp_ln270_5_reg_1936;
        icmp_ln270_5_reg_1936_pp0_iter67_reg <= icmp_ln270_5_reg_1936_pp0_iter66_reg;
        icmp_ln270_5_reg_1936_pp0_iter68_reg <= icmp_ln270_5_reg_1936_pp0_iter67_reg;
        icmp_ln270_6_reg_1967 <= icmp_ln270_6_fu_1246_p2;
        icmp_ln270_6_reg_1967_pp0_iter68_reg <= icmp_ln270_6_reg_1967;
        icmp_ln270_6_reg_1967_pp0_iter69_reg <= icmp_ln270_6_reg_1967_pp0_iter68_reg;
        icmp_ln270_6_reg_1967_pp0_iter70_reg <= icmp_ln270_6_reg_1967_pp0_iter69_reg;
        icmp_ln270_7_reg_1972 <= icmp_ln270_7_fu_1252_p2;
        icmp_ln270_7_reg_1972_pp0_iter68_reg <= icmp_ln270_7_reg_1972;
        icmp_ln270_7_reg_1972_pp0_iter69_reg <= icmp_ln270_7_reg_1972_pp0_iter68_reg;
        icmp_ln270_7_reg_1972_pp0_iter70_reg <= icmp_ln270_7_reg_1972_pp0_iter69_reg;
        icmp_ln270_reg_1880 <= icmp_ln270_fu_1026_p2;
        icmp_ln270_reg_1880_pp0_iter62_reg <= icmp_ln270_reg_1880;
        icmp_ln270_reg_1880_pp0_iter63_reg <= icmp_ln270_reg_1880_pp0_iter62_reg;
        icmp_ln270_reg_1880_pp0_iter64_reg <= icmp_ln270_reg_1880_pp0_iter63_reg;
        icmp_ln271_10_reg_2013 <= icmp_ln271_10_fu_1502_p2;
        icmp_ln271_11_reg_2018 <= icmp_ln271_11_fu_1508_p2;
        icmp_ln271_12_reg_2023 <= icmp_ln271_12_fu_1514_p2;
        icmp_ln271_13_reg_2028 <= icmp_ln271_13_fu_1520_p2;
        icmp_ln281_reg_1740_pp0_iter10_reg <= icmp_ln281_reg_1740_pp0_iter9_reg;
        icmp_ln281_reg_1740_pp0_iter11_reg <= icmp_ln281_reg_1740_pp0_iter10_reg;
        icmp_ln281_reg_1740_pp0_iter12_reg <= icmp_ln281_reg_1740_pp0_iter11_reg;
        icmp_ln281_reg_1740_pp0_iter13_reg <= icmp_ln281_reg_1740_pp0_iter12_reg;
        icmp_ln281_reg_1740_pp0_iter14_reg <= icmp_ln281_reg_1740_pp0_iter13_reg;
        icmp_ln281_reg_1740_pp0_iter15_reg <= icmp_ln281_reg_1740_pp0_iter14_reg;
        icmp_ln281_reg_1740_pp0_iter16_reg <= icmp_ln281_reg_1740_pp0_iter15_reg;
        icmp_ln281_reg_1740_pp0_iter17_reg <= icmp_ln281_reg_1740_pp0_iter16_reg;
        icmp_ln281_reg_1740_pp0_iter18_reg <= icmp_ln281_reg_1740_pp0_iter17_reg;
        icmp_ln281_reg_1740_pp0_iter19_reg <= icmp_ln281_reg_1740_pp0_iter18_reg;
        icmp_ln281_reg_1740_pp0_iter20_reg <= icmp_ln281_reg_1740_pp0_iter19_reg;
        icmp_ln281_reg_1740_pp0_iter21_reg <= icmp_ln281_reg_1740_pp0_iter20_reg;
        icmp_ln281_reg_1740_pp0_iter22_reg <= icmp_ln281_reg_1740_pp0_iter21_reg;
        icmp_ln281_reg_1740_pp0_iter23_reg <= icmp_ln281_reg_1740_pp0_iter22_reg;
        icmp_ln281_reg_1740_pp0_iter24_reg <= icmp_ln281_reg_1740_pp0_iter23_reg;
        icmp_ln281_reg_1740_pp0_iter25_reg <= icmp_ln281_reg_1740_pp0_iter24_reg;
        icmp_ln281_reg_1740_pp0_iter26_reg <= icmp_ln281_reg_1740_pp0_iter25_reg;
        icmp_ln281_reg_1740_pp0_iter27_reg <= icmp_ln281_reg_1740_pp0_iter26_reg;
        icmp_ln281_reg_1740_pp0_iter28_reg <= icmp_ln281_reg_1740_pp0_iter27_reg;
        icmp_ln281_reg_1740_pp0_iter29_reg <= icmp_ln281_reg_1740_pp0_iter28_reg;
        icmp_ln281_reg_1740_pp0_iter2_reg <= icmp_ln281_reg_1740_pp0_iter1_reg;
        icmp_ln281_reg_1740_pp0_iter30_reg <= icmp_ln281_reg_1740_pp0_iter29_reg;
        icmp_ln281_reg_1740_pp0_iter31_reg <= icmp_ln281_reg_1740_pp0_iter30_reg;
        icmp_ln281_reg_1740_pp0_iter32_reg <= icmp_ln281_reg_1740_pp0_iter31_reg;
        icmp_ln281_reg_1740_pp0_iter33_reg <= icmp_ln281_reg_1740_pp0_iter32_reg;
        icmp_ln281_reg_1740_pp0_iter34_reg <= icmp_ln281_reg_1740_pp0_iter33_reg;
        icmp_ln281_reg_1740_pp0_iter35_reg <= icmp_ln281_reg_1740_pp0_iter34_reg;
        icmp_ln281_reg_1740_pp0_iter36_reg <= icmp_ln281_reg_1740_pp0_iter35_reg;
        icmp_ln281_reg_1740_pp0_iter37_reg <= icmp_ln281_reg_1740_pp0_iter36_reg;
        icmp_ln281_reg_1740_pp0_iter38_reg <= icmp_ln281_reg_1740_pp0_iter37_reg;
        icmp_ln281_reg_1740_pp0_iter39_reg <= icmp_ln281_reg_1740_pp0_iter38_reg;
        icmp_ln281_reg_1740_pp0_iter3_reg <= icmp_ln281_reg_1740_pp0_iter2_reg;
        icmp_ln281_reg_1740_pp0_iter40_reg <= icmp_ln281_reg_1740_pp0_iter39_reg;
        icmp_ln281_reg_1740_pp0_iter41_reg <= icmp_ln281_reg_1740_pp0_iter40_reg;
        icmp_ln281_reg_1740_pp0_iter42_reg <= icmp_ln281_reg_1740_pp0_iter41_reg;
        icmp_ln281_reg_1740_pp0_iter43_reg <= icmp_ln281_reg_1740_pp0_iter42_reg;
        icmp_ln281_reg_1740_pp0_iter44_reg <= icmp_ln281_reg_1740_pp0_iter43_reg;
        icmp_ln281_reg_1740_pp0_iter45_reg <= icmp_ln281_reg_1740_pp0_iter44_reg;
        icmp_ln281_reg_1740_pp0_iter46_reg <= icmp_ln281_reg_1740_pp0_iter45_reg;
        icmp_ln281_reg_1740_pp0_iter47_reg <= icmp_ln281_reg_1740_pp0_iter46_reg;
        icmp_ln281_reg_1740_pp0_iter48_reg <= icmp_ln281_reg_1740_pp0_iter47_reg;
        icmp_ln281_reg_1740_pp0_iter49_reg <= icmp_ln281_reg_1740_pp0_iter48_reg;
        icmp_ln281_reg_1740_pp0_iter4_reg <= icmp_ln281_reg_1740_pp0_iter3_reg;
        icmp_ln281_reg_1740_pp0_iter50_reg <= icmp_ln281_reg_1740_pp0_iter49_reg;
        icmp_ln281_reg_1740_pp0_iter51_reg <= icmp_ln281_reg_1740_pp0_iter50_reg;
        icmp_ln281_reg_1740_pp0_iter52_reg <= icmp_ln281_reg_1740_pp0_iter51_reg;
        icmp_ln281_reg_1740_pp0_iter53_reg <= icmp_ln281_reg_1740_pp0_iter52_reg;
        icmp_ln281_reg_1740_pp0_iter54_reg <= icmp_ln281_reg_1740_pp0_iter53_reg;
        icmp_ln281_reg_1740_pp0_iter55_reg <= icmp_ln281_reg_1740_pp0_iter54_reg;
        icmp_ln281_reg_1740_pp0_iter56_reg <= icmp_ln281_reg_1740_pp0_iter55_reg;
        icmp_ln281_reg_1740_pp0_iter57_reg <= icmp_ln281_reg_1740_pp0_iter56_reg;
        icmp_ln281_reg_1740_pp0_iter58_reg <= icmp_ln281_reg_1740_pp0_iter57_reg;
        icmp_ln281_reg_1740_pp0_iter59_reg <= icmp_ln281_reg_1740_pp0_iter58_reg;
        icmp_ln281_reg_1740_pp0_iter5_reg <= icmp_ln281_reg_1740_pp0_iter4_reg;
        icmp_ln281_reg_1740_pp0_iter60_reg <= icmp_ln281_reg_1740_pp0_iter59_reg;
        icmp_ln281_reg_1740_pp0_iter61_reg <= icmp_ln281_reg_1740_pp0_iter60_reg;
        icmp_ln281_reg_1740_pp0_iter62_reg <= icmp_ln281_reg_1740_pp0_iter61_reg;
        icmp_ln281_reg_1740_pp0_iter63_reg <= icmp_ln281_reg_1740_pp0_iter62_reg;
        icmp_ln281_reg_1740_pp0_iter64_reg <= icmp_ln281_reg_1740_pp0_iter63_reg;
        icmp_ln281_reg_1740_pp0_iter65_reg <= icmp_ln281_reg_1740_pp0_iter64_reg;
        icmp_ln281_reg_1740_pp0_iter66_reg <= icmp_ln281_reg_1740_pp0_iter65_reg;
        icmp_ln281_reg_1740_pp0_iter67_reg <= icmp_ln281_reg_1740_pp0_iter66_reg;
        icmp_ln281_reg_1740_pp0_iter68_reg <= icmp_ln281_reg_1740_pp0_iter67_reg;
        icmp_ln281_reg_1740_pp0_iter69_reg <= icmp_ln281_reg_1740_pp0_iter68_reg;
        icmp_ln281_reg_1740_pp0_iter6_reg <= icmp_ln281_reg_1740_pp0_iter5_reg;
        icmp_ln281_reg_1740_pp0_iter70_reg <= icmp_ln281_reg_1740_pp0_iter69_reg;
        icmp_ln281_reg_1740_pp0_iter71_reg <= icmp_ln281_reg_1740_pp0_iter70_reg;
        icmp_ln281_reg_1740_pp0_iter72_reg <= icmp_ln281_reg_1740_pp0_iter71_reg;
        icmp_ln281_reg_1740_pp0_iter73_reg <= icmp_ln281_reg_1740_pp0_iter72_reg;
        icmp_ln281_reg_1740_pp0_iter74_reg <= icmp_ln281_reg_1740_pp0_iter73_reg;
        icmp_ln281_reg_1740_pp0_iter7_reg <= icmp_ln281_reg_1740_pp0_iter6_reg;
        icmp_ln281_reg_1740_pp0_iter8_reg <= icmp_ln281_reg_1740_pp0_iter7_reg;
        icmp_ln281_reg_1740_pp0_iter9_reg <= icmp_ln281_reg_1740_pp0_iter8_reg;
        icmp_ln988_1_reg_1815 <= icmp_ln988_1_fu_600_p2;
        icmp_ln988_reg_1780 <= icmp_ln988_fu_432_p2;
        k_cast222_reg_1720_pp0_iter10_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter9_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter11_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter10_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter12_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter11_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter13_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter12_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter14_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter13_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter15_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter14_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter16_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter15_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter17_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter16_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter18_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter17_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter19_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter18_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter20_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter19_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter21_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter20_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter22_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter21_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter23_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter22_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter24_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter23_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter25_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter24_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter26_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter25_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter27_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter26_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter28_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter27_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter29_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter28_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter2_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter1_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter30_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter29_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter31_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter30_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter32_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter31_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter33_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter32_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter34_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter33_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter35_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter34_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter36_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter35_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter37_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter36_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter38_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter37_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter39_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter38_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter3_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter2_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter40_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter39_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter41_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter40_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter42_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter41_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter43_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter42_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter44_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter43_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter45_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter44_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter46_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter45_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter47_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter46_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter48_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter47_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter49_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter48_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter4_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter3_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter50_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter49_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter51_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter50_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter52_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter51_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter53_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter52_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter54_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter53_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter55_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter54_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter56_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter55_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter57_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter56_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter58_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter57_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter59_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter58_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter5_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter4_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter60_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter59_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter61_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter60_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter62_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter61_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter63_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter62_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter64_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter63_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter65_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter64_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter66_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter65_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter67_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter66_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter68_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter67_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter69_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter68_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter6_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter5_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter70_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter69_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter71_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter70_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter72_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter71_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter73_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter72_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter74_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter73_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter7_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter6_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter8_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter7_reg[9 : 0];
        k_cast222_reg_1720_pp0_iter9_reg[9 : 0] <= k_cast222_reg_1720_pp0_iter8_reg[9 : 0];
        p_Result_73_reg_1752_pp0_iter2_reg <= p_Result_73_reg_1752;
        p_Result_76_reg_1769_pp0_iter2_reg <= p_Result_76_reg_1769;
        rx_phase_rad_reg_1860 <= grp_atan2_cordic_float_s_fu_678_p_dout0;
        rx_phase_rad_reg_1860_pp0_iter56_reg <= rx_phase_rad_reg_1860;
        rx_phase_rad_reg_1860_pp0_iter57_reg <= rx_phase_rad_reg_1860_pp0_iter56_reg;
        rx_phase_rad_reg_1860_pp0_iter58_reg <= rx_phase_rad_reg_1860_pp0_iter57_reg;
        rx_phase_rad_reg_1860_pp0_iter59_reg <= rx_phase_rad_reg_1860_pp0_iter58_reg;
        rx_phase_rad_reg_1860_pp0_iter60_reg <= rx_phase_rad_reg_1860_pp0_iter59_reg;
        rx_phase_rad_reg_1860_pp0_iter61_reg <= rx_phase_rad_reg_1860_pp0_iter60_reg;
        select_ln270_1_reg_1953 <= select_ln270_1_fu_1205_p3;
        select_ln270_1_reg_1953_pp0_iter68_reg <= select_ln270_1_reg_1953;
        select_ln270_2_reg_1989 <= select_ln270_2_fu_1356_p3;
        select_ln270_2_reg_1989_pp0_iter70_reg <= select_ln270_2_reg_1989;
        select_ln270_3_reg_2007 <= select_ln270_3_fu_1461_p3;
        select_ln270_reg_1917 <= select_ln270_fu_1094_p3;
        select_ln270_reg_1917_pp0_iter66_reg <= select_ln270_reg_1917;
        select_ln271_1_reg_1982 <= select_ln271_1_fu_1340_p3;
        select_ln271_1_reg_1982_pp0_iter70_reg <= select_ln271_1_reg_1982;
        select_ln271_2_reg_2001 <= select_ln271_2_fu_1445_p3;
        select_ln271_4_reg_2033 <= select_ln271_4_fu_1562_p3;
        select_ln271_reg_1946 <= select_ln271_fu_1188_p3;
        select_ln271_reg_1946_pp0_iter68_reg <= select_ln271_reg_1946;
        select_ln988_1_reg_1855 <= select_ln988_1_fu_985_p3;
        select_ln988_reg_1850 <= select_ln988_fu_873_p3;
        sub_ln1012_1_reg_1835 <= sub_ln1012_1_fu_752_p2;
        sub_ln1012_reg_1800 <= sub_ln1012_fu_584_p2;
        tmp_V_4_reg_1785 <= tmp_V_4_fu_437_p3;
        tmp_V_5_reg_1820 <= tmp_V_5_fu_605_p3;
        trunc_ln996_1_reg_1845 <= trunc_ln996_1_fu_764_p1;
        trunc_ln996_reg_1810 <= trunc_ln996_fu_596_p1;
        x_assign_4_1_reg_1890 <= grp_fu_280_p2;
        x_assign_4_2_reg_1912 <= grp_fu_285_p2;
        x_assign_4_3_reg_1941 <= grp_fu_295_p2;
        x_assign_4_reg_1868 <= grp_fu_3094_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln262_reg_1716 <= icmp_ln262_fu_365_p2;
        icmp_ln262_reg_1716_pp0_iter1_reg <= icmp_ln262_reg_1716;
        icmp_ln281_reg_1740_pp0_iter1_reg <= icmp_ln281_reg_1740;
        k_cast222_reg_1720_pp0_iter1_reg[9 : 0] <= k_cast222_reg_1720[9 : 0];
        p_Result_73_reg_1752 <= rx_syms_q_V_q0[32'd17];
        p_Result_76_reg_1769 <= rx_syms_i_V_q0[32'd17];
        p_Val2_125_reg_1763 <= rx_syms_i_V_q0;
        p_Val2_s_reg_1746 <= rx_syms_q_V_q0;
        tmp_V_2_reg_1775 <= tmp_V_2_fu_426_p2;
        tmp_V_reg_1758 <= tmp_V_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln262_fu_365_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln281_reg_1740 <= icmp_ln281_fu_393_p2;
        k_cast222_reg_1720[9 : 0] <= k_cast222_fu_377_p1[9 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln262_fu_365_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter74_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        decoded_bits_0_ce0 = 1'b1;
    end else begin
        decoded_bits_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        decoded_bits_0_we0 = 1'b1;
    end else begin
        decoded_bits_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        decoded_bits_1_ce0 = 1'b1;
    end else begin
        decoded_bits_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        decoded_bits_1_we0 = 1'b1;
    end else begin
        decoded_bits_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        g_bits_table_str_0_ce0 = 1'b1;
    end else begin
        g_bits_table_str_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        g_bits_table_str_0_ce1 = 1'b1;
    end else begin
        g_bits_table_str_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        g_bits_table_str_1_ce0 = 1'b1;
    end else begin
        g_bits_table_str_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        g_bits_table_str_1_ce1 = 1'b1;
    end else begin
        g_bits_table_str_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln262_reg_1716_pp0_iter73_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        preamble_errors_out_ap_vld = 1'b1;
    end else begin
        preamble_errors_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_syms_i_V_ce0 = 1'b1;
    end else begin
        rx_syms_i_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_syms_q_V_ce0 = 1'b1;
    end else begin
        rx_syms_q_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_977_p1 = p_Result_78_fu_965_p5[31:0];

assign LD_fu_865_p1 = p_Result_75_fu_853_p5[31:0];

assign a_1_fu_734_p2 = (p_Result_70_fu_726_p3 | and_ln999_1_fu_714_p2);

assign a_fu_566_p2 = (p_Result_60_fu_558_p3 | and_ln999_fu_546_p2);

assign add_ln1002_1_fu_720_p2 = ($signed(trunc_ln997_1_fu_642_p1) + $signed(18'd262120));

assign add_ln1002_fu_552_p2 = ($signed(trunc_ln997_fu_474_p1) + $signed(18'd262120));

assign add_ln1011_1_fu_746_p2 = ($signed(sub_ln997_1_fu_636_p2) + $signed(32'd4294967271));

assign add_ln1011_fu_578_p2 = ($signed(sub_ln997_fu_468_p2) + $signed(32'd4294967271));

assign add_ln1017_1_fu_952_p2 = (sub_ln1017_1_fu_947_p2 + select_ln996_1_fu_939_p3);

assign add_ln1017_fu_840_p2 = (sub_ln1017_fu_835_p2 + select_ln996_fu_827_p3);

assign add_ln262_fu_371_p2 = (ap_sig_allocacmp_k_1 + 10'd1);

assign and_ln1002_1_fu_758_p2 = (xor_ln1002_1_fu_708_p2 & a_1_fu_734_p2);

assign and_ln1002_fu_590_p2 = (xor_ln1002_fu_540_p2 & a_fu_566_p2);

assign and_ln270_1_fu_1199_p2 = (or_ln270_1_fu_1195_p2 & grp_fu_325_p2);

assign and_ln270_2_fu_1350_p2 = (or_ln270_2_fu_1346_p2 & grp_fu_334_p2);

assign and_ln270_3_fu_1455_p2 = (or_ln270_3_fu_1451_p2 & grp_fu_343_p2);

assign and_ln270_fu_1088_p2 = (or_ln270_fu_1084_p2 & grp_fu_315_p2);

assign and_ln271_1_fu_1328_p2 = (or_ln271_3_fu_1322_p2 & or_ln271_2_fu_1304_p2);

assign and_ln271_2_fu_1334_p2 = (grp_fu_330_p2 & and_ln271_1_fu_1328_p2);

assign and_ln271_3_fu_1433_p2 = (or_ln271_5_fu_1427_p2 & or_ln271_4_fu_1409_p2);

assign and_ln271_4_fu_1439_p2 = (grp_fu_339_p2 & and_ln271_3_fu_1433_p2);

assign and_ln271_5_fu_1537_p2 = (or_ln271_7_fu_1533_p2 & or_ln271_6_fu_1529_p2);

assign and_ln271_6_fu_1543_p2 = (grp_fu_348_p2 & and_ln271_5_fu_1537_p2);

assign and_ln271_fu_1182_p2 = (or_ln271_1_fu_1176_p2 & grp_fu_320_p2);

assign and_ln290_1_fu_1678_p2 = (icmp_ln290_fu_1654_p2 & and_ln290_fu_1673_p2);

assign and_ln290_fu_1673_p2 = (icmp_ln289_fu_1648_p2 & icmp_ln281_reg_1740_pp0_iter74_reg);

assign and_ln999_1_fu_714_p2 = (icmp_ln999_1_fu_662_p2 & icmp_ln1000_1_fu_694_p2);

assign and_ln999_fu_546_p2 = (icmp_ln999_fu_494_p2 & icmp_ln1000_fu_526_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter69 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter70 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter71 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter72 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter73 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter74 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln271_1_fu_1258_p1 = select_ln270_1_reg_1953_pp0_iter68_reg;

assign bitcast_ln271_2_fu_1275_p1 = select_ln271_reg_1946_pp0_iter68_reg;

assign bitcast_ln271_3_fu_1363_p1 = select_ln270_2_reg_1989_pp0_iter70_reg;

assign bitcast_ln271_4_fu_1380_p1 = select_ln271_1_reg_1982_pp0_iter70_reg;

assign bitcast_ln271_5_fu_1468_p1 = select_ln270_3_reg_2007;

assign bitcast_ln271_6_fu_1485_p1 = select_ln271_2_reg_2001;

assign bitcast_ln271_fu_1147_p1 = select_ln270_reg_1917_pp0_iter66_reg;

assign bitcast_ln315_1_fu_1038_p1 = x_assign_4_1_reg_1890;

assign bitcast_ln315_2_fu_1101_p1 = x_assign_4_2_reg_1912;

assign bitcast_ln315_3_fu_1212_p1 = x_assign_4_3_reg_1941;

assign bitcast_ln315_fu_992_p1 = x_assign_4_reg_1868;

assign bitcast_ln354_1_fu_1057_p1 = p_Result_393_1_fu_1049_p3;

assign bitcast_ln354_2_fu_1120_p1 = p_Result_393_2_fu_1112_p3;

assign bitcast_ln354_3_fu_1231_p1 = p_Result_393_3_fu_1223_p3;

assign bitcast_ln354_fu_1011_p1 = p_Result_s_100_fu_1003_p3;

assign bitcast_ln756_1_fu_981_p1 = LD_1_fu_977_p1;

assign bitcast_ln756_fu_869_p1 = LD_fu_865_p1;

assign decoded_bits_0_address0 = k_cast222_reg_1720_pp0_iter74_reg;

assign decoded_bits_0_d0 = g_bits_table_str_0_q1;

assign decoded_bits_1_address0 = k_cast222_reg_1720_pp0_iter74_reg;

assign decoded_bits_1_d0 = g_bits_table_str_1_q1;

assign g_bits_table_str_0_address0 = zext_ln289_fu_1639_p1;

assign g_bits_table_str_0_address1 = zext_ln277_fu_1570_p1;

assign g_bits_table_str_1_address0 = zext_ln289_fu_1639_p1;

assign g_bits_table_str_1_address1 = zext_ln277_fu_1570_p1;

assign grp_atan2_cordic_float_s_fu_678_p_din1 = select_ln988_reg_1850;

assign grp_atan2_cordic_float_s_fu_678_p_din2 = select_ln988_1_reg_1855;

assign grp_fu_290_p1 = p_Result_s_100_fu_1003_p3;

assign grp_fu_300_p1 = p_Result_393_1_fu_1049_p3;

assign grp_fu_305_p1 = p_Result_393_2_fu_1112_p3;

assign grp_fu_3094_p_ce = 1'b1;

assign grp_fu_3094_p_din0 = rx_phase_rad_reg_1860;

assign grp_fu_3094_p_din1 = 32'd3209236224;

assign grp_fu_3094_p_opcode = 2'd0;

assign grp_fu_310_p1 = p_Result_393_3_fu_1223_p3;

assign icmp_ln1000_1_fu_694_p2 = ((p_Result_68_fu_688_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln1000_fu_526_p2 = ((p_Result_59_fu_520_p2 != 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln1011_1_fu_740_p2 = (($signed(lsb_index_1_fu_646_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_572_p2 = (($signed(lsb_index_fu_478_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln262_fu_365_p2 = ((ap_sig_allocacmp_k_1 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln270_1_fu_1032_p2 = ((trunc_ln270_fu_999_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln270_2_fu_1072_p2 = ((tmp_s_fu_1062_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln270_3_fu_1078_p2 = ((trunc_ln270_1_fu_1045_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln270_4_fu_1135_p2 = ((tmp_18_fu_1125_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln270_5_fu_1141_p2 = ((trunc_ln270_2_fu_1108_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln270_6_fu_1246_p2 = ((tmp_23_fu_1236_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln270_7_fu_1252_p2 = ((trunc_ln270_3_fu_1219_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_1026_p2 = ((tmp_4_fu_1016_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_10_fu_1502_p2 = ((tmp_25_fu_1471_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_11_fu_1508_p2 = ((trunc_ln271_5_fu_1481_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_12_fu_1514_p2 = ((tmp_26_fu_1488_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_13_fu_1520_p2 = ((trunc_ln271_6_fu_1498_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_1_fu_1170_p2 = ((trunc_ln271_fu_1160_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_2_fu_1292_p2 = ((tmp_15_fu_1261_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_3_fu_1298_p2 = ((trunc_ln271_1_fu_1271_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_4_fu_1310_p2 = ((tmp_16_fu_1278_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_5_fu_1316_p2 = ((trunc_ln271_2_fu_1288_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_6_fu_1397_p2 = ((tmp_20_fu_1366_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_7_fu_1403_p2 = ((trunc_ln271_3_fu_1376_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_8_fu_1415_p2 = ((tmp_21_fu_1383_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln271_9_fu_1421_p2 = ((trunc_ln271_4_fu_1393_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1164_p2 = ((tmp_11_fu_1150_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_393_p2 = ((tmp_56_fu_383_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1648_p2 = ((g_bits_table_str_0_q1 == g_bits_table_str_0_q0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1654_p2 = ((g_bits_table_str_1_q1 == g_bits_table_str_1_q0) ? 1'b1 : 1'b0);

assign icmp_ln988_1_fu_600_p2 = ((p_Val2_125_reg_1763 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_432_p2 = ((p_Val2_s_reg_1746 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_1_fu_662_p2 = (($signed(tmp_53_fu_652_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_494_p2 = (($signed(tmp_fu_484_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign ideal_idx_1_fu_1631_p3 = ((trunc_ln287_1_fu_1627_p1[0:0] == 1'b1) ? select_ln287_fu_1614_p3 : ideal_idx_fu_1597_p3);

assign ideal_idx_fu_1597_p3 = ((trunc_ln285_1_fu_1593_p1[0:0] == 1'b1) ? zext_ln285_fu_1584_p1 : 2'd3);

assign k_cast222_fu_377_p1 = ap_sig_allocacmp_k_1;


always @ (p_Result_77_fu_620_p3) begin
    if (p_Result_77_fu_620_p3[0] == 1'b1) begin
        l_1_fu_628_p3 = 32'd0;
    end else if (p_Result_77_fu_620_p3[1] == 1'b1) begin
        l_1_fu_628_p3 = 32'd1;
    end else if (p_Result_77_fu_620_p3[2] == 1'b1) begin
        l_1_fu_628_p3 = 32'd2;
    end else if (p_Result_77_fu_620_p3[3] == 1'b1) begin
        l_1_fu_628_p3 = 32'd3;
    end else if (p_Result_77_fu_620_p3[4] == 1'b1) begin
        l_1_fu_628_p3 = 32'd4;
    end else if (p_Result_77_fu_620_p3[5] == 1'b1) begin
        l_1_fu_628_p3 = 32'd5;
    end else if (p_Result_77_fu_620_p3[6] == 1'b1) begin
        l_1_fu_628_p3 = 32'd6;
    end else if (p_Result_77_fu_620_p3[7] == 1'b1) begin
        l_1_fu_628_p3 = 32'd7;
    end else if (p_Result_77_fu_620_p3[8] == 1'b1) begin
        l_1_fu_628_p3 = 32'd8;
    end else if (p_Result_77_fu_620_p3[9] == 1'b1) begin
        l_1_fu_628_p3 = 32'd9;
    end else if (p_Result_77_fu_620_p3[10] == 1'b1) begin
        l_1_fu_628_p3 = 32'd10;
    end else if (p_Result_77_fu_620_p3[11] == 1'b1) begin
        l_1_fu_628_p3 = 32'd11;
    end else if (p_Result_77_fu_620_p3[12] == 1'b1) begin
        l_1_fu_628_p3 = 32'd12;
    end else if (p_Result_77_fu_620_p3[13] == 1'b1) begin
        l_1_fu_628_p3 = 32'd13;
    end else if (p_Result_77_fu_620_p3[14] == 1'b1) begin
        l_1_fu_628_p3 = 32'd14;
    end else if (p_Result_77_fu_620_p3[15] == 1'b1) begin
        l_1_fu_628_p3 = 32'd15;
    end else if (p_Result_77_fu_620_p3[16] == 1'b1) begin
        l_1_fu_628_p3 = 32'd16;
    end else if (p_Result_77_fu_620_p3[17] == 1'b1) begin
        l_1_fu_628_p3 = 32'd17;
    end else if (p_Result_77_fu_620_p3[18] == 1'b1) begin
        l_1_fu_628_p3 = 32'd18;
    end else if (p_Result_77_fu_620_p3[19] == 1'b1) begin
        l_1_fu_628_p3 = 32'd19;
    end else if (p_Result_77_fu_620_p3[20] == 1'b1) begin
        l_1_fu_628_p3 = 32'd20;
    end else if (p_Result_77_fu_620_p3[21] == 1'b1) begin
        l_1_fu_628_p3 = 32'd21;
    end else if (p_Result_77_fu_620_p3[22] == 1'b1) begin
        l_1_fu_628_p3 = 32'd22;
    end else if (p_Result_77_fu_620_p3[23] == 1'b1) begin
        l_1_fu_628_p3 = 32'd23;
    end else if (p_Result_77_fu_620_p3[24] == 1'b1) begin
        l_1_fu_628_p3 = 32'd24;
    end else if (p_Result_77_fu_620_p3[25] == 1'b1) begin
        l_1_fu_628_p3 = 32'd25;
    end else if (p_Result_77_fu_620_p3[26] == 1'b1) begin
        l_1_fu_628_p3 = 32'd26;
    end else if (p_Result_77_fu_620_p3[27] == 1'b1) begin
        l_1_fu_628_p3 = 32'd27;
    end else if (p_Result_77_fu_620_p3[28] == 1'b1) begin
        l_1_fu_628_p3 = 32'd28;
    end else if (p_Result_77_fu_620_p3[29] == 1'b1) begin
        l_1_fu_628_p3 = 32'd29;
    end else if (p_Result_77_fu_620_p3[30] == 1'b1) begin
        l_1_fu_628_p3 = 32'd30;
    end else if (p_Result_77_fu_620_p3[31] == 1'b1) begin
        l_1_fu_628_p3 = 32'd31;
    end else begin
        l_1_fu_628_p3 = 32'd32;
    end
end


always @ (p_Result_74_fu_452_p3) begin
    if (p_Result_74_fu_452_p3[0] == 1'b1) begin
        l_fu_460_p3 = 32'd0;
    end else if (p_Result_74_fu_452_p3[1] == 1'b1) begin
        l_fu_460_p3 = 32'd1;
    end else if (p_Result_74_fu_452_p3[2] == 1'b1) begin
        l_fu_460_p3 = 32'd2;
    end else if (p_Result_74_fu_452_p3[3] == 1'b1) begin
        l_fu_460_p3 = 32'd3;
    end else if (p_Result_74_fu_452_p3[4] == 1'b1) begin
        l_fu_460_p3 = 32'd4;
    end else if (p_Result_74_fu_452_p3[5] == 1'b1) begin
        l_fu_460_p3 = 32'd5;
    end else if (p_Result_74_fu_452_p3[6] == 1'b1) begin
        l_fu_460_p3 = 32'd6;
    end else if (p_Result_74_fu_452_p3[7] == 1'b1) begin
        l_fu_460_p3 = 32'd7;
    end else if (p_Result_74_fu_452_p3[8] == 1'b1) begin
        l_fu_460_p3 = 32'd8;
    end else if (p_Result_74_fu_452_p3[9] == 1'b1) begin
        l_fu_460_p3 = 32'd9;
    end else if (p_Result_74_fu_452_p3[10] == 1'b1) begin
        l_fu_460_p3 = 32'd10;
    end else if (p_Result_74_fu_452_p3[11] == 1'b1) begin
        l_fu_460_p3 = 32'd11;
    end else if (p_Result_74_fu_452_p3[12] == 1'b1) begin
        l_fu_460_p3 = 32'd12;
    end else if (p_Result_74_fu_452_p3[13] == 1'b1) begin
        l_fu_460_p3 = 32'd13;
    end else if (p_Result_74_fu_452_p3[14] == 1'b1) begin
        l_fu_460_p3 = 32'd14;
    end else if (p_Result_74_fu_452_p3[15] == 1'b1) begin
        l_fu_460_p3 = 32'd15;
    end else if (p_Result_74_fu_452_p3[16] == 1'b1) begin
        l_fu_460_p3 = 32'd16;
    end else if (p_Result_74_fu_452_p3[17] == 1'b1) begin
        l_fu_460_p3 = 32'd17;
    end else if (p_Result_74_fu_452_p3[18] == 1'b1) begin
        l_fu_460_p3 = 32'd18;
    end else if (p_Result_74_fu_452_p3[19] == 1'b1) begin
        l_fu_460_p3 = 32'd19;
    end else if (p_Result_74_fu_452_p3[20] == 1'b1) begin
        l_fu_460_p3 = 32'd20;
    end else if (p_Result_74_fu_452_p3[21] == 1'b1) begin
        l_fu_460_p3 = 32'd21;
    end else if (p_Result_74_fu_452_p3[22] == 1'b1) begin
        l_fu_460_p3 = 32'd22;
    end else if (p_Result_74_fu_452_p3[23] == 1'b1) begin
        l_fu_460_p3 = 32'd23;
    end else if (p_Result_74_fu_452_p3[24] == 1'b1) begin
        l_fu_460_p3 = 32'd24;
    end else if (p_Result_74_fu_452_p3[25] == 1'b1) begin
        l_fu_460_p3 = 32'd25;
    end else if (p_Result_74_fu_452_p3[26] == 1'b1) begin
        l_fu_460_p3 = 32'd26;
    end else if (p_Result_74_fu_452_p3[27] == 1'b1) begin
        l_fu_460_p3 = 32'd27;
    end else if (p_Result_74_fu_452_p3[28] == 1'b1) begin
        l_fu_460_p3 = 32'd28;
    end else if (p_Result_74_fu_452_p3[29] == 1'b1) begin
        l_fu_460_p3 = 32'd29;
    end else if (p_Result_74_fu_452_p3[30] == 1'b1) begin
        l_fu_460_p3 = 32'd30;
    end else if (p_Result_74_fu_452_p3[31] == 1'b1) begin
        l_fu_460_p3 = 32'd31;
    end else begin
        l_fu_460_p3 = 32'd32;
    end
end

assign lsb_index_1_fu_646_p2 = ($signed(sub_ln997_1_fu_636_p2) + $signed(32'd4294967272));

assign lsb_index_fu_478_p2 = ($signed(sub_ln997_fu_468_p2) + $signed(32'd4294967272));

assign lshr_ln1000_1_fu_682_p2 = 18'd262143 >> zext_ln1000_1_fu_678_p1;

assign lshr_ln1000_fu_514_p2 = 18'd262143 >> zext_ln1000_fu_510_p1;

assign lshr_ln1011_1_fu_886_p2 = zext_ln1010_1_fu_880_p1 >> zext_ln1011_1_fu_883_p1;

assign lshr_ln1011_fu_774_p2 = zext_ln1010_fu_768_p1 >> zext_ln1011_fu_771_p1;

assign lshr_ln285_1_fu_1588_p2 = 64'd16198736977357524217 >> k_cast222_reg_1720_pp0_iter73_reg;

assign lshr_ln285_fu_1575_p2 = 64'd9224525582398734552 >> k_cast222_reg_1720_pp0_iter73_reg;

assign lshr_ln287_1_fu_1622_p2 = 64'd2248007096352027398 >> k_cast222_reg_1720_pp0_iter73_reg;

assign lshr_ln287_fu_1605_p2 = 64'd1946265332739481600 >> k_cast222_reg_1720_pp0_iter73_reg;

assign m_10_fu_917_p4 = {{m_8_fu_911_p2[63:1]}};

assign m_3_fu_789_p3 = ((icmp_ln1011_reg_1790[0:0] == 1'b1) ? lshr_ln1011_fu_774_p2 : shl_ln1012_fu_783_p2);

assign m_4_fu_799_p2 = (m_3_fu_789_p3 + zext_ln1014_fu_796_p1);

assign m_7_fu_901_p3 = ((icmp_ln1011_1_reg_1825[0:0] == 1'b1) ? lshr_ln1011_1_fu_886_p2 : shl_ln1012_1_fu_895_p2);

assign m_8_fu_911_p2 = (m_7_fu_901_p3 + zext_ln1014_1_fu_908_p1);

assign m_fu_805_p4 = {{m_4_fu_799_p2[63:1]}};

assign or_ln270_1_fu_1195_p2 = (icmp_ln270_3_reg_1907_pp0_iter66_reg | icmp_ln270_2_reg_1902_pp0_iter66_reg);

assign or_ln270_2_fu_1346_p2 = (icmp_ln270_5_reg_1936_pp0_iter68_reg | icmp_ln270_4_reg_1931_pp0_iter68_reg);

assign or_ln270_3_fu_1451_p2 = (icmp_ln270_7_reg_1972_pp0_iter70_reg | icmp_ln270_6_reg_1967_pp0_iter70_reg);

assign or_ln270_fu_1084_p2 = (icmp_ln270_reg_1880_pp0_iter64_reg | icmp_ln270_1_reg_1885_pp0_iter64_reg);

assign or_ln271_1_fu_1176_p2 = (icmp_ln271_fu_1164_p2 | icmp_ln271_1_fu_1170_p2);

assign or_ln271_2_fu_1304_p2 = (icmp_ln271_3_fu_1298_p2 | icmp_ln271_2_fu_1292_p2);

assign or_ln271_3_fu_1322_p2 = (icmp_ln271_5_fu_1316_p2 | icmp_ln271_4_fu_1310_p2);

assign or_ln271_4_fu_1409_p2 = (icmp_ln271_7_fu_1403_p2 | icmp_ln271_6_fu_1397_p2);

assign or_ln271_5_fu_1427_p2 = (icmp_ln271_9_fu_1421_p2 | icmp_ln271_8_fu_1415_p2);

assign or_ln271_6_fu_1529_p2 = (icmp_ln271_11_reg_2018 | icmp_ln271_10_reg_2013);

assign or_ln271_7_fu_1533_p2 = (icmp_ln271_13_reg_2028 | icmp_ln271_12_reg_2023);

assign or_ln271_fu_1557_p2 = (and_ln271_6_fu_1543_p2 | and_ln271_4_reg_1996_pp0_iter72_reg);

assign p_Result_393_1_fu_1049_p3 = {{1'd0}, {trunc_ln368_1_fu_1041_p1}};

assign p_Result_393_2_fu_1112_p3 = {{1'd0}, {trunc_ln368_2_fu_1104_p1}};

assign p_Result_393_3_fu_1223_p3 = {{1'd0}, {trunc_ln368_3_fu_1215_p1}};

assign p_Result_59_fu_520_p2 = (tmp_V_4_fu_437_p3 & lshr_ln1000_fu_514_p2);

assign p_Result_60_fu_558_p3 = tmp_V_4_fu_437_p3[add_ln1002_fu_552_p2];

assign p_Result_61_fu_819_p3 = m_4_fu_799_p2[32'd25];

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_605_p3) begin
    for (ap_tvar_int_0 = 18 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 17 - 0) begin
            p_Result_65_fu_610_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_65_fu_610_p4[ap_tvar_int_0] = tmp_V_5_fu_605_p3[17 - ap_tvar_int_0];
        end
    end
end

assign p_Result_68_fu_688_p2 = (tmp_V_5_fu_605_p3 & lshr_ln1000_1_fu_682_p2);

assign p_Result_70_fu_726_p3 = tmp_V_5_fu_605_p3[add_ln1002_1_fu_720_p2];

assign p_Result_71_fu_931_p3 = m_8_fu_911_p2[32'd25];

assign p_Result_74_fu_452_p3 = {{14'd16383}, {p_Result_s_fu_442_p4}};

assign p_Result_75_fu_853_p5 = {{zext_ln1015_fu_815_p1[63:32]}, {tmp_7_fu_846_p3}, {zext_ln1015_fu_815_p1[22:0]}};

assign p_Result_77_fu_620_p3 = {{14'd16383}, {p_Result_65_fu_610_p4}};

assign p_Result_78_fu_965_p5 = {{zext_ln1015_1_fu_927_p1[63:32]}, {tmp_8_fu_958_p3}, {zext_ln1015_1_fu_927_p1[22:0]}};

assign p_Result_s_100_fu_1003_p3 = {{1'd0}, {trunc_ln368_fu_995_p1}};

integer ap_tvar_int_1;

always @ (tmp_V_4_fu_437_p3) begin
    for (ap_tvar_int_1 = 18 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 17 - 0) begin
            p_Result_s_fu_442_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_442_p4[ap_tvar_int_1] = tmp_V_4_fu_437_p3[17 - ap_tvar_int_1];
        end
    end
end

assign preamble_errors_1_fu_1660_p2 = (preamble_errors_fu_150 + 32'd1);

assign preamble_errors_2_fu_1666_p3 = ((icmp_ln281_reg_1740_pp0_iter74_reg[0:0] == 1'b1) ? preamble_errors_1_fu_1660_p2 : preamble_errors_fu_150);

assign preamble_errors_3_fu_1684_p3 = ((and_ln290_1_fu_1678_p2[0:0] == 1'b1) ? preamble_errors_fu_150 : preamble_errors_2_fu_1666_p3);

assign preamble_errors_out = preamble_errors_fu_150;

assign rx_syms_i_V_address0 = k_cast222_fu_377_p1;

assign rx_syms_q_V_address0 = k_cast222_fu_377_p1;

assign select_ln270_1_fu_1205_p3 = ((and_ln270_1_fu_1199_p2[0:0] == 1'b1) ? grp_fu_300_p2 : bitcast_ln354_1_reg_1895_pp0_iter66_reg);

assign select_ln270_2_fu_1356_p3 = ((and_ln270_2_fu_1350_p2[0:0] == 1'b1) ? grp_fu_305_p2 : bitcast_ln354_2_reg_1924_pp0_iter68_reg);

assign select_ln270_3_fu_1461_p3 = ((and_ln270_3_fu_1455_p2[0:0] == 1'b1) ? grp_fu_310_p2 : bitcast_ln354_3_reg_1960_pp0_iter70_reg);

assign select_ln270_fu_1094_p3 = ((and_ln270_fu_1088_p2[0:0] == 1'b1) ? grp_fu_290_p2 : bitcast_ln354_reg_1873_pp0_iter64_reg);

assign select_ln271_1_fu_1340_p3 = ((and_ln271_2_fu_1334_p2[0:0] == 1'b1) ? select_ln270_1_reg_1953_pp0_iter68_reg : select_ln271_reg_1946_pp0_iter68_reg);

assign select_ln271_2_fu_1445_p3 = ((and_ln271_4_fu_1439_p2[0:0] == 1'b1) ? select_ln270_2_reg_1989_pp0_iter70_reg : select_ln271_1_reg_1982_pp0_iter70_reg);

assign select_ln271_3_fu_1549_p3 = ((and_ln271_6_fu_1543_p2[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln271_4_fu_1562_p3 = ((or_ln271_fu_1557_p2[0:0] == 1'b1) ? select_ln271_3_fu_1549_p3 : zext_ln269_fu_1526_p1);

assign select_ln271_fu_1188_p3 = ((and_ln271_fu_1182_p2[0:0] == 1'b1) ? select_ln270_reg_1917_pp0_iter66_reg : 32'd1148846080);

assign select_ln287_fu_1614_p3 = ((trunc_ln287_fu_1610_p1[0:0] == 1'b1) ? 2'd3 : 2'd2);

assign select_ln988_1_fu_985_p3 = ((icmp_ln988_1_reg_1815[0:0] == 1'b1) ? 32'd0 : bitcast_ln756_1_fu_981_p1);

assign select_ln988_fu_873_p3 = ((icmp_ln988_reg_1780[0:0] == 1'b1) ? 32'd0 : bitcast_ln756_fu_869_p1);

assign select_ln996_1_fu_939_p3 = ((p_Result_71_fu_931_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln996_fu_827_p3 = ((p_Result_61_fu_819_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign shl_ln1012_1_fu_895_p2 = zext_ln1010_1_fu_880_p1 << zext_ln1012_1_fu_892_p1;

assign shl_ln1012_fu_783_p2 = zext_ln1010_fu_768_p1 << zext_ln1012_fu_780_p1;

assign sub_ln1000_1_fu_672_p2 = (5'd11 - trunc_ln1000_1_fu_668_p1);

assign sub_ln1000_fu_504_p2 = (5'd11 - trunc_ln1000_fu_500_p1);

assign sub_ln1012_1_fu_752_p2 = (32'd25 - sub_ln997_1_fu_636_p2);

assign sub_ln1012_fu_584_p2 = (32'd25 - sub_ln997_fu_468_p2);

assign sub_ln1017_1_fu_947_p2 = (8'd2 - trunc_ln996_1_reg_1845);

assign sub_ln1017_fu_835_p2 = (8'd2 - trunc_ln996_reg_1810);

assign sub_ln997_1_fu_636_p2 = (32'd18 - l_1_fu_628_p3);

assign sub_ln997_fu_468_p2 = (32'd18 - l_fu_460_p3);

assign tmp_11_fu_1150_p4 = {{bitcast_ln271_fu_1147_p1[30:23]}};

assign tmp_15_fu_1261_p4 = {{bitcast_ln271_1_fu_1258_p1[30:23]}};

assign tmp_16_fu_1278_p4 = {{bitcast_ln271_2_fu_1275_p1[30:23]}};

assign tmp_18_fu_1125_p4 = {{bitcast_ln315_2_fu_1101_p1[30:23]}};

assign tmp_20_fu_1366_p4 = {{bitcast_ln271_3_fu_1363_p1[30:23]}};

assign tmp_21_fu_1383_p4 = {{bitcast_ln271_4_fu_1380_p1[30:23]}};

assign tmp_23_fu_1236_p4 = {{bitcast_ln315_3_fu_1212_p1[30:23]}};

assign tmp_25_fu_1471_p4 = {{bitcast_ln271_5_fu_1468_p1[30:23]}};

assign tmp_26_fu_1488_p4 = {{bitcast_ln271_6_fu_1485_p1[30:23]}};

assign tmp_4_fu_1016_p4 = {{bitcast_ln315_fu_992_p1[30:23]}};

assign tmp_50_fu_532_p3 = lsb_index_fu_478_p2[32'd31];

assign tmp_53_fu_652_p4 = {{lsb_index_1_fu_646_p2[31:1]}};

assign tmp_54_fu_700_p3 = lsb_index_1_fu_646_p2[32'd31];

assign tmp_56_fu_383_p4 = {{ap_sig_allocacmp_k_1[9:6]}};

assign tmp_7_fu_846_p3 = {{p_Result_73_reg_1752_pp0_iter2_reg}, {add_ln1017_fu_840_p2}};

assign tmp_8_fu_958_p3 = {{p_Result_76_reg_1769_pp0_iter2_reg}, {add_ln1017_1_fu_952_p2}};

assign tmp_V_2_fu_426_p2 = (18'd0 - rx_syms_i_V_q0);

assign tmp_V_4_fu_437_p3 = ((p_Result_73_reg_1752[0:0] == 1'b1) ? tmp_V_reg_1758 : p_Val2_s_reg_1746);

assign tmp_V_5_fu_605_p3 = ((p_Result_76_reg_1769[0:0] == 1'b1) ? tmp_V_2_reg_1775 : p_Val2_125_reg_1763);

assign tmp_V_fu_412_p2 = (18'd0 - rx_syms_q_V_q0);

assign tmp_fu_484_p4 = {{lsb_index_fu_478_p2[31:1]}};

assign tmp_s_fu_1062_p4 = {{bitcast_ln315_1_fu_1038_p1[30:23]}};

assign trunc_ln1000_1_fu_668_p1 = sub_ln997_1_fu_636_p2[4:0];

assign trunc_ln1000_fu_500_p1 = sub_ln997_fu_468_p2[4:0];

assign trunc_ln270_1_fu_1045_p1 = bitcast_ln315_1_fu_1038_p1[22:0];

assign trunc_ln270_2_fu_1108_p1 = bitcast_ln315_2_fu_1101_p1[22:0];

assign trunc_ln270_3_fu_1219_p1 = bitcast_ln315_3_fu_1212_p1[22:0];

assign trunc_ln270_fu_999_p1 = bitcast_ln315_fu_992_p1[22:0];

assign trunc_ln271_1_fu_1271_p1 = bitcast_ln271_1_fu_1258_p1[22:0];

assign trunc_ln271_2_fu_1288_p1 = bitcast_ln271_2_fu_1275_p1[22:0];

assign trunc_ln271_3_fu_1376_p1 = bitcast_ln271_3_fu_1363_p1[22:0];

assign trunc_ln271_4_fu_1393_p1 = bitcast_ln271_4_fu_1380_p1[22:0];

assign trunc_ln271_5_fu_1481_p1 = bitcast_ln271_5_fu_1468_p1[22:0];

assign trunc_ln271_6_fu_1498_p1 = bitcast_ln271_6_fu_1485_p1[22:0];

assign trunc_ln271_fu_1160_p1 = bitcast_ln271_fu_1147_p1[22:0];

assign trunc_ln285_1_fu_1593_p1 = lshr_ln285_1_fu_1588_p2[0:0];

assign trunc_ln285_fu_1580_p1 = lshr_ln285_fu_1575_p2[0:0];

assign trunc_ln287_1_fu_1627_p1 = lshr_ln287_1_fu_1622_p2[0:0];

assign trunc_ln287_fu_1610_p1 = lshr_ln287_fu_1605_p2[0:0];

assign trunc_ln368_1_fu_1041_p1 = bitcast_ln315_1_fu_1038_p1[30:0];

assign trunc_ln368_2_fu_1104_p1 = bitcast_ln315_2_fu_1101_p1[30:0];

assign trunc_ln368_3_fu_1215_p1 = bitcast_ln315_3_fu_1212_p1[30:0];

assign trunc_ln368_fu_995_p1 = bitcast_ln315_fu_992_p1[30:0];

assign trunc_ln996_1_fu_764_p1 = l_1_fu_628_p3[7:0];

assign trunc_ln996_fu_596_p1 = l_fu_460_p3[7:0];

assign trunc_ln997_1_fu_642_p1 = sub_ln997_1_fu_636_p2[17:0];

assign trunc_ln997_fu_474_p1 = sub_ln997_fu_468_p2[17:0];

assign xor_ln1002_1_fu_708_p2 = (tmp_54_fu_700_p3 ^ 1'd1);

assign xor_ln1002_fu_540_p2 = (tmp_50_fu_532_p3 ^ 1'd1);

assign zext_ln1000_1_fu_678_p1 = sub_ln1000_1_fu_672_p2;

assign zext_ln1000_fu_510_p1 = sub_ln1000_fu_504_p2;

assign zext_ln1010_1_fu_880_p1 = tmp_V_5_reg_1820;

assign zext_ln1010_fu_768_p1 = tmp_V_4_reg_1785;

assign zext_ln1011_1_fu_883_p1 = add_ln1011_1_reg_1830;

assign zext_ln1011_fu_771_p1 = add_ln1011_reg_1795;

assign zext_ln1012_1_fu_892_p1 = sub_ln1012_1_reg_1835;

assign zext_ln1012_fu_780_p1 = sub_ln1012_reg_1800;

assign zext_ln1014_1_fu_908_p1 = and_ln1002_1_reg_1840;

assign zext_ln1014_fu_796_p1 = and_ln1002_reg_1805;

assign zext_ln1015_1_fu_927_p1 = m_10_fu_917_p4;

assign zext_ln1015_fu_815_p1 = m_fu_805_p4;

assign zext_ln269_fu_1526_p1 = and_ln271_2_reg_1977_pp0_iter72_reg;

assign zext_ln277_fu_1570_p1 = select_ln271_4_reg_2033;

assign zext_ln285_fu_1584_p1 = trunc_ln285_fu_1580_p1;

assign zext_ln289_fu_1639_p1 = ideal_idx_1_fu_1631_p3;

always @ (posedge ap_clk) begin
    k_cast222_reg_1720[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter2_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter23_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter24_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter25_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter26_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter27_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter28_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter29_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter30_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter31_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter32_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter33_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter34_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter35_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter36_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter37_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter38_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter39_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter40_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter41_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter42_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter43_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter44_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter45_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter46_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter47_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter48_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter49_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter50_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter51_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter52_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter53_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter54_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter55_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter56_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter57_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter58_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter59_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter60_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter61_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter62_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter63_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter64_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter65_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter66_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter67_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter68_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter69_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter70_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter71_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter72_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter73_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    k_cast222_reg_1720_pp0_iter74_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    bitcast_ln354_reg_1873[31] <= 1'b0;
    bitcast_ln354_reg_1873_pp0_iter62_reg[31] <= 1'b0;
    bitcast_ln354_reg_1873_pp0_iter63_reg[31] <= 1'b0;
    bitcast_ln354_reg_1873_pp0_iter64_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1895[31] <= 1'b0;
    bitcast_ln354_1_reg_1895_pp0_iter64_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1895_pp0_iter65_reg[31] <= 1'b0;
    bitcast_ln354_1_reg_1895_pp0_iter66_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1924[31] <= 1'b0;
    bitcast_ln354_2_reg_1924_pp0_iter66_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1924_pp0_iter67_reg[31] <= 1'b0;
    bitcast_ln354_2_reg_1924_pp0_iter68_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1960[31] <= 1'b0;
    bitcast_ln354_3_reg_1960_pp0_iter68_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1960_pp0_iter69_reg[31] <= 1'b0;
    bitcast_ln354_3_reg_1960_pp0_iter70_reg[31] <= 1'b0;
end

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11
