{
	"acmid": 2757177,
	"author": ["Ji Li", "Qing Xie", "Yanzhi Wang", "Shahin Nazarian", "Massoud Pedram"],
	"booktitle": "DATE",
	"crossref": "conf/date/2015",
	"dblpkey": "conf/date/LiXWNP15",
	"ee": ["http://dl.acm.org/citation.cfm?id=2757177", "http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=7092643"],
	"ieeearid": "7092643",
	"pages": "1579-1582",
	"publisher": "ACM",
	"stemmed": ["leakag", "power", "reduct", "for", "deepli", "scale", "fin", "fet", "circuit", "oper", "in", "multipl", "voltag", "regim", "use", "fine", "grain", "gate", "length", "bias", "techniqu"],
	"tag": ["fine-grained", "multi", "power management", "reduction", "using"],
	"title": "Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2015
}