// Seed: 4083066803
module module_0 (
    input  wand id_0,
    output wire id_1
);
endmodule
module module_1 #(
    parameter id_12 = 32'd58,
    parameter id_17 = 32'd17
) (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4
    , id_14,
    output tri id_5,
    input supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    input tri _id_12
);
  wire [1 : -1] id_15;
  assign id_14 = 1;
  logic [7:0] id_16, _id_17;
  integer \id_18 = 1;
  assign id_16[-1] = id_0;
  wire id_19;
  logic [-1 : -1] id_20;
  logic id_21;
  logic id_22;
  ;
  id_23 :
  assert property (@(posedge id_19) id_22)
  else $unsigned(60);
  ;
  always @(id_7++ == -1) id_21 = -1;
  wire [id_12 : -1] id_24;
  assign id_5 = -1;
  always begin : LABEL_0
    \id_18 = -1;
  end
  wire id_25;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_24 = id_1;
  wire [-1 'b0 ==  id_17 : 1  <=  1 'b0] id_26;
endmodule
