================================================================================ 
Commit: 0b18e66c31dc82adb172ddbdf7160418cd359f43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:08 2019 -0700 
-------------------------------------------------------------------------------- 
ICL-U BIOS Does not flush Correct VccIN IMON Offset

IMON Offset is not converting negative offsets correctly.

Hsd-es-id: 1306256000
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Mar 18 08:01:12 2019 -0700
Change-Id: I63cd5ec9f34b3f5b62140de1e9f9ac63ac0002e6
Original commit hash: f2a6eb0041a93ed05320ca04d3bf2b1e9b6e61f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: 912a97b717df8182528457791320052809b46cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:06 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 18 23:22:48 2019 +0000
Original commit date: Mon Mar 18 23:22:48 2019 +0000
Original commit hash: 2cfb4b91d95de86422014fafd475e46f2de45aa0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 535bd0b2bc160bf9a88996ef610d3b0efed49869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:05 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409166051][][ICL MRC][Keep ForceBiasOn enabled on DDR4 at all speeds]

Current MRC keeps ForceBiasOn enabled on DDR4 when QCLK is above 1333.
Need to keep it enabled on DDR4 regardless of speed, due to sporadic failures seen in PPV at low speed as well.

Hsd-es-id: 1409166051
Tracker-link: https://hsdes.intel.com/resource/1409166051
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Mar 18 14:35:56 2019 -0700
Change-Id: I09cdd0ea3e808b3c32d9821ee713feed28b4fccf
Original commit hash: 82a31ded0c4febbaa98ebf961762a24a62179c75

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: b07222c2fa1405a1148d2bb8a06d5354bdada50b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:04 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL D0/D1 Patch 0x18

Update ICL D0/D1 with Patch 0x18

Hsd-es-id: N/A
Original commit date: Mon Mar 18 13:07:11 2019 -0700
Change-Id: I51dac7848e3238e22f943c4b32a8d36c1ba06a87
Original commit hash: 908727ba407ec0c8544936237a8dd5515166bba4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: c7b5ce9bd397e3f94288a139443a790bdc1c378f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 18 12:43:14 2019 -0700
Original commit date: Mon Mar 18 12:43:14 2019 -0700
Original commit hash: 2e20e28753f432b6549d68e905874585aa9fae19

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 39635a87d8b04b7a378aacbd42fe8413530881fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Mar 18 12:10:17 2019 -0700
Original commit date: Mon Mar 18 12:10:17 2019 -0700
Original commit hash: aa6ea26ed16094e2ede1b6e8f847747b6cd45e7a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f809d7dfb74853d0277256648f8cf9602f548e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:17:00 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 18 18:49:00 2019 +0000
Original commit date: Mon Mar 18 18:49:00 2019 +0000
Original commit hash: cce2ad5350e383ca96925d19b28d57cedb5f68f3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f27e2697871ac1e9d9f0f0a883e4e6cdc3667344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:58 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][D0][PM] Access to TBT PCIE VTDBAR by OS while TCSS in TCcold cause system hang

Hsd-es-id: 2207119992
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Mar 18 09:50:11 2019 +0530
Change-Id: I5a3386339f5c3dcfa4d4925d36e10a8a34e3e704
Original commit hash: 499ef16617a43b44344e627c3c17d26a80cb34bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: a178ad05da84a43e4485a192ddb5b62169419f9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:57 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409133195][ICL MRC][MRC programs MrsFsmControl register on empty channel]

Issue:
  LP4 system hangs with MCA when one channel is disabled, and SAGV + PKGC is enabled.
Root cause:
  MRC programs MrsFsmControl register even when channel is not populated.
  This can lead to system hangs when PCU uses MRS FSM during SAGV flows.
Solution:
  Program MrsFsmControl only on populated channels.
  Keep default value on empty channel.

Hsd-es-id: 1409133195
Tracker-link: https://hsdes.intel.com/resource/1409133195
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Mar 14 23:04:06 2019 -0700
Change-Id: Ib977ff8e3db6ab12f15776ab9d6e028a88326a62
Original commit hash: f07abe662c1429af00558bd2a3560ec05058cfc1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 182a8aad6c335d2e4baaa48119739c4dbd0f2658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:56 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 18 17:32:41 2019 +0000
Original commit date: Mon Mar 18 17:32:41 2019 +0000
Original commit hash: 78c73f094b390e2fd8a0081b2e98cd2b4d7f3b55

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e68c6875e96f9cae9305c7a6cbeb8c42cdcfafc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:54 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate  ICL GOP 14.0.1021

Integrate ICL GOP 14.0.1021

Hsd-es-id: 1507117737
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Mar 18 20:40:29 2019 +0530
Change-Id: Ie9c9f50c8939d0d22643bf80d578f5c0b6a76570
Original commit hash: 8d02eb4a40dcf08c8874df20e684085adc4b6377

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
IceLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
IceLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
IceLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimSimics.efi

================================================================================ 
Commit: 986366e1538bdd9b6ca60a8f05fab48beb786237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:52 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409132559][ICL MRC][ForceBiasOn and ForceRxOn are left enabled at the end of SOT training]

Issue:
 High VDDQ power consumption observed after MRC 0.0.4.40
Root Cause:
 MRC 0.0.4.40 adds a second call to SOT training, after Read Equalization or Read Amplifier Power steps.
 SOT step enables ForceBiasOn and ForceRxOn, and does not clear them at the end.
 When SOT was called only at the beginning of MRC, this was not causing issues because these knobs are disabled in a later basic training steps.
 But when SOT is called after Power training steps, these knobs stay enabled.
Solution:
 Save ForceBiasOn and ForceRxOn at the beginning of SOT training, and restore them at the end.

Hsd-es-id: 1409132559
Tracker-link: https://hsdes.intel.com/resource/1409132559
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Thu Mar 14 17:29:23 2019 -0700
Change-Id: I06afdd4423c57fc57b2fe03e46f3f69f2447e26b
Original commit hash: decdba6c4a4e6a1b6f9839344996981820a8712c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3dbbe4e097bf163c741ff609cb25e824e97a404f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:51 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] PcdPeiCoreMaxFvSupported change in IceLakeFspPkg/IceLakeFspPkg.dsc is breaking SV BIOS boot

Hsd-es-id: 1807180307
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 11 18:18:03 2019 +0200
Change-Id: I5b277642e8b264e863a11b10670a5a1656a3ecbe
Original commit hash: 30c4bd1bbc6ce2337d4e07aef32b0f5e20bea27d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc

================================================================================ 
Commit: 4830e2068fabd2c376f62f759fa804825bba69f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 18 00:14:25 2019 -0700
Original commit date: Mon Mar 18 00:14:25 2019 -0700
Original commit hash: 298a29af9a776ff4c5da69fa3f286c9b2699314e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5d1966eb92ea67f07641a63c6f1bdd98fe1d28a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Mar 17 00:10:57 2019 -0700
Original commit date: Sun Mar 17 00:10:57 2019 -0700
Original commit hash: 2b397608462f8eeff0cbb703a25f8171e461a405

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 47cc34a9d2c38158cdfd5e2fab6def96140a12b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Mar 16 00:15:50 2019 -0700
Original commit date: Sat Mar 16 00:15:50 2019 -0700
Original commit hash: 6b95caf5b3cc9aa0a1707e9ccc82a52b40b0c15b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 82832c29f2c3d403a64d5f9018644f58fe7f1216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:45 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Mar 16 00:09:48 2019 -0700
Original commit date: Sat Mar 16 00:09:48 2019 -0700
Original commit hash: 498951b9568ef2d82de1c3ea707fcf0bcab73c88

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b9d5cdc7175e079fd66cc93dbf4f34f7a0db6f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Mar 15 00:15:56 2019 -0700
Original commit date: Fri Mar 15 00:15:56 2019 -0700
Original commit hash: b3a641083f3aa11f8fd2fb73a09bf013ace814e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 040f14fd0aa50b3a2bf2256f092f78a0cf18783f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Mar 15 00:10:53 2019 -0700
Original commit date: Fri Mar 15 00:10:53 2019 -0700
Original commit hash: 9b08ef39a629d6d6cec7571954a559e02088e1c8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 913803b8190a396e522d3f9f35d89402d98f738a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Mar 14 00:15:43 2019 -0700
Original commit date: Thu Mar 14 00:15:43 2019 -0700
Original commit hash: ac60da1431c4338c7d5d169e37901c114e652364

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d7125fb12d37d673415a787ad01f929ad515d642 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Mar 14 00:10:47 2019 -0700
Original commit date: Thu Mar 14 00:10:47 2019 -0700
Original commit hash: fa7798f61d5a68ea0d44d0729b64cb593223bca2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eb90410125cbb41f71eff8a092289547ece91d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:39 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] Fixed Green H violations (TxtDxe.inf)

Hsd-es-id: 2207017263
Original commit date: Mon Mar 11 16:27:39 2019 -0700
Change-Id: I15217e8d0e3c5236174540564ab2e21bf1f9d194
Original commit hash: e7011e58a7c0d472333225a053e0c12dfa09195a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf

================================================================================ 
Commit: ae4de1dde4ffe38c782530067e096599f463a364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Mar 13 00:18:17 2019 -0700
Original commit date: Wed Mar 13 00:18:17 2019 -0700
Original commit hash: d3d0fc43270d417af7e8c8da7fd945d1f61ea87b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: dc4d9fa3537975d1c4a21625737e3bc9f72ce365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Mar 13 00:10:19 2019 -0700
Original commit date: Wed Mar 13 00:10:19 2019 -0700
Original commit hash: 26cd20e86fb7f3af4c14cc199608950bf7838be9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: deb3cf1fef273c05f141bcec88fce5ffaa8f7552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Mar 12 02:23:22 2019 -0700
Original commit date: Tue Mar 12 02:23:22 2019 -0700
Original commit hash: c3f9fed93754ab9d2441c00c8ca1fa063c3f238b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dcd69309560670564c191c26ef8501bfc5fead1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 12 00:16:49 2019 -0700
Original commit date: Tue Mar 12 00:16:49 2019 -0700
Original commit hash: 969ed0e699c41a9145b06b0daa953278edb73da9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 762ea296ac19a2a41881a41d2168ff16d0da7515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Mar 12 00:10:16 2019 -0700
Original commit date: Tue Mar 12 00:10:16 2019 -0700
Original commit hash: 3a62fc6723225a9fc8b96b5c11208456f33b86d9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b7803b78f10f0483a1459001724a48647e259ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:32 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 12 01:23:47 2019 +0000
Original commit date: Tue Mar 12 01:23:47 2019 +0000
Original commit hash: d8e6145ad7ac5a75e83eadef16eb795a43d87af7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14493ec1740a588ace8c7a9ed4ee5033b254cdfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:30 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC][ICL-I updates in UpdateCompTargetValue]

Issue:
  Current code in UpdateCompTargetValue() is using 3 segments in DQ/CLK Ron for ICL DT/Halo, while it should be 2 segments, same as U/Y.

Solution:
  Change DQ/CLK Ron calculation to use 2 segments in DT/Halo.

Hsd-es-id: 1409092274
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1409092274
Original commit date: Fri Mar 8 14:28:07 2019 -0800
Change-Id: Ia0416dab895da2d8ed701f48acdb34dafa3c1693
Original commit hash: bc360b5a782c5ca299005a1923233752b8d20d5b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ca80c70eca9eb936e6652160ed4ee9a2ed493c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:29 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 11 22:58:24 2019 +0000
Original commit date: Mon Mar 11 22:58:24 2019 +0000
Original commit hash: cfa7f37729efea646b449a20d4c89174b3ba1d64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a792d6fd52f0640fa7ebe37fed9835558e2cdf76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:27 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1305829779][ICL U] [LP4x][Micron Byte mode drams MT53E2G32D8QD-046 WT:E fail At MRC activate]

Issue:
 MRC is not following latest JEDEC LP4 SPD spec update for Byte Mode detection in Byte 12 bit [6].

Solution:
 Update MRC to use Byte 12 bit [6] for Byte Mode detection instead of bits [2:0] - DeviceWidth.
 Support existing SPD images by detecting Byte Mode also if DeviceWidth is 8, regardless of byte 12 bit [6].
 Examples:
  DeviceWidth = 8  and bit[6] = 0 -- means byte mode (old / current SPD images)
  DeviceWidth = 16 and bit[6] = 1 -- also means byte mode (new SPD images)

Additional changes:
 - Renamed DimmOut->ChannelsPerSdramPackage to ChannelsPerDie, as this is how we use it in MRC.
 - Added Nanya MR5 and JEDEC IDs
 - Updated TC automation script to support 'ICLBranch' instead of 'master'

Hsd-es-id: 1305829779
Tracker-link: https://hsdes.intel.com/resource/1305829779
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Mar 5 17:59:45 2019 -0800
Change-Id: Ic1ca894d7f9337e142af86fc3339516f4083f53f
Original commit hash: f80d5e3c02d0c0fa3916b0cc1d465ae75064549f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcSpdData.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: feb9328dcf542f9951d95b33f8c8f44fd24c53b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:25 2019 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL D0/D1 Patch 0x16

Update ICL D0/D1 with Patch 0x16

Hsd-es-id: N/A
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 11 13:45:10 2019 -0700
Change-Id: I8020a15744570e953417b3361c1f111aec1969fb
Original commit hash: 599518060fcb12e0c090c75f1e332e9c94b8234d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5df871a01c3766a1264d2402469bce89318b3a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:23 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL BIOS] Merge tool is not working for debug GOP.

Update flash map to add more space to FVMAIN in debug BIOS build

Hsd-es-id: 1507092552
Original commit date: Fri Mar 8 17:37:34 2019 -0800
Change-Id: If9482001a3921efb6c9e342a4f6d220493c6534c
Original commit hash: d9ad6ee8851aa3dcd6855852b7cd34c8af0a8fa4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf

================================================================================ 
Commit: 4ce4ebd51f5cd8116feccea348c20e963cbdf441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:22 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatformPkg: Upload RST PreOS 17.3.0.4032 to ICL BIOS

Upload RST PreOS 17.3.0.4032 to ICL BIOS

Hsd-es-id: 1409100024
Original commit date: Fri Mar 8 14:19:53 2019 -0800
Change-Id: I87fb6a027afc97f9e0edef3a5476458e3a8d7e85
Original commit hash: 1fa0dd8e7ca4b05848851a01608ced22ed4fef60

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5e76d100652859e5075b11d7950be5007a944d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:21 2019 -0700 
-------------------------------------------------------------------------------- 
ICL ResetCPL code has a duplicate call to PmcConfigureFivrEmiControl0

Hsd-es-id: 1409100042
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 16:04:03 2019 -0800
Change-Id: I5c33943a99e259b5e5ba3c15d16da69aea3db803
Original commit hash: 756be2b7dfb3d1703a725e8242401cb7f2f57ede

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: fd17ed278be2f84e9c804574a9893e01a91b7a3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Mar 11 00:15:34 2019 -0700
Original commit date: Mon Mar 11 00:15:34 2019 -0700
Original commit hash: 60084fc28e0be5177a450aabba9f14234be9507a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 532cde22ca533fcd5f74fd6bc945c658d2eaa979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 11 00:10:28 2019 -0700
Original commit date: Mon Mar 11 00:10:28 2019 -0700
Original commit hash: 4920fb1159ceab7a5670696848b28f107b299feb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bdc38bcff4e48225226ce4f28f52412a02c45411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Mar 10 00:15:30 2019 -0800
Original commit date: Sun Mar 10 00:15:30 2019 -0800
Original commit hash: 2ae3808dc9d3bc411b97bb019bcb83f264bd2ca2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8ac70c09bd67b13b057a75b38fb1c52daded8630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Mar 10 00:09:58 2019 -0800
Original commit date: Sun Mar 10 00:09:58 2019 -0800
Original commit hash: 2617934b3fcd1daed5aa3ca8c55127b671c961ba

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 78dc688b7e26e3b91af79280f1efe292d6a7ba7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:14 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Mar 9 00:15:28 2019 -0800
Original commit date: Sat Mar 9 00:15:28 2019 -0800
Original commit hash: 75e8f9ddb4de27d207aed407d68390e23fd8ab41

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9efd72d404d80178eb7368d928895e5e44d6e90a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Mar 9 00:09:59 2019 -0800
Original commit date: Sat Mar 9 00:09:59 2019 -0800
Original commit hash: 20de5e976d6dc7d62bad47d45a1afc8aa9dbfc55

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3e9d8d62ba03691b3f180bab4b5a4ee6174a7585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:12 2019 -0700 
-------------------------------------------------------------------------------- 
[CrashLog] Add the support for CPU triggered crashlog

Bert table doesn't be generated because current BIOS only recognize 4 reasons
defined in PMC Crashlog Header, adding the support for the additional stands for CPU triggered event.

Hsd-es-id: 1409092161
Tracker-link: https://hsdes.intel.com/resource/1409092161
Attestation-link:  IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Mar 8 13:54:28 2019 +0800
Change-Id: I3f49a8cbe243c094ae2bcd23da746eed04100b43
Original commit hash: 3e5ebf11191a67f911f795ac80debecd83a9ba98

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 3cfaba016a3e6d40238f147272ac79e014e68f65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Mar 8 01:14:02 2019 -0800
Original commit date: Fri Mar 8 01:14:02 2019 -0800
Original commit hash: 7a4d49f5d2636eff415175c963664ce168c0b00d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 184d258621d66735ca7e14d7b0cd4867ebcef093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Mar 8 00:09:57 2019 -0800
Original commit date: Fri Mar 8 00:09:57 2019 -0800
Original commit hash: eafec91f22e66c55a802136678dc3a9d05643e37

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a6a4d2e0f2de867dbdc341e712f1e6914d61a05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:06 2019 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to 3104

Due to branch, the auto commit BIOS ID version was not updated

Hsd-es-id: N/A
Original commit date: Thu Mar 7 10:00:30 2019 -0800
Change-Id: Ifd136d1fcc3d9e8a0148f3549e2e203f3839e89c
Original commit hash: f88cda1bcdd1e91d978a034ab0de201526496951

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: d9d2182fc8b29f7136dea1c0036de6c0ec33873f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Mar 7 01:15:08 2019 -0800
Original commit date: Thu Mar 7 01:15:08 2019 -0800
Original commit hash: e63c13c50480a18e5cfa06bad5301e66b5f687f2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 58b72a766fbae590ac80945ed4c0e6dce52d23c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:16:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Mar 5 12:17:59 2019 -0800
Original commit date: Tue Mar 5 12:17:59 2019 -0800
Original commit hash: a6e91799ae27143a39d62a39e6958e92c05956af

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 10c23954fc62f8b6817ef5371c038e64996b2f9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:48 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL][RCR] Adjust TPL level of DisableITbtBmeCallBackFunction in the ITbtDxe.c

The UEFI XHCI codes are different between AMI and Intel BIOS. AMI implemented USB codes that register callback function at the ExitBootServices event by using TPL_NOTIFY as well.
Root cause is AMI Usb module stops the usb devices and controllers at the ExitBootServices event by using TPL_NOTIFY and ITbtDisableBmeCallBackFunction is triggered at the ExitBootServices event using TPL_NOTIFY as well. If ITbtDisableBmeCallBackFunction run firstly, Intel disables BME bit, then USB can't send any comments to Usb devices to stop them by AMI xHCI driver. This is an event executed sequence problem.

Hsd-es-id: 1507038873
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Jan 23 17:58:20 2019 -0800
Change-Id: I04f3fe4a6dbe47d56d30d99f4bca5c114f2d74a1
Original commit hash: 3d901faee6f8c426fe3270691616a2b3dee834c9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c

================================================================================ 
Commit: e13a2b3262dfa3cd0a1baf48350f6a66e52b0f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Tue Mar 5 00:36:48 2019 -0800
Original commit date: Tue Mar 5 00:36:48 2019 -0800
Original commit hash: 47817dceec732d70bebd691d5253358ca074b95e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f4d78dedf05537e2a69cbd1c33e69980b3cce771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Mar 5 00:30:35 2019 -0800
Original commit date: Tue Mar 5 00:30:35 2019 -0800
Original commit hash: 1e87e546a7fa746dc853948f3b966fed249988c6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c7c515a1210141e45fc95d81fd05f403032d7276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:39 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: When FW is in recovery mode platform does not boot

Problem:
1. ME FWU API FwuGetIshPdtVersion() is invoked to report PDT version info of ISH PDT FMP during POST.
2. SVME or CSME in Recovery mode does not support the HECI commands in FwuGetIshPdtVersion()
Solution:
1. Deprecating PDT version string reporting as of now since reporting a version which is always fixed does not have much value.
   This should resolve system hanging/delay issue on both SV ME and regular CSME in Recovery mode during POST.
(If PDT version is more meaningful in the future and is planned to be reported in PDT FMP, we can apply the same condition check described below.)
2. Adding ME mode/status check before updating PDT in FmpDeviceSetImage(), system only proceeds the PDT update when ME is in Normal Mode with ME_READY status.

Hsd-es-id: 1807065746
Tracker-link: https://hsdes.intel.com/appstore/article/#/1807065746
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Mar 4 15:35:49 2019 +0800
Change-Id: I11d093cdc23215a56222ffc38f2d0fc971d55522
Original commit hash: 0ec448ffaa88012eb165a6239dfef447c46650ed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibIshPdt/FmpDeviceLibIshPdt.inf

================================================================================ 
Commit: 6357a48f12064815bb84d4fb2fdcc57ddb997fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:37 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL-U/Y][B4][D0/D1][PM] Content Restore is not happening only on first S4/Deep S4 Cycle

Disable PcdHiiOsRunTimeSupport to free up Runtime memory

Hsd-es-id: 1607042487
Original commit date: Mon Mar 4 17:59:48 2019 -0800
Change-Id: I543af865b62279fcc0262953eba2bf45954429e2
Original commit hash: 40e36a0d92ee53558bb77fd786a20417523b4a48

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 49a9d4fed4e0855bc6bdcf4a18c4e517a229063d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 5 04:02:28 2019 +0000
Original commit date: Tue Mar 5 04:02:28 2019 +0000
Original commit hash: 0769bc4910dc94374e0d730be46044c98377bdf4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 87d1d91d2fa4006b11b638ba3ca6d1b43ce26c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:32 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Dimm ODT - fix the choose of the Best score in case of duplication

Fix bug in the Best score search
If 2 entries have the same score then the stronger ODT will be selected.

Additional changes:
- Fix corner case bug in DQTimeCentering1D, if there is zero WrV margin in LP4, then channel result was set to out of range WrV value.
- Inputs->ChHashEnable should control EHASH as well (LP4)

Hsd-es-id: 1306285164
Tracker-link: https://hsdes.intel.com/resource/1306285164
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Feb 27 14:38:28 2019 +0200
Change-Id: I7f6898fb806694975e2948dcee566f3b5529f41e
Original commit hash: 12e3039c2e03d183bf15478d48d0bda3d5ddb933

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3aef59e933ff08a2f471a86d979c921f01f3fb66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:27 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for ICL CPU and ICP (v17) Programs (rev 13)

Updated xHCI programming of xHCI MMIO 0x80EC to not program bit 17

Hsd-es-id: 1507056046
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Feb 27 09:09:28 2019 +0100
Change-Id: I46605b68b04774426c0972936c51fd2847a84ee3
Original commit hash: 8429328f9b4ef04ec821604db35a072470e8c819

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: 47c57f6eaf6877481c4d8629c7f40dcfcfcea191 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:10 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[FIX][ICL-FSP] ITSS: IPC[1-3] should not be overwritten by BIOS"

This reverts commit 29d13188f5349a36ab509ffe9a00a519d19b54ea.

Hsd-es-id: 1806947561
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Feb 12 12:53:18 2019 -0800
Change-Id: I5189f6e40462e4d6365001fe2fa486729caf6723
Original commit hash: 3c992148a088fa467afd21c28b83a05232d2ec4d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 6f6dadd6e7eeeb9a4ab09502cb652fffbadaa474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:15:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 4 04:31:34 2019 -0800
Original commit date: Mon Mar 4 04:31:34 2019 -0800
Original commit hash: 69ad0d5253532e5c0ab641e00b1425f030cefa8d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0139592f114675c0f745e1274313c267c9077959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:58 2019 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for ClientCommonPkg folder based on IceLake_Daily3082_00_409

 Initialized "Tcg2Configuration.TpmDevice" value to pass the Klocwork

Hsd-es-id: 1507066910
Attestation-link: IceLakePlatSamplePkg\InternalOnly\IpPlan\Client BIOS IP Plan.xls
Original commit date: Wed Feb 27 11:00:48 2019 +0800
Change-Id: If2e7e44b087b776379be6518936725b1d1384ffc
Original commit hash: 298df5a44a5e794cf1e9a852e3016123507f518f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/Tcg/Tcg2Config/Tcg2ConfigDriver.c

================================================================================ 
Commit: 88d7173878935ff57b394146daeceed5630c0773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Mar 4 00:33:39 2019 -0800
Original commit date: Mon Mar 4 00:33:39 2019 -0800
Original commit hash: a186959b315160811a75ff37daef579a1b0b80c4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 10e395212af5c4a20ff34fc63bd64c3887b42653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Mar 4 00:22:41 2019 -0800
Original commit date: Mon Mar 4 00:22:41 2019 -0800
Original commit hash: 8a186f8a7144c2b303eaefcb1bcba8dd200bbc64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: df3a50f75502e425dfafb7a8dc23819b19c1def2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:50 2019 -0700 
-------------------------------------------------------------------------------- 
[EDK] System falls into reset loop when changing PDC from disabled to enabled.

Remove the w/a to trigger global reset to un-powergate trace hub, but using IPC1 command, for PMC has fixed it.
Refine the Trace hub init flow - Remove CNP PG check; set MSE after all bars have been set.

Hsd-es-id: N/A
Original commit date: Fri Mar 1 13:55:28 2019 +0800
Change-Id: I51f4ac9093ac11bc7e065b54fff02880e25022de
Original commit hash: ba977351e1187fbc36a7a171560db5b5a5651971

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Register/PchRegsTraceHub.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c

================================================================================ 
Commit: ecd9d8de7244b1976ef0a909cc53e51950373633 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:48 2019 -0700 
-------------------------------------------------------------------------------- 
Whenever BIOS sets the force_power, it will also set "DMA_ACTIVE_DELAY" to a value of 0x22 (1us delay)

Hsd-es-id: 2206971236
Original commit date: Tue Feb 26 15:30:56 2019 +0800
Change-Id: I764e4aa188e081527378932676c7cac18ecbf7f6
Original commit hash: ebc89003b791357e32f91982235cfc973fc5f99b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostDma.h
IceLakeSiliconPkg/Tbt/Library/Private/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 66063a5415cd752d86705e09093b2f5695f2e902 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Mar 3 00:22:57 2019 -0800
Original commit date: Sun Mar 3 00:22:57 2019 -0800
Original commit hash: 6d2f22bcb09ef99092ecec1940cf9abd740d3b93

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 90de9b8213951d9485b2c5883d15907ac5ba3542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Mar 3 00:09:50 2019 -0800
Original commit date: Sun Mar 3 00:09:50 2019 -0800
Original commit hash: f4cc3f322e6477f1179963b2e4f7fe9c483a81b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5384d23f44e0f37f53ff2fad3ae92219909e932e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Mar 2 16:08:57 2019 -0800
Original commit date: Sat Mar 2 16:08:57 2019 -0800
Original commit hash: 6e1fe2fde7ec6337cf431a913bb1c5057de01681

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 5a3b4d5e2cb72636d564630812bcd287d8118680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Mar 2 00:27:01 2019 -0800
Original commit date: Sat Mar 2 00:27:01 2019 -0800
Original commit hash: 04c257d6d3e73c9100d17481a400b2cb01ee67dd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 44a86b8a3ec21c906478e85d6ecfab4fab45afd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Mar 2 00:21:40 2019 -0800
Original commit date: Sat Mar 2 00:21:40 2019 -0800
Original commit hash: 11c10bc0117daf742297f2757668d2ac0c3d6127

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c265bb3bab3264217839768cc39a184603f996f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Mar 2 03:38:35 2019 +0000
Original commit date: Sat Mar 2 03:38:35 2019 +0000
Original commit hash: 316c2a157bf9de41a200a9be746101e97ddde0d4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58e2324157b3731caedb0e5c9225ad47ead3abb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:24 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] RMT Per Bit - ReadTiming results need to be divided  by 2 in Gear2

ReadTiming results need to be divided by 2 if Gear2 is enabled
we want to see the same margins in Gear 1 and 2

Hsd-es-id: 1306281505
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Feb 27 17:15:50 2019 +0200
Change-Id: I2b628d2fc5464ed7fae7eb6093d8ab5010ec6c98
Original commit hash: 5a86673adcaade7fdae840c1eedffef9e9bc19ad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a635174895b1cc99a78d355fc2594f3375571e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:23 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Mar 2 03:05:13 2019 +0000
Original commit date: Sat Mar 2 03:05:13 2019 +0000
Original commit hash: b4a17feadd58a37f64d74e95d92af0eedda2da1e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ea7a1c00c1caba9126fec46279b8658f256170b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:21 2019 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1606962033][]ICL BIOS [UN, YN, Y][regression][After selecting SAGV option "Fixed Mid" in BIOS The SUT Hangs at PC "DD28"]

Issue:
 When SAGV setup option is configured to "Fixed Mid", MRC stop with ASSERT in SPD Processing:
 "Cannot use Gear1 when frequency (3200) is above 2400"

Root cause:
 MrcEarlyOverrides() configures SAGV Mid to Gear1, when SAGV = FixedMid, and we cannot run 3733 at Gear1.

Solution:
 Configure SAGV Mid to Gear2 in MrcEarlyOverrides() for SAGV = FixedMid case.

Hsd-es-id: 1606962033
Tracker-link: https://hsdes.intel.com/resource/1606962033
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Feb 26 20:45:52 2019 -0800
Change-Id: I06048893d52b09a34061d84f7704c2727a165877
Original commit hash: e7ca23d5d3aecca0234915d28d4119a858080407

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8b289eca1aeb93d206dc84eb84e3a6bf52044416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Mar 2 02:33:38 2019 +0000
Original commit date: Sat Mar 2 02:33:38 2019 +0000
Original commit hash: 2239db0bcc19803fba07be8568ebc5f8709588e2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca266c93d29c1a531133e97e9ea7108d901b6df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:18 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Update DCC registers for ICL-I

Changes:
1. Update DCC registers for ICL-I (ICL G0)  CpuModel == cmICL_DT_HALO_R
2. Include updates for CTE_FLAG

Hsd-es-id: 1408961834
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Tracker-link: https://hsdes.intel.com/appstore/article/#/1408961834
Original commit date: Tue Feb 26 16:20:01 2019 -0800
Change-Id: I2d3c487196216d1a03b879ef62ab48069ea898d2
Original commit hash: 16ed1b9396f478dfbca5e7afe178e32cffc6221b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c

================================================================================ 
Commit: 3f16fb4a5f62dee5d24659d350855659f6d22b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:14:05 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: FIVR Policies not being initialized in its Config Block

FIVR policies are not getting initialized in this function LoadFivrConfigDefault

Hsd-es-id: 1409026514
Tracker-link: https://hsdes.intel.com/appstore/article/#/1409026514
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Feb 27 17:20:23 2019 -0800
Change-Id: I955086b6009690ceedc705977f0137f245771ef7
Original commit hash: 287ff84ba3182580dac4bd2d37e79594837507d3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 25353455642eae87c394c72bbf539a46a9b38bd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Mar 1 00:58:49 2019 -0800
Original commit date: Fri Mar 1 00:58:49 2019 -0800
Original commit hash: 76160d8cb31f918daa845fa0e0e3003af19b65e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b9b93b098b7024f8ce19c07aea581341ab0e4228 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Mar 1 00:24:36 2019 -0800
Original commit date: Fri Mar 1 00:24:36 2019 -0800
Original commit hash: 257ab281f4bf254810af42b74849d024cb8f99ed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0fecdfd68c4aca8a6bee18c28aa8d4dd759652af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Thu Feb 28 23:42:45 2019 -0800
Original commit date: Thu Feb 28 23:42:45 2019 -0800
Original commit hash: 5ae33fc157030fbee0e2698c5b2180575c670298

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 1886521b8718a8f9959ce7ac9a96667aa44c6423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:38 2019 -0700 
-------------------------------------------------------------------------------- 
ICL: Add BIOS option to Enable/Disable FIVR SSC

-Update existing FivrSpreadSpectrum option to disable FIVR SSC when set to 0.

Hsd-es-id: 1408946869
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Feb 7 14:14:54 2019 -0800
Change-Id: Id0cfa7d6104598bb3774024616f58ba4146338b5
Original commit hash: 326a18cd6ada78d849b9933de579a883ad30a604

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: 99a61f4de013793c0c65a9f4448cd367a8f310ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:35 2019 -0700 
-------------------------------------------------------------------------------- 
PchHdaAcpi causes access to NULL pointer

Hsd-es-id: 2206473574
Tracker-link: https://hsdes.intel.com/appstore/article/#/2206473574
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Feb 22 15:43:36 2019 +0100
Change-Id: I40bb8a7ea5440fef8031ac688240d794bd34a1d5
Original commit hash: a45598303ea7e12d96b88e4359d6dab1cb0ef134

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 7dd287afec232e8044477a6795d09a40820b27b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:33 2019 -0700 
-------------------------------------------------------------------------------- 
ICL-U BIOS Does not flush Correct VccIN IMON Offset

IMON Offset originally UINT16 was don converted to UINT8.

Hsd-es-id: 1306256000
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Wed Feb 27 17:32:45 2019 -0800
Change-Id: I35ee11a11f47b2a179c02009555324220993053e
Original commit hash: bf8270287c04f4ff39b52fc5491c36827a481422

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: fbca66086865e62552707d2e9e94403a203f5150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:30 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Apply modPHY SUS gating enable to ICP-N

BIOS needs to enable modPHY SUS gating for ICP-N

Hsd-es-id: 1409047023
Original commit date: Tue Feb 26 17:25:24 2019 -0800
Change-Id: Ice6214133dd2ed619196ff1a51db4118180b261d
Original commit hash: bfbc3fbd7806615387962be91c29c163de6b8f4c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibClient.c

================================================================================ 
Commit: a54e1131f178c3d62e17d7d0852932657d5a39bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:27 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL Y][ICL-U] BIOS [ES2 ]: Sporadically BSOD observed while booting to OS with VGA display connected to MSI card.

Configure GPIO of Pcie Slot

Hsd-es-id: 1606787368
Original commit date: Fri Feb 22 15:32:51 2019 +0800
Change-Id: Ibda6d5df61e220aa7564055111da9e94ded00261
Original commit hash: cc26e65666f7970ea29c7ed14a4ccd1d947bf1ca

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9e7f04b95978b4a52b8562d6f4e33d044974c18b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:25 2019 -0700 
-------------------------------------------------------------------------------- 
Include support for Legacy DP over TCSS1 port on ICL U DDR4 RVP_PART2

Implement GOP Config Driver support for HDMI Enabled ICL U/Y Board SKUs

Hsd-es-id: 2203450699
Tracker-link: https://hsdes.intel.com/appstore/article/#/2203450699
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed Feb 13 11:56:16 2019 +0800
Change-Id: I396eea29f7d630e4cdd40d4963ab4f95eb9f3fd6
Original commit hash: 6f7b54c41012f69494ef543e353b7d9d4edf2245

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: b087a9ad693a9469293e179a43c3fd1dd09774e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:24 2019 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CapsuleUpdate: Bios and EC Payloads Remains same while downgrading with Monolithic Harmonized Capsules

ISH HECI interface is changed in ME 1056 and it causes PDT update failure (FwuSetIshConfig).
Upgrade ME FWU API library to 1057 to work with the new interface.
Note: After adopting this change, PDT update with ME 1054 would fail due to the incompatibility of the new interface.

Hsd-es-id: 1607035658
Tracker-link: https://hsdes.intel.com/appstore/article/#/1607035658
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Feb 26 04:39:58 2019 +0800
Change-Id: I1e81e64dc65b02d395368fee20887e2f05a0bfec
Original commit hash: 74a5081c968488164fae6210bf5c63341c396e95

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/FWUpdateLib.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf

================================================================================ 
Commit: a33b3f252a7ecfd15f7fc8e44d2a275e8c9eeb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:21 2019 -0700 
-------------------------------------------------------------------------------- 
[ICL] ICL_PO_FLAG clean up

-Remove PO Flag

Hsd-es-id: 1409046647
Original commit date: Tue Feb 26 16:11:47 2019 -0800
Change-Id: I7d6f2dc0ade6be55f7e12ed8c074436a4c28277f
Original commit hash: 4d68221b486aaa68e2ccbe85e8b73ae1daef458c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 5c56014b26c412c24d20a449d169a3d89030c7c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:20 2019 -0700 
-------------------------------------------------------------------------------- 
ICL42 U/UN/Y/YN DID2 additions for marketing branding - D0 and beyond

New Dev2 IDs have been defined to address branding changes for several ICL skus.  New DIDs are highlighted below in this table from the Graphics Bspec and have been approved for fusing

Hsd-es-id: 1408987447
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Feb 26 03:57:23 2019 +0530
Change-Id: Icf8d09b5a53a564d5187f45efb9258241ea9c50a
Original commit hash: 808584e849b6fa7584f2838835906a1e4a6ed6dd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/MultiPlatform/PlatformOptionRomTable_Default.h
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h

================================================================================ 
Commit: 66b2b0cbf26d0d3542bfca78e726accaeea02ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:18 2019 -0700 
-------------------------------------------------------------------------------- 
EDK boot fails to execute Global reset with Resetsystem2-PlatformSpecific in early premem phase. (Silicon init pre mem)

Ensure reset callback functions are registered prior to silicon init by changing notify PPI type from "DISPATCH" to "CALLBACK",
which guarantees the notification callbacks are executed immediately once the Ppi has been previously installed.

Hsd-es-id: 1408907161
Original commit date: Mon Feb 25 16:10:14 2019 +0800
Change-Id: I74cd8773b4c7b5e5a7a5dc748d9a2d5390d20ab4
Original commit hash: 451d6dc558fa2d390cab8c5f9fc12ab5b52b2c7b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeSiliconPkg/Me/Library/PeiMeLib/MeHeciReset.c
IceLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.c

================================================================================ 
Commit: 3ceee51b7974db3f38e72af95029d48ab52c8e53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:15 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/VariableSmi: Fix potential TOCTOU issues

Copy data to Smram before parsing it to avoid potential TOCTOU
issues.

Hsd-es-id: <HSD-ES bug id>
Tracker-link: <224031>
Attestation-link:IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Tue Jan 22 09:56:23 2019 +0800
Change-Id: I758a293e62f784c36bf423a4b6a315f81a7997a2
Original commit hash: 03799eb2f2ba769ed6475241dc58f2ef37997e3d

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c

================================================================================ 
Commit: 11915e288273896ddaf74edc9863e8ad994ec513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:09 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Feb 28 00:16:44 2019 -0800
Original commit date: Thu Feb 28 00:16:44 2019 -0800
Original commit hash: d1f8c66d2f24150e6c76665de0a7016c05a61487

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c0e334702e0ff067c3933967f1ab8d7668a64472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:13:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Feb 28 00:09:57 2019 -0800
Original commit date: Thu Feb 28 00:09:57 2019 -0800
Original commit hash: 50cc4272fd77acebe8fa91e59e1331d422da1c81

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d459e4b1fcd489f5bdbca1ba7f831abc7d5faea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:12:53 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Update FCE tool to report the question value in supressif TRUE

Hsd-es-id: 223005
Original commit date: Thu Feb 14 09:34:07 2019 +0800
Change-Id: I95d3d4aecac20e15553633846aa719b35fbfa401
Original commit hash: f91a566da84173ba7c7407510f84b313a0d32620

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c

================================================================================ 
Commit: ebeef92da3eac9b910c149cbc7b34e34b485fd58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:12:32 2019 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Mega block 2.0

Added new knobs to apply Megablock 2.0 changes
Added changes in the restricted policy to apply to knob changes

Hsd-es-id: 1306163353
Attestation-link: https://sharepoint.amr.ith.intel.com/sites/epsdswlc/EPSD%20SWLC%20Library/10nm/Developer%20Attestations
Original commit date: Mon Jan 7 23:43:55 2019 +0200
Change-Id: Ifc2491d0fcdc45a36c9d66ef6245e6ef0dcf7a95
Original commit hash: 47423a8a483c54d55054916fe3716e449413927b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 8b2918053e02bf6db4594be1d5077b1890654aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:12:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Feb 27 00:34:44 2019 -0800
Original commit date: Wed Feb 27 00:34:44 2019 -0800
Original commit hash: f39e6af0d87fd5bb02e52a2392fbba9276f595e8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0070f30ee83d53eff7fc1cce995e27ea7fa56aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 25 09:12:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Feb 27 00:15:27 2019 -0800
Original commit date: Wed Feb 27 00:15:27 2019 -0800
Original commit hash: 11f7d82f945bf5142773f271758959228f5847a0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
