--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_DECODES=16 LPM_WIDTH=4 data enable eq
--VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_lpm_compare 2018:04:24:18:04:18:SJ cbx_lpm_decode 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details.



--synthesis_resources = lut 18 
SUBDESIGN decode_tma
( 
	data[3..0]	:	input;
	enable	:	input;
	eq[15..0]	:	output;
) 
VARIABLE 
	data_wire[3..0]	: WIRE;
	enable_wire	: WIRE;
	eq_node[15..0]	: WIRE;
	eq_wire[15..0]	: WIRE;
	w_anode3170w[1..0]	: WIRE;
	w_anode3179w[3..0]	: WIRE;
	w_anode3196w[3..0]	: WIRE;
	w_anode3206w[3..0]	: WIRE;
	w_anode3216w[3..0]	: WIRE;
	w_anode3226w[3..0]	: WIRE;
	w_anode3236w[3..0]	: WIRE;
	w_anode3246w[3..0]	: WIRE;
	w_anode3256w[3..0]	: WIRE;
	w_anode3268w[1..0]	: WIRE;
	w_anode3275w[3..0]	: WIRE;
	w_anode3286w[3..0]	: WIRE;
	w_anode3296w[3..0]	: WIRE;
	w_anode3306w[3..0]	: WIRE;
	w_anode3316w[3..0]	: WIRE;
	w_anode3326w[3..0]	: WIRE;
	w_anode3336w[3..0]	: WIRE;
	w_anode3346w[3..0]	: WIRE;
	w_data3168w[2..0]	: WIRE;

BEGIN 
	data_wire[] = data[];
	enable_wire = enable;
	eq[] = eq_node[];
	eq_node[15..0] = eq_wire[15..0];
	eq_wire[] = ( ( w_anode3346w[3..3], w_anode3336w[3..3], w_anode3326w[3..3], w_anode3316w[3..3], w_anode3306w[3..3], w_anode3296w[3..3], w_anode3286w[3..3], w_anode3275w[3..3]), ( w_anode3256w[3..3], w_anode3246w[3..3], w_anode3236w[3..3], w_anode3226w[3..3], w_anode3216w[3..3], w_anode3206w[3..3], w_anode3196w[3..3], w_anode3179w[3..3]));
	w_anode3170w[] = ( (w_anode3170w[0..0] & (! data_wire[3..3])), enable_wire);
	w_anode3179w[] = ( (w_anode3179w[2..2] & (! w_data3168w[2..2])), (w_anode3179w[1..1] & (! w_data3168w[1..1])), (w_anode3179w[0..0] & (! w_data3168w[0..0])), w_anode3170w[1..1]);
	w_anode3196w[] = ( (w_anode3196w[2..2] & (! w_data3168w[2..2])), (w_anode3196w[1..1] & (! w_data3168w[1..1])), (w_anode3196w[0..0] & w_data3168w[0..0]), w_anode3170w[1..1]);
	w_anode3206w[] = ( (w_anode3206w[2..2] & (! w_data3168w[2..2])), (w_anode3206w[1..1] & w_data3168w[1..1]), (w_anode3206w[0..0] & (! w_data3168w[0..0])), w_anode3170w[1..1]);
	w_anode3216w[] = ( (w_anode3216w[2..2] & (! w_data3168w[2..2])), (w_anode3216w[1..1] & w_data3168w[1..1]), (w_anode3216w[0..0] & w_data3168w[0..0]), w_anode3170w[1..1]);
	w_anode3226w[] = ( (w_anode3226w[2..2] & w_data3168w[2..2]), (w_anode3226w[1..1] & (! w_data3168w[1..1])), (w_anode3226w[0..0] & (! w_data3168w[0..0])), w_anode3170w[1..1]);
	w_anode3236w[] = ( (w_anode3236w[2..2] & w_data3168w[2..2]), (w_anode3236w[1..1] & (! w_data3168w[1..1])), (w_anode3236w[0..0] & w_data3168w[0..0]), w_anode3170w[1..1]);
	w_anode3246w[] = ( (w_anode3246w[2..2] & w_data3168w[2..2]), (w_anode3246w[1..1] & w_data3168w[1..1]), (w_anode3246w[0..0] & (! w_data3168w[0..0])), w_anode3170w[1..1]);
	w_anode3256w[] = ( (w_anode3256w[2..2] & w_data3168w[2..2]), (w_anode3256w[1..1] & w_data3168w[1..1]), (w_anode3256w[0..0] & w_data3168w[0..0]), w_anode3170w[1..1]);
	w_anode3268w[] = ( (w_anode3268w[0..0] & data_wire[3..3]), enable_wire);
	w_anode3275w[] = ( (w_anode3275w[2..2] & (! w_data3168w[2..2])), (w_anode3275w[1..1] & (! w_data3168w[1..1])), (w_anode3275w[0..0] & (! w_data3168w[0..0])), w_anode3268w[1..1]);
	w_anode3286w[] = ( (w_anode3286w[2..2] & (! w_data3168w[2..2])), (w_anode3286w[1..1] & (! w_data3168w[1..1])), (w_anode3286w[0..0] & w_data3168w[0..0]), w_anode3268w[1..1]);
	w_anode3296w[] = ( (w_anode3296w[2..2] & (! w_data3168w[2..2])), (w_anode3296w[1..1] & w_data3168w[1..1]), (w_anode3296w[0..0] & (! w_data3168w[0..0])), w_anode3268w[1..1]);
	w_anode3306w[] = ( (w_anode3306w[2..2] & (! w_data3168w[2..2])), (w_anode3306w[1..1] & w_data3168w[1..1]), (w_anode3306w[0..0] & w_data3168w[0..0]), w_anode3268w[1..1]);
	w_anode3316w[] = ( (w_anode3316w[2..2] & w_data3168w[2..2]), (w_anode3316w[1..1] & (! w_data3168w[1..1])), (w_anode3316w[0..0] & (! w_data3168w[0..0])), w_anode3268w[1..1]);
	w_anode3326w[] = ( (w_anode3326w[2..2] & w_data3168w[2..2]), (w_anode3326w[1..1] & (! w_data3168w[1..1])), (w_anode3326w[0..0] & w_data3168w[0..0]), w_anode3268w[1..1]);
	w_anode3336w[] = ( (w_anode3336w[2..2] & w_data3168w[2..2]), (w_anode3336w[1..1] & w_data3168w[1..1]), (w_anode3336w[0..0] & (! w_data3168w[0..0])), w_anode3268w[1..1]);
	w_anode3346w[] = ( (w_anode3346w[2..2] & w_data3168w[2..2]), (w_anode3346w[1..1] & w_data3168w[1..1]), (w_anode3346w[0..0] & w_data3168w[0..0]), w_anode3268w[1..1]);
	w_data3168w[2..0] = data_wire[2..0];
END;
--VALID FILE
