--- verilog_synth
+++ uhdm_synth
@@ -11,10 +11,11 @@
 (* src = "dut.sv:1.21-1.22" *)
 input d;
 wire d;
-(* init = 1'h0 *)
 (* src = "dut.sv:1.45-1.46" *)
 output q;
 wire q;
+(* \"has_async_reset"  = 32'd1 *)
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:5.4-9.16" *)
 \$_DFF_PN0_  q_reg /* _0_ */ (
 .C(clk),
