{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1435673788594 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1435673788682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435673788731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1435673788731 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a0 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a31 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a30 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a29 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a28 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a27 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a26 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a25 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a24 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a23 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a22 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a21 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a20 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a19 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a18 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a17 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a16 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a15 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a14 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a13 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a12 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a11 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a10 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a9 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a8 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a7 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a6 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a5 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a4 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a3 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a2 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a1 " "Atom \"MemoriaInstrucoesFinal:inst3\|MemoriaInstrucoes:inst\|MemoriaL1Inst:inst\|altsyncram:altsyncram_component\|altsyncram_f1g1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1435673788793 "|Processador|MemoriaInstrucoesFinal:inst3|MemoriaInstrucoes:inst|MemoriaL1Inst:inst|altsyncram:altsyncram_component|altsyncram_f1g1:auto_generated|ram_block1a1"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1435673788793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1435673788933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1435673788949 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435673789604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1435673789604 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1435673789604 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435673789651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435673789651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 10286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1435673789651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1435673789651 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1435673789713 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "356 356 " "No exact pin location assignment(s) for 356 pins of 356 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stall_A " "Pin Stall_A not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Stall_A } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1048 1160 1336 -1032 "Stall_A" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Stall_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stall_B " "Pin Stall_B not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Stall_B } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1024 1160 1336 -1008 "Stall_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Stall_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_n_input " "Pin Clk_n_input not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_n_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 560 736 -840 "Clk_n_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_n_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[31\] " "Pin Hi_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[30\] " "Pin Hi_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[29\] " "Pin Hi_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[28\] " "Pin Hi_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[27\] " "Pin Hi_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[26\] " "Pin Hi_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[25\] " "Pin Hi_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[24\] " "Pin Hi_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[23\] " "Pin Hi_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[22\] " "Pin Hi_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[21\] " "Pin Hi_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[20\] " "Pin Hi_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[19\] " "Pin Hi_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[18\] " "Pin Hi_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[17\] " "Pin Hi_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[16\] " "Pin Hi_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[15\] " "Pin Hi_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[14\] " "Pin Hi_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[13\] " "Pin Hi_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[12\] " "Pin Hi_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[11\] " "Pin Hi_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[10\] " "Pin Hi_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[9\] " "Pin Hi_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[8\] " "Pin Hi_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[7\] " "Pin Hi_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[6\] " "Pin Hi_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[5\] " "Pin Hi_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[4\] " "Pin Hi_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[3\] " "Pin Hi_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[2\] " "Pin Hi_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[1\] " "Pin Hi_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hi_V\[0\] " "Pin Hi_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Hi_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1248 1192 1368 -1232 "Hi_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hi_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[31\] " "Pin Lo_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[30\] " "Pin Lo_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[29\] " "Pin Lo_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1010 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[28\] " "Pin Lo_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[27\] " "Pin Lo_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[26\] " "Pin Lo_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[25\] " "Pin Lo_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[24\] " "Pin Lo_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1015 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[23\] " "Pin Lo_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[22\] " "Pin Lo_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[21\] " "Pin Lo_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[20\] " "Pin Lo_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[19\] " "Pin Lo_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[18\] " "Pin Lo_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[17\] " "Pin Lo_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[16\] " "Pin Lo_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1023 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[15\] " "Pin Lo_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[14\] " "Pin Lo_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1025 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[13\] " "Pin Lo_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1026 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[12\] " "Pin Lo_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[11\] " "Pin Lo_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[10\] " "Pin Lo_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[9\] " "Pin Lo_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[8\] " "Pin Lo_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[7\] " "Pin Lo_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1032 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[6\] " "Pin Lo_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[5\] " "Pin Lo_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1034 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[4\] " "Pin Lo_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[3\] " "Pin Lo_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1036 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[2\] " "Pin Lo_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[1\] " "Pin Lo_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1038 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lo_V\[0\] " "Pin Lo_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Lo_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1216 1192 1368 -1200 "Lo_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Lo_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1039 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[31\] " "Pin R10_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1040 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[30\] " "Pin R10_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[29\] " "Pin R10_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[28\] " "Pin R10_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[27\] " "Pin R10_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[26\] " "Pin R10_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[25\] " "Pin R10_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[24\] " "Pin R10_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[23\] " "Pin R10_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[22\] " "Pin R10_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[21\] " "Pin R10_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[20\] " "Pin R10_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1051 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[19\] " "Pin R10_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1052 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[18\] " "Pin R10_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[17\] " "Pin R10_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1054 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[16\] " "Pin R10_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[15\] " "Pin R10_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1056 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[14\] " "Pin R10_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[13\] " "Pin R10_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1058 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[12\] " "Pin R10_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1059 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[11\] " "Pin R10_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1060 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[10\] " "Pin R10_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1061 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[9\] " "Pin R10_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[8\] " "Pin R10_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1063 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[7\] " "Pin R10_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[6\] " "Pin R10_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1065 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[5\] " "Pin R10_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[4\] " "Pin R10_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[3\] " "Pin R10_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[2\] " "Pin R10_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1069 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[1\] " "Pin R10_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R10_V\[0\] " "Pin R10_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R10_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1208 880 1056 -1192 "R10_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R10_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1071 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[31\] " "Pin R11_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[30\] " "Pin R11_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1073 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[29\] " "Pin R11_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[28\] " "Pin R11_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1075 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[27\] " "Pin R11_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[26\] " "Pin R11_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[25\] " "Pin R11_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[24\] " "Pin R11_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[23\] " "Pin R11_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[22\] " "Pin R11_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[21\] " "Pin R11_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[20\] " "Pin R11_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[19\] " "Pin R11_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[18\] " "Pin R11_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[17\] " "Pin R11_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[16\] " "Pin R11_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[15\] " "Pin R11_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[14\] " "Pin R11_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[13\] " "Pin R11_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[12\] " "Pin R11_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[11\] " "Pin R11_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[10\] " "Pin R11_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[9\] " "Pin R11_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[8\] " "Pin R11_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[7\] " "Pin R11_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[6\] " "Pin R11_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[5\] " "Pin R11_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[4\] " "Pin R11_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[3\] " "Pin R11_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[2\] " "Pin R11_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[1\] " "Pin R11_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R11_V\[0\] " "Pin R11_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R11_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1184 880 1056 -1168 "R11_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R11_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[31\] " "Pin R12_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[30\] " "Pin R12_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[29\] " "Pin R12_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[28\] " "Pin R12_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[27\] " "Pin R12_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[26\] " "Pin R12_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[25\] " "Pin R12_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[24\] " "Pin R12_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[23\] " "Pin R12_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[22\] " "Pin R12_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[21\] " "Pin R12_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[20\] " "Pin R12_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[19\] " "Pin R12_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[18\] " "Pin R12_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[17\] " "Pin R12_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[16\] " "Pin R12_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[15\] " "Pin R12_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[14\] " "Pin R12_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[13\] " "Pin R12_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[12\] " "Pin R12_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[11\] " "Pin R12_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[10\] " "Pin R12_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[9\] " "Pin R12_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[8\] " "Pin R12_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[7\] " "Pin R12_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[6\] " "Pin R12_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[5\] " "Pin R12_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[4\] " "Pin R12_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[3\] " "Pin R12_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[2\] " "Pin R12_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[1\] " "Pin R12_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R12_V\[0\] " "Pin R12_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R12_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1160 880 1056 -1144 "R12_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R12_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[31\] " "Pin R13_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[30\] " "Pin R13_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[29\] " "Pin R13_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[28\] " "Pin R13_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[27\] " "Pin R13_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[26\] " "Pin R13_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[25\] " "Pin R13_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[24\] " "Pin R13_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[23\] " "Pin R13_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[22\] " "Pin R13_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[21\] " "Pin R13_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[20\] " "Pin R13_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[19\] " "Pin R13_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[18\] " "Pin R13_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[17\] " "Pin R13_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[16\] " "Pin R13_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[15\] " "Pin R13_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[14\] " "Pin R13_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[13\] " "Pin R13_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[12\] " "Pin R13_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[11\] " "Pin R13_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[10\] " "Pin R13_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[9\] " "Pin R13_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[8\] " "Pin R13_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[7\] " "Pin R13_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[6\] " "Pin R13_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[5\] " "Pin R13_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[4\] " "Pin R13_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[3\] " "Pin R13_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[2\] " "Pin R13_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[1\] " "Pin R13_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R13_V\[0\] " "Pin R13_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R13_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1136 880 1056 -1120 "R13_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R13_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[31\] " "Pin R8_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[30\] " "Pin R8_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[29\] " "Pin R8_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[28\] " "Pin R8_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[27\] " "Pin R8_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[26\] " "Pin R8_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[25\] " "Pin R8_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[24\] " "Pin R8_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[23\] " "Pin R8_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[22\] " "Pin R8_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[21\] " "Pin R8_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[20\] " "Pin R8_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[19\] " "Pin R8_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[18\] " "Pin R8_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[17\] " "Pin R8_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[16\] " "Pin R8_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[15\] " "Pin R8_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[14\] " "Pin R8_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[13\] " "Pin R8_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[12\] " "Pin R8_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[11\] " "Pin R8_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[10\] " "Pin R8_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[9\] " "Pin R8_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[8\] " "Pin R8_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[7\] " "Pin R8_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[6\] " "Pin R8_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[5\] " "Pin R8_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[4\] " "Pin R8_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[3\] " "Pin R8_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[2\] " "Pin R8_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[1\] " "Pin R8_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R8_V\[0\] " "Pin R8_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R8_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1256 880 1056 -1240 "R8_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R8_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[31\] " "Pin R9_V\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[30\] " "Pin R9_V\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[29\] " "Pin R9_V\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[28\] " "Pin R9_V\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[27\] " "Pin R9_V\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[26\] " "Pin R9_V\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[25\] " "Pin R9_V\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[24\] " "Pin R9_V\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[23\] " "Pin R9_V\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[22\] " "Pin R9_V\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[21\] " "Pin R9_V\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[20\] " "Pin R9_V\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[19\] " "Pin R9_V\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[18\] " "Pin R9_V\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[17\] " "Pin R9_V\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[16\] " "Pin R9_V\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[15\] " "Pin R9_V\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[14\] " "Pin R9_V\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[13\] " "Pin R9_V\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[12\] " "Pin R9_V\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[11\] " "Pin R9_V\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[10\] " "Pin R9_V\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[9\] " "Pin R9_V\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[8\] " "Pin R9_V\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[7\] " "Pin R9_V\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[6\] " "Pin R9_V\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[5\] " "Pin R9_V\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[4\] " "Pin R9_V\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[3\] " "Pin R9_V\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[2\] " "Pin R9_V\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[1\] " "Pin R9_V\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R9_V\[0\] " "Pin R9_V\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R9_V[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1232 880 1056 -1216 "R9_V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R9_V[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[31\] " "Pin Valor_MemDados\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[30\] " "Pin Valor_MemDados\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[29\] " "Pin Valor_MemDados\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[28\] " "Pin Valor_MemDados\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[27\] " "Pin Valor_MemDados\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[26\] " "Pin Valor_MemDados\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[25\] " "Pin Valor_MemDados\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[24\] " "Pin Valor_MemDados\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[23\] " "Pin Valor_MemDados\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[22\] " "Pin Valor_MemDados\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[21\] " "Pin Valor_MemDados\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[20\] " "Pin Valor_MemDados\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[19\] " "Pin Valor_MemDados\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[18\] " "Pin Valor_MemDados\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[17\] " "Pin Valor_MemDados\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[16\] " "Pin Valor_MemDados\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[15\] " "Pin Valor_MemDados\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[14\] " "Pin Valor_MemDados\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[13\] " "Pin Valor_MemDados\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[12\] " "Pin Valor_MemDados\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[11\] " "Pin Valor_MemDados\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[10\] " "Pin Valor_MemDados\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[9\] " "Pin Valor_MemDados\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[8\] " "Pin Valor_MemDados\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[7\] " "Pin Valor_MemDados\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[6\] " "Pin Valor_MemDados\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[5\] " "Pin Valor_MemDados\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[4\] " "Pin Valor_MemDados\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[3\] " "Pin Valor_MemDados\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[2\] " "Pin Valor_MemDados\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[1\] " "Pin Valor_MemDados\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemDados\[0\] " "Pin Valor_MemDados\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemDados[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1272 1521 1735 -1256 "Valor_MemDados" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemDados[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[31\] " "Pin Valor_MemInst\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[30\] " "Pin Valor_MemInst\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[29\] " "Pin Valor_MemInst\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[28\] " "Pin Valor_MemInst\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[27\] " "Pin Valor_MemInst\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[26\] " "Pin Valor_MemInst\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[25\] " "Pin Valor_MemInst\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[24\] " "Pin Valor_MemInst\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[23\] " "Pin Valor_MemInst\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[22\] " "Pin Valor_MemInst\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[21\] " "Pin Valor_MemInst\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[20\] " "Pin Valor_MemInst\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[19\] " "Pin Valor_MemInst\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[18\] " "Pin Valor_MemInst\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[17\] " "Pin Valor_MemInst\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[16\] " "Pin Valor_MemInst\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[15\] " "Pin Valor_MemInst\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[14\] " "Pin Valor_MemInst\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[13\] " "Pin Valor_MemInst\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[12\] " "Pin Valor_MemInst\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[11\] " "Pin Valor_MemInst\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[10\] " "Pin Valor_MemInst\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[9\] " "Pin Valor_MemInst\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[8\] " "Pin Valor_MemInst\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[7\] " "Pin Valor_MemInst\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[6\] " "Pin Valor_MemInst\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[5\] " "Pin Valor_MemInst\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[4\] " "Pin Valor_MemInst\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[3\] " "Pin Valor_MemInst\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[2\] " "Pin Valor_MemInst\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[1\] " "Pin Valor_MemInst\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_MemInst\[0\] " "Pin Valor_MemInst\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_MemInst[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -1240 1522 1723 -1224 "Valor_MemInst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_MemInst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[31\] " "Pin Valor_PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[31] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[30\] " "Pin Valor_PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[30] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[29\] " "Pin Valor_PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[29] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[28\] " "Pin Valor_PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[28] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[27\] " "Pin Valor_PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[27] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[26\] " "Pin Valor_PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[26] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[25\] " "Pin Valor_PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[25] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[24\] " "Pin Valor_PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[24] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[23\] " "Pin Valor_PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[23] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[22\] " "Pin Valor_PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[22] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[21\] " "Pin Valor_PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[21] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[20\] " "Pin Valor_PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[20] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[19\] " "Pin Valor_PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[19] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[18\] " "Pin Valor_PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[18] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[17\] " "Pin Valor_PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[17] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[16\] " "Pin Valor_PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[16] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[15\] " "Pin Valor_PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[15] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[14\] " "Pin Valor_PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[14] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[13\] " "Pin Valor_PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[13] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[12\] " "Pin Valor_PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[12] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[11\] " "Pin Valor_PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[11] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[10\] " "Pin Valor_PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[10] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[9\] " "Pin Valor_PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[9] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[8\] " "Pin Valor_PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[8] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[7\] " "Pin Valor_PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[7] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[6\] " "Pin Valor_PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[6] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[5\] " "Pin Valor_PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[5] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[4\] " "Pin Valor_PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[4] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[3\] " "Pin Valor_PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[3] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[2\] " "Pin Valor_PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[2] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[1\] " "Pin Valor_PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[1] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_PC\[0\] " "Pin Valor_PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_PC[0] } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { 280 512 688 296 "Valor_PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_m_input " "Pin Clk_m_input not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_m_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 192 368 -840 "Clk_m_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_m_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1435673789994 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1435673789994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1435673790525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1435673790540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1435673790696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_m_input (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clk_m_input (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6 " "Destination node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst35|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6 " "Destination node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6" {  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst25|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1435673791117 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_m_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 192 368 -840 "Clk_m_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_m_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1329 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435673791117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorDeFrequencia:inst13\|inst43  " "Automatically promoted node DivisorDeFrequencia:inst13\|inst43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_Register:inst33\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] " "Destination node MEM_Register:inst33\|ShiftRegister1:inst3\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Register:inst33|ShiftRegister1:inst3|ShiftRegister_1:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4032 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEM_Register:inst33\|ShiftRegister1:inst2\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\] " "Destination node MEM_Register:inst33\|ShiftRegister1:inst2\|ShiftRegister_1:inst\|lpm_shiftreg:LPM_SHIFTREG_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Register:inst33|ShiftRegister1:inst2|ShiftRegister_1:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4030 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorDeFrequencia:inst13\|inst43~0 " "Destination node DivisorDeFrequencia:inst13\|inst43~0" {  } { { "Principal/DivisorDeFrequencia.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/DivisorDeFrequencia.bdf" { { 160 336 400 240 "inst43" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrequencia:inst13|inst43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 7141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clk_n_input " "Destination node Clk_n_input" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clk_n_input } } } { "Principal/Processador.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/Processador.bdf" { { -856 560 736 -840 "Clk_n_input" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_n_input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 1331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1435673791117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1435673791117 ""}  } { { "Principal/DivisorDeFrequencia.bdf" "" { Schematic "X:/Labs_OAC/LAB3_final/Implementacao/Principal/DivisorDeFrequencia.bdf" { { 160 336 400 240 "inst43" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrequencia:inst13|inst43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 2003 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435673791117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6  " "Automatically promoted node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst25\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435673791133 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst25|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4049 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435673791133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6  " "Automatically promoted node MemoriaDadosFinal:inst12\|MemoriaDados:inst\|21mux:inst35\|6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1435673791133 ""}  } { { "21mux.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 88 280 344 128 "6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemoriaDadosFinal:inst12|MemoriaDados:inst|21mux:inst35|6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 0 { 0 ""} 0 4048 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1435673791133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1435673791695 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435673791726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1435673791741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1435673791773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1435673791804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1435673791819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1435673792100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1435673792131 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1435673792131 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "355 unused 3.3V 0 355 0 " "Number of I/O pins in group: 355 (unused VREF, 3.3V VCCIO, 0 input, 355 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1435673792194 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1435673792194 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1435673792194 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1435673792225 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1435673792225 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1435673792225 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435673792568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1435673794627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435673796640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1435673796702 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1435673812177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435673812209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1435673812942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "X:/Labs_OAC/LAB3_final/Implementacao/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1435673817403 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1435673817403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435673822255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1435673822286 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1435673822286 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.02 " "Total time spent on timing analysis during the Fitter is 5.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1435673822489 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1435673822520 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "355 " "Found 355 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stall_A 0 " "Pin \"Stall_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stall_B 0 " "Pin \"Stall_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clk_n_input 0 " "Pin \"Clk_n_input\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[31\] 0 " "Pin \"Hi_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[30\] 0 " "Pin \"Hi_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[29\] 0 " "Pin \"Hi_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[28\] 0 " "Pin \"Hi_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[27\] 0 " "Pin \"Hi_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[26\] 0 " "Pin \"Hi_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[25\] 0 " "Pin \"Hi_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[24\] 0 " "Pin \"Hi_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[23\] 0 " "Pin \"Hi_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[22\] 0 " "Pin \"Hi_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[21\] 0 " "Pin \"Hi_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[20\] 0 " "Pin \"Hi_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[19\] 0 " "Pin \"Hi_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[18\] 0 " "Pin \"Hi_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[17\] 0 " "Pin \"Hi_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[16\] 0 " "Pin \"Hi_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[15\] 0 " "Pin \"Hi_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[14\] 0 " "Pin \"Hi_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[13\] 0 " "Pin \"Hi_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[12\] 0 " "Pin \"Hi_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[11\] 0 " "Pin \"Hi_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[10\] 0 " "Pin \"Hi_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[9\] 0 " "Pin \"Hi_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[8\] 0 " "Pin \"Hi_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[7\] 0 " "Pin \"Hi_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[6\] 0 " "Pin \"Hi_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[5\] 0 " "Pin \"Hi_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[4\] 0 " "Pin \"Hi_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[3\] 0 " "Pin \"Hi_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[2\] 0 " "Pin \"Hi_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[1\] 0 " "Pin \"Hi_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hi_V\[0\] 0 " "Pin \"Hi_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[31\] 0 " "Pin \"Lo_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[30\] 0 " "Pin \"Lo_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[29\] 0 " "Pin \"Lo_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[28\] 0 " "Pin \"Lo_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[27\] 0 " "Pin \"Lo_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[26\] 0 " "Pin \"Lo_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[25\] 0 " "Pin \"Lo_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[24\] 0 " "Pin \"Lo_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[23\] 0 " "Pin \"Lo_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[22\] 0 " "Pin \"Lo_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[21\] 0 " "Pin \"Lo_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[20\] 0 " "Pin \"Lo_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[19\] 0 " "Pin \"Lo_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[18\] 0 " "Pin \"Lo_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[17\] 0 " "Pin \"Lo_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[16\] 0 " "Pin \"Lo_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[15\] 0 " "Pin \"Lo_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[14\] 0 " "Pin \"Lo_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[13\] 0 " "Pin \"Lo_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[12\] 0 " "Pin \"Lo_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[11\] 0 " "Pin \"Lo_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[10\] 0 " "Pin \"Lo_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[9\] 0 " "Pin \"Lo_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[8\] 0 " "Pin \"Lo_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[7\] 0 " "Pin \"Lo_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[6\] 0 " "Pin \"Lo_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[5\] 0 " "Pin \"Lo_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[4\] 0 " "Pin \"Lo_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[3\] 0 " "Pin \"Lo_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[2\] 0 " "Pin \"Lo_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[1\] 0 " "Pin \"Lo_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Lo_V\[0\] 0 " "Pin \"Lo_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[31\] 0 " "Pin \"R10_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[30\] 0 " "Pin \"R10_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[29\] 0 " "Pin \"R10_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[28\] 0 " "Pin \"R10_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[27\] 0 " "Pin \"R10_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[26\] 0 " "Pin \"R10_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[25\] 0 " "Pin \"R10_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[24\] 0 " "Pin \"R10_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[23\] 0 " "Pin \"R10_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[22\] 0 " "Pin \"R10_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[21\] 0 " "Pin \"R10_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[20\] 0 " "Pin \"R10_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[19\] 0 " "Pin \"R10_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[18\] 0 " "Pin \"R10_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[17\] 0 " "Pin \"R10_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[16\] 0 " "Pin \"R10_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[15\] 0 " "Pin \"R10_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[14\] 0 " "Pin \"R10_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[13\] 0 " "Pin \"R10_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[12\] 0 " "Pin \"R10_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[11\] 0 " "Pin \"R10_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[10\] 0 " "Pin \"R10_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[9\] 0 " "Pin \"R10_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[8\] 0 " "Pin \"R10_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[7\] 0 " "Pin \"R10_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[6\] 0 " "Pin \"R10_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[5\] 0 " "Pin \"R10_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[4\] 0 " "Pin \"R10_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[3\] 0 " "Pin \"R10_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[2\] 0 " "Pin \"R10_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[1\] 0 " "Pin \"R10_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R10_V\[0\] 0 " "Pin \"R10_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[31\] 0 " "Pin \"R11_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[30\] 0 " "Pin \"R11_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[29\] 0 " "Pin \"R11_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[28\] 0 " "Pin \"R11_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[27\] 0 " "Pin \"R11_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[26\] 0 " "Pin \"R11_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[25\] 0 " "Pin \"R11_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[24\] 0 " "Pin \"R11_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[23\] 0 " "Pin \"R11_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[22\] 0 " "Pin \"R11_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[21\] 0 " "Pin \"R11_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[20\] 0 " "Pin \"R11_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[19\] 0 " "Pin \"R11_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[18\] 0 " "Pin \"R11_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[17\] 0 " "Pin \"R11_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[16\] 0 " "Pin \"R11_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[15\] 0 " "Pin \"R11_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[14\] 0 " "Pin \"R11_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[13\] 0 " "Pin \"R11_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[12\] 0 " "Pin \"R11_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[11\] 0 " "Pin \"R11_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[10\] 0 " "Pin \"R11_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[9\] 0 " "Pin \"R11_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[8\] 0 " "Pin \"R11_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[7\] 0 " "Pin \"R11_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[6\] 0 " "Pin \"R11_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[5\] 0 " "Pin \"R11_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[4\] 0 " "Pin \"R11_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[3\] 0 " "Pin \"R11_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[2\] 0 " "Pin \"R11_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[1\] 0 " "Pin \"R11_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R11_V\[0\] 0 " "Pin \"R11_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[31\] 0 " "Pin \"R12_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[30\] 0 " "Pin \"R12_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[29\] 0 " "Pin \"R12_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[28\] 0 " "Pin \"R12_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[27\] 0 " "Pin \"R12_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[26\] 0 " "Pin \"R12_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[25\] 0 " "Pin \"R12_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[24\] 0 " "Pin \"R12_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[23\] 0 " "Pin \"R12_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[22\] 0 " "Pin \"R12_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[21\] 0 " "Pin \"R12_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[20\] 0 " "Pin \"R12_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[19\] 0 " "Pin \"R12_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[18\] 0 " "Pin \"R12_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[17\] 0 " "Pin \"R12_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[16\] 0 " "Pin \"R12_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[15\] 0 " "Pin \"R12_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[14\] 0 " "Pin \"R12_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[13\] 0 " "Pin \"R12_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[12\] 0 " "Pin \"R12_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[11\] 0 " "Pin \"R12_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[10\] 0 " "Pin \"R12_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[9\] 0 " "Pin \"R12_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[8\] 0 " "Pin \"R12_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[7\] 0 " "Pin \"R12_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[6\] 0 " "Pin \"R12_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[5\] 0 " "Pin \"R12_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[4\] 0 " "Pin \"R12_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[3\] 0 " "Pin \"R12_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[2\] 0 " "Pin \"R12_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[1\] 0 " "Pin \"R12_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R12_V\[0\] 0 " "Pin \"R12_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[31\] 0 " "Pin \"R13_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[30\] 0 " "Pin \"R13_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[29\] 0 " "Pin \"R13_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[28\] 0 " "Pin \"R13_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[27\] 0 " "Pin \"R13_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[26\] 0 " "Pin \"R13_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[25\] 0 " "Pin \"R13_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[24\] 0 " "Pin \"R13_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[23\] 0 " "Pin \"R13_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[22\] 0 " "Pin \"R13_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[21\] 0 " "Pin \"R13_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[20\] 0 " "Pin \"R13_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[19\] 0 " "Pin \"R13_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[18\] 0 " "Pin \"R13_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[17\] 0 " "Pin \"R13_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[16\] 0 " "Pin \"R13_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[15\] 0 " "Pin \"R13_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[14\] 0 " "Pin \"R13_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[13\] 0 " "Pin \"R13_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[12\] 0 " "Pin \"R13_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[11\] 0 " "Pin \"R13_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[10\] 0 " "Pin \"R13_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[9\] 0 " "Pin \"R13_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[8\] 0 " "Pin \"R13_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[7\] 0 " "Pin \"R13_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[6\] 0 " "Pin \"R13_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[5\] 0 " "Pin \"R13_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[4\] 0 " "Pin \"R13_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[3\] 0 " "Pin \"R13_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[2\] 0 " "Pin \"R13_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[1\] 0 " "Pin \"R13_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R13_V\[0\] 0 " "Pin \"R13_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[31\] 0 " "Pin \"R8_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[30\] 0 " "Pin \"R8_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[29\] 0 " "Pin \"R8_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[28\] 0 " "Pin \"R8_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[27\] 0 " "Pin \"R8_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[26\] 0 " "Pin \"R8_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[25\] 0 " "Pin \"R8_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[24\] 0 " "Pin \"R8_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[23\] 0 " "Pin \"R8_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[22\] 0 " "Pin \"R8_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[21\] 0 " "Pin \"R8_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[20\] 0 " "Pin \"R8_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[19\] 0 " "Pin \"R8_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[18\] 0 " "Pin \"R8_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[17\] 0 " "Pin \"R8_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[16\] 0 " "Pin \"R8_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[15\] 0 " "Pin \"R8_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[14\] 0 " "Pin \"R8_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[13\] 0 " "Pin \"R8_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[12\] 0 " "Pin \"R8_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[11\] 0 " "Pin \"R8_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[10\] 0 " "Pin \"R8_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[9\] 0 " "Pin \"R8_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[8\] 0 " "Pin \"R8_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[7\] 0 " "Pin \"R8_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[6\] 0 " "Pin \"R8_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[5\] 0 " "Pin \"R8_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[4\] 0 " "Pin \"R8_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[3\] 0 " "Pin \"R8_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[2\] 0 " "Pin \"R8_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[1\] 0 " "Pin \"R8_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R8_V\[0\] 0 " "Pin \"R8_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[31\] 0 " "Pin \"R9_V\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[30\] 0 " "Pin \"R9_V\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[29\] 0 " "Pin \"R9_V\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[28\] 0 " "Pin \"R9_V\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[27\] 0 " "Pin \"R9_V\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[26\] 0 " "Pin \"R9_V\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[25\] 0 " "Pin \"R9_V\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[24\] 0 " "Pin \"R9_V\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[23\] 0 " "Pin \"R9_V\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[22\] 0 " "Pin \"R9_V\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[21\] 0 " "Pin \"R9_V\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[20\] 0 " "Pin \"R9_V\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[19\] 0 " "Pin \"R9_V\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[18\] 0 " "Pin \"R9_V\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[17\] 0 " "Pin \"R9_V\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[16\] 0 " "Pin \"R9_V\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[15\] 0 " "Pin \"R9_V\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[14\] 0 " "Pin \"R9_V\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[13\] 0 " "Pin \"R9_V\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[12\] 0 " "Pin \"R9_V\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[11\] 0 " "Pin \"R9_V\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[10\] 0 " "Pin \"R9_V\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[9\] 0 " "Pin \"R9_V\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[8\] 0 " "Pin \"R9_V\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[7\] 0 " "Pin \"R9_V\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[6\] 0 " "Pin \"R9_V\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[5\] 0 " "Pin \"R9_V\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[4\] 0 " "Pin \"R9_V\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[3\] 0 " "Pin \"R9_V\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[2\] 0 " "Pin \"R9_V\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[1\] 0 " "Pin \"R9_V\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R9_V\[0\] 0 " "Pin \"R9_V\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[31\] 0 " "Pin \"Valor_MemDados\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[30\] 0 " "Pin \"Valor_MemDados\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[29\] 0 " "Pin \"Valor_MemDados\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[28\] 0 " "Pin \"Valor_MemDados\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[27\] 0 " "Pin \"Valor_MemDados\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[26\] 0 " "Pin \"Valor_MemDados\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[25\] 0 " "Pin \"Valor_MemDados\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[24\] 0 " "Pin \"Valor_MemDados\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[23\] 0 " "Pin \"Valor_MemDados\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[22\] 0 " "Pin \"Valor_MemDados\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[21\] 0 " "Pin \"Valor_MemDados\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[20\] 0 " "Pin \"Valor_MemDados\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[19\] 0 " "Pin \"Valor_MemDados\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[18\] 0 " "Pin \"Valor_MemDados\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[17\] 0 " "Pin \"Valor_MemDados\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[16\] 0 " "Pin \"Valor_MemDados\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[15\] 0 " "Pin \"Valor_MemDados\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[14\] 0 " "Pin \"Valor_MemDados\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[13\] 0 " "Pin \"Valor_MemDados\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[12\] 0 " "Pin \"Valor_MemDados\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[11\] 0 " "Pin \"Valor_MemDados\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[10\] 0 " "Pin \"Valor_MemDados\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[9\] 0 " "Pin \"Valor_MemDados\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[8\] 0 " "Pin \"Valor_MemDados\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[7\] 0 " "Pin \"Valor_MemDados\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[6\] 0 " "Pin \"Valor_MemDados\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[5\] 0 " "Pin \"Valor_MemDados\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[4\] 0 " "Pin \"Valor_MemDados\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[3\] 0 " "Pin \"Valor_MemDados\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[2\] 0 " "Pin \"Valor_MemDados\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[1\] 0 " "Pin \"Valor_MemDados\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemDados\[0\] 0 " "Pin \"Valor_MemDados\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[31\] 0 " "Pin \"Valor_MemInst\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[30\] 0 " "Pin \"Valor_MemInst\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[29\] 0 " "Pin \"Valor_MemInst\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[28\] 0 " "Pin \"Valor_MemInst\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[27\] 0 " "Pin \"Valor_MemInst\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[26\] 0 " "Pin \"Valor_MemInst\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[25\] 0 " "Pin \"Valor_MemInst\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[24\] 0 " "Pin \"Valor_MemInst\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[23\] 0 " "Pin \"Valor_MemInst\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[22\] 0 " "Pin \"Valor_MemInst\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[21\] 0 " "Pin \"Valor_MemInst\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[20\] 0 " "Pin \"Valor_MemInst\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[19\] 0 " "Pin \"Valor_MemInst\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[18\] 0 " "Pin \"Valor_MemInst\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[17\] 0 " "Pin \"Valor_MemInst\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[16\] 0 " "Pin \"Valor_MemInst\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[15\] 0 " "Pin \"Valor_MemInst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[14\] 0 " "Pin \"Valor_MemInst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[13\] 0 " "Pin \"Valor_MemInst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[12\] 0 " "Pin \"Valor_MemInst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[11\] 0 " "Pin \"Valor_MemInst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[10\] 0 " "Pin \"Valor_MemInst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[9\] 0 " "Pin \"Valor_MemInst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[8\] 0 " "Pin \"Valor_MemInst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[7\] 0 " "Pin \"Valor_MemInst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[6\] 0 " "Pin \"Valor_MemInst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[5\] 0 " "Pin \"Valor_MemInst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[4\] 0 " "Pin \"Valor_MemInst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[3\] 0 " "Pin \"Valor_MemInst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[2\] 0 " "Pin \"Valor_MemInst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[1\] 0 " "Pin \"Valor_MemInst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_MemInst\[0\] 0 " "Pin \"Valor_MemInst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[31\] 0 " "Pin \"Valor_PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[30\] 0 " "Pin \"Valor_PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[29\] 0 " "Pin \"Valor_PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[28\] 0 " "Pin \"Valor_PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[27\] 0 " "Pin \"Valor_PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[26\] 0 " "Pin \"Valor_PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[25\] 0 " "Pin \"Valor_PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[24\] 0 " "Pin \"Valor_PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[23\] 0 " "Pin \"Valor_PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[22\] 0 " "Pin \"Valor_PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[21\] 0 " "Pin \"Valor_PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[20\] 0 " "Pin \"Valor_PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[19\] 0 " "Pin \"Valor_PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[18\] 0 " "Pin \"Valor_PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[17\] 0 " "Pin \"Valor_PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[16\] 0 " "Pin \"Valor_PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[15\] 0 " "Pin \"Valor_PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[14\] 0 " "Pin \"Valor_PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[13\] 0 " "Pin \"Valor_PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[12\] 0 " "Pin \"Valor_PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[11\] 0 " "Pin \"Valor_PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[10\] 0 " "Pin \"Valor_PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[9\] 0 " "Pin \"Valor_PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[8\] 0 " "Pin \"Valor_PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[7\] 0 " "Pin \"Valor_PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[6\] 0 " "Pin \"Valor_PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[5\] 0 " "Pin \"Valor_PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[4\] 0 " "Pin \"Valor_PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[3\] 0 " "Pin \"Valor_PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[2\] 0 " "Pin \"Valor_PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[1\] 0 " "Pin \"Valor_PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_PC\[0\] 0 " "Pin \"Valor_PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1435673822661 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1435673822661 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1435673824080 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1435673824408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1435673825905 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1435673826483 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1435673826561 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1435673826904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Labs_OAC/LAB3_final/Implementacao/output_files/Processador.fit.smsg " "Generated suppressed messages file X:/Labs_OAC/LAB3_final/Implementacao/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1435673827528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435673829228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 11:17:09 2015 " "Processing ended: Tue Jun 30 11:17:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435673829228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435673829228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435673829228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1435673829228 ""}
