INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/Projects/New folder/DataMem.v:33]
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/Projects/New folder/DataMem.v:34]
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/Projects/New folder/DataMem.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/MUX4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/NBitMUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitMUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/NBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetectionUnit
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/New folder/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
