Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Nov 12 12:16:10 2025
| Host         : L-FV0T324 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -file /home/tim/projects/uart/synthesis/results/synth/uart_utilization_hierarchical_synth.rpt
| Design       : TOP_FPGA
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------+---------+------------+------------+---------+------+-----+--------+--------+------------+
|     Instance     |  Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------+---------+------------+------------+---------+------+-----+--------+--------+------------+
| TOP_FPGA         |   (top) |        160 |        160 |       0 |    0 | 159 |      0 |      0 |          0 |
|   (TOP_FPGA)     |   (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|   inst_uart      |    UART |        158 |        158 |       0 |    0 | 116 |      0 |      0 |          0 |
|     (inst_uart)  |    UART |         65 |         65 |       0 |    0 |  36 |      0 |      0 |          0 |
|     inst_uart_rx | UART_RX |         57 |         57 |       0 |    0 |  54 |      0 |      0 |          0 |
+------------------+---------+------------+------------+---------+------+-----+--------+--------+------------+


