Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o N:/Coa/lab 3/adder subtractor/adderSub_201b299/adderSub_test_isim_beh.exe -prj N:/Coa/lab 3/adder subtractor/adderSub_201b299/adderSub_test_beh.prj work.adderSub_test 
ISim M.53d (signature 0x7dea747)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "N:/Coa/lab 3/adder subtractor/adderSub_201b299/exp3_FA.vhd" into library work
Parsing VHDL file "N:/Coa/lab 3/adder subtractor/adderSub_201b299/adderSub_201b299.vhd" into library work
Parsing VHDL file "N:/Coa/lab 3/adder subtractor/adderSub_201b299/adderSub_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity exp3_fa [exp3_fa_default]
Compiling architecture behavioral of entity addersub_201b299 [\adderSub_201b299(4)\]
Compiling architecture behavior of entity addersub_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable N:/Coa/lab 3/adder subtractor/adderSub_201b299/adderSub_test_isim_beh.exe
Fuse Memory Usage: 19048 KB
Fuse CPU Usage: 139 ms
