<device xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.3" xsi:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>Allwinner</vendor>
  <vendorID>sunxi</vendorID>
  <name>D1.pdf</name>
  <series>D1.pdf</series>
  <version>0.1</version>
  <description>D1.pdf</description>
  <licenseText>questionable</licenseText>
  <cpu>
    <name>XuanTie C906 RISC-V CPU</name>
    <revision>0</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>true</fpuPresent>
    <fpuDP>true</fpuDP>
    <nvicPrioBits>0</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>32</size>
  <access>read-write</access>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>Audio Codec</name>
      <description>Audio Codec</description>
      <groupName>generic</groupName>
      <baseAddress>0x2030000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <name>ANALOG DOMAIN REGISTER</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>ADC1_REG</name>
            <description>ADC1 Analog Control Register</description>
            <addressOffset>0x300</addressOffset>
            <resetValue>0x1CC055</resetValue>
            <resetMask>0xFFFFDFFF</resetMask>
            <fields>
              <field>
                <name>ADC1_EN</name>
                <description>ADC1 Channel Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC1_PGA_EN</name>
                <description>MIC1 PGA Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1</name>
                <description>Dither Control 
0: New Dither Off 
1: New Dither On </description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>New_Dither_Off</name>
                    <description>New Dither Off</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>New_Dither_On</name>
                    <description>New Dither On</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC1_SIN_EN</name>
                <description>MIC1 Single Input Enable 
0: Disable 
1: Enable </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FMINLEN</name>
                <description>FMINL Enable 
0: Disable 
1: Enable </description>
                <bitRange>[27:27]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FMINLG</name>
                <description>FMINL Gain Control 
0: 0 dB 
1: 6 dB </description>
                <bitRange>[26:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_6_dB</name>
                    <description>6 dB</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DSM_DITHER_LVL</name>
                <description>Dither Level Control (Dither level is positive ralated to the ctrl bits) 
00: No Level 
01: Min Level 
10: Middle Level 
11: Max Level </description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Level</name>
                    <description>No Level</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Min_Level</name>
                    <description>Min Level</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Middle_Level</name>
                    <description>Middle Level</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Max_Level</name>
                    <description>Max Level</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEINLEN</name>
                <description>LINEINL Enable 
0: Disable 
1: Enable </description>
                <bitRange>[23:23]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEINLG</name>
                <description>LINEINL Gain Control 
0: 0 dB 
1: 6 dB </description>
                <bitRange>[22:22]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_6_dB</name>
                    <description>6 dB</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPBUFFER</name>
                <description>PGA Vcm Buffer OP Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_PGA_CTRL_RCM</name>
                <description>ADC1 PGA Common Mode Input Impedance Control for MICIN 
00: 100 k&#8486; 
01: 75 k&#8486; 
10: 50 k&#8486; 
11: 25 k&#8486; </description>
                <bitRange>[19:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_100_k&#8486;</name>
                    <description>100 k&#8486;</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_75_k&#8486;</name>
                    <description>75 k&#8486;</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_50_k&#8486;</name>
                    <description>50 k&#8486;</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_25_k&#8486;</name>
                    <description>25 k&#8486;</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_PGA_IN_VCM_CTRL</name>
                <description>ADC1 PGA Common-Mode Voltage Control 
00: 900 mV 
01: 800 mV 
10: 750 mV 
11: 700 mV </description>
                <bitRange>[17:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_900_mV</name>
                    <description>900 mV</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_800_mV</name>
                    <description>800 mV</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_750_mV</name>
                    <description>750 mV</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_700_mV</name>
                    <description>700 mV</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPADC</name>
                <description>ADC1-ADC3 Bias Current Select 
00: 1 uA 
01: 2 uA 
10: 3 uA 
11: 4 uA </description>
                <bitRange>[15:14]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_uA</name>
                    <description>1 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_uA</name>
                    <description>2 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_3_uA</name>
                    <description>3 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4_uA</name>
                    <description>4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_PGA_GAIN_CTRL</name>
                <description>ADC1 PGA gain settings:   
0x0: 0 dB      0x10: 21 dB   
0x1: 6 dB      0x11: 22 dB   
0x2: 6 dB      0x12: 23 dB   
0x3: 6 dB      0x13: 24 dB   
0x4: 9 dB      0x14: 25 dB   
0x5: 10 dB    0x15: 26 dB   
0x6: 11 dB    0x16: 27 dB   
0x7: 12 dB    0x17: 28 dB   
0x8: 13 dB    0x18: 29 dB   
0x9: 14 dB    0x19: 30 dB   
0xA: 15 dB    0x1A: 31 dB   
0xB: 16 dB    0x1B: 32 dB   
0xC: 17 dB    0x1C: 33 dB   
0xD: 18 dB    0x1D: 34 dB   
0xE: 19 dB    0x1E: 35 dB   
0xF: 20 dB    0x1F: 36 dB   </description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC1_IOPAAF</name>
                <description>ADC1 OP AAF Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.  For example:  ADC1_REG&lt;15:14&gt; = 11, IOPADC = 4 uA 
00: 1.50*4 uA = 6 uA 
01: 1.75*4 uA = 7 uA 
10: 2.00*4 uA = 8 uA 
11: 2.25*4 uA = 9 uA </description>
                <bitRange>[7:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.  For example:  ADC1_REG&lt;15:14&gt; = 11, IOPADC = 4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_50_times_4_uA</name>
                    <description>1.50*4 uA = 6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_4_uA</name>
                    <description>1.75*4 uA = 7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_4_uA</name>
                    <description>2.00*4 uA = 8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_4_uA</name>
                    <description>2.25*4 uA = 9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_IOPSDM1</name>
                <description>ADC1 OP SDM Bias Current Select 1 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
                <bitRange>[5:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_IOPSDM2</name>
                <description>ADC1 OP SDM Bias Current Select 2 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
                <bitRange>[3:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_IOPMIC</name>
                <description>ADC1 OP MIC Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.   </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>ADC2_REG</name>
            <description>ADC2 Analog Control Register</description>
            <addressOffset>0x304</addressOffset>
            <resetValue>0x1C0055</resetValue>
            <resetMask>0xFFFF1FFF</resetMask>
            <fields>
              <field>
                <name>ADC2_EN</name>
                <description>ADC2 Channel Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC2_PGA_EN</name>
                <description>MIC2 PGA Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2</name>
                <description>Dither Control 
0: New Dither Off 
1: New Dither On </description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>New_Dither_Off</name>
                    <description>New Dither Off</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>New_Dither_On</name>
                    <description>New Dither On</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC2_SIN_EN</name>
                <description>MIC2 Single Input Enable 
0: Disable 
1: Enable </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FMINREN</name>
                <description>FMINR Enable 
0: Disable 
1: Enable </description>
                <bitRange>[27:27]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FMINRG</name>
                <description>FMINR Gain Control 
0: 0 dB 
1: 6 dB </description>
                <bitRange>[26:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_6_dB</name>
                    <description>6 dB</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DSM_DITHER_LVL</name>
                <description>Dither Level Control (Dither level is positive ralated to the ctrl bits) 
00: No Level 
01: Min Level 
10: Middle Level 
11: Max Level </description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Level</name>
                    <description>No Level</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Min_Level</name>
                    <description>Min Level</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Middle_Level</name>
                    <description>Middle Level</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Max_Level</name>
                    <description>Max Level</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEINREN</name>
                <description>LINEINR Enable 
0: Disable 
1: Enable </description>
                <bitRange>[23:23]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEINRG</name>
                <description>LINEINR Gain Control 
0: 0 dB 
1: 6 dB </description>
                <bitRange>[22:22]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_6_dB</name>
                    <description>6 dB</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPBUFFER</name>
                <description>PGA Vcm Buffer OP Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_PGA_CTRL_RCM</name>
                <description>ADC2 PGA Common Mode Input Impedance Control for MICIN 
00: 100 k&#8486; 
01: 75 k&#8486; 
10: 50 k&#8486; 
11: 25 k&#8486; </description>
                <bitRange>[19:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_100_k&#8486;</name>
                    <description>100 k&#8486;</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_75_k&#8486;</name>
                    <description>75 k&#8486;</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_50_k&#8486;</name>
                    <description>50 k&#8486;</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_25_k&#8486;</name>
                    <description>25 k&#8486;</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_PGA_IN_VCM_CTRL</name>
                <description>ADC2 PGA Common-Mode Voltage Control 
00: 900 mV 
01: 800 mV 
10: 750 mV 
11: 700 mV </description>
                <bitRange>[17:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_900_mV</name>
                    <description>900 mV</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_800_mV</name>
                    <description>800 mV</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_750_mV</name>
                    <description>750 mV</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_700_mV</name>
                    <description>700 mV</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_PGA_GAIN_CTRL</name>
                <description>ADC2 PGA Gain Settings   
0x0: 0 dB      0x10: 21 dB   
0x1: 6 dB      0x11: 22 dB   
0x2: 6 dB      0x12: 23 dB   
0x3: 6 dB      0x13: 24 dB   
0x4: 9 dB      0x14: 25 dB   
0x5: 10 dB    0x15: 26 dB   
0x6: 11 dB    0x16: 27 dB   
0x7: 12 dB    0x17: 28 dB   
0x8: 13 dB    0x18: 29 dB   
0x9: 14 dB    0x19: 30 dB   
0xA: 15 dB    0x1A: 31 dB   
0xB: 16 dB    0x1B: 32 dB   
0xC: 17 dB    0x1C: 33 dB   
0xD: 18 dB    0x1D: 34 dB   
0xE: 19 dB    0x1E: 35 dB   
0xF: 20 dB    0x1F: 36 dB   </description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC2_IOPAAF</name>
                <description>ADC2 OP AAF Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
                <bitRange>[7:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_IOPSDM1</name>
                <description>ADC2 OP SDM Bias Current Select 1 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
                <bitRange>[5:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_IOPSDM2</name>
                <description>ADC2 OP SDM Bias Current Select 2 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
                <bitRange>[3:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_IOPMIC</name>
                <description>ADC2 OP MIC Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.   </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>ADC3_REG</name>
            <description>ADC3 Analog Control Register</description>
            <addressOffset>0x308</addressOffset>
            <resetValue>0x1C0055</resetValue>
            <resetMask>0xF33F1FFF</resetMask>
            <fields>
              <field>
                <name>ADC3_EN</name>
                <description>ADC3 Channel Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC3_PGA_EN</name>
                <description>MIC3 PGA Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3</name>
                <description>Dither Control 
0: New Dither Off 
1: New Dither On </description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>New_Dither_Off</name>
                    <description>New Dither Off</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>New_Dither_On</name>
                    <description>New Dither On</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MIC3_SIN_EN</name>
                <description>MIC3 Single Input Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DSM_DITHER_LVL</name>
                <description>Dither Level Control (Dither level is positive ralated to the ctrl bits) 
00: No Level 
01: Min Level 
10: Middle Level 
11: Max Level </description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Level</name>
                    <description>No Level</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Min_Level</name>
                    <description>Min Level</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Middle_Level</name>
                    <description>Middle Level</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Max_Level</name>
                    <description>Max Level</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPBUFFER</name>
                <description>PGA Vcm Buffer OP Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_PGA_CTRL_RCM</name>
                <description>ADC3 PGA Common Mode Input Impedance Control for MICIN 
00: 100 k&#8486; 
01: 75 k&#8486; 
10: 50 k&#8486; 
11: 25 k&#8486; </description>
                <bitRange>[19:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_100_k&#8486;</name>
                    <description>100 k&#8486;</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_75_k&#8486;</name>
                    <description>75 k&#8486;</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_50_k&#8486;</name>
                    <description>50 k&#8486;</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_25_k&#8486;</name>
                    <description>25 k&#8486;</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_PGA_IN_VCM_CTRL</name>
                <description>ADC3 PGA Common-Mode Voltage Control 
00: 900 mV 
01: 800 mV 
10: 750 mV 
11: 700 mV </description>
                <bitRange>[17:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_900_mV</name>
                    <description>900 mV</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_800_mV</name>
                    <description>800 mV</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_750_mV</name>
                    <description>750 mV</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_700_mV</name>
                    <description>700 mV</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_PGA_GAIN_CTRL</name>
                <description>ADC3 PGA Gain Settings   
0x0: 0 dB      0x10: 21 dB   
0x1: 6 dB      0x11: 22 dB   
0x2: 6 dB      0x12: 23 dB   
0x3: 6 dB      0x13: 24 dB   
0x4: 9 dB      0x14: 25 dB   
0x5: 10 dB    0x15: 26 dB   
0x6: 11 dB    0x16: 27 dB   
0x7: 12 dB    0x17: 28 dB   
0x8: 13 dB    0x18: 29 dB   
0x9: 14 dB    0x19: 30 dB   
0xA: 15 dB    0x1A: 31 dB   
0xB: 16 dB    0x1B: 32 dB   
0xC: 17 dB    0x1C: 33 dB   
0xD: 18 dB    0x1D: 34 dB   
0xE: 19 dB    0x1E: 35 dB   
0xF: 20 dB    0x1F: 36 dB   </description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC3_IOPAAF</name>
                <description>ADC3 OP AAF Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA </description>
                <bitRange>[7:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_IOPSDM1</name>
                <description>ADC3 OP SDM Bias Current Select 1 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA </description>
                <bitRange>[5:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_IOPSDM2</name>
                <description>ADC3 OP SDM Bias Current Select 2 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA </description>
                <bitRange>[3:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC3_IOPMIC</name>
                <description>ADC3 OP MIC Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA   </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_50_times_IOPADC</name>
                    <description>1.50*IOPADC</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_75_times_IOPADC</name>
                    <description>1.75*IOPADC</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_00_times_IOPADC</name>
                    <description>2.00*IOPADC</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_25_times_IOPADC</name>
                    <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>BIAS_REG</name>
            <description>BIAS Analog Control Register</description>
            <addressOffset>0x320</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xFF</resetMask>
            <fields>
              <field>
                <name>BIASDATA</name>
                <description>Bias Current Register Setting Data   </description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAC_REG</name>
            <description>DAC Analog Control Register</description>
            <addressOffset>0x310</addressOffset>
            <resetValue>0x150000</resetValue>
            <resetMask>0xBFFC7F</resetMask>
            <fields>
              <field>
                <name>CURRENT_TEST_SELECT</name>
                <description>Internal Current Sink Test Enable (from MICIN3P pin) 
0: Normal 
1: For Debug </description>
                <bitRange>[23:23]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>For</name>
                    <description>For Debug</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPVRS</name>
                <description>VRA2 Buffer OP and Headphone Feedback Buffer OP Bias Current  Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ILINEOUTAMPS</name>
                <description>LINEOUTLL/R AMP Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[19:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPDACS</name>
                <description>OPDACL/R Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
                <bitRange>[17:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6_uA</name>
                    <description>6 uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7_uA</name>
                    <description>7 uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_uA</name>
                    <description>8 uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9_uA</name>
                    <description>9 uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DACL_EN</name>
                <description>DACL Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DACR_EN</name>
                <description>DACR Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[14:14]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTLEN</name>
                <description>Left Channel LINEOUT Enable 
0: Disable 
1: Enable </description>
                <bitRange>[13:13]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LMUTE</name>
                <description>DACL to Left Channel LINEOUT Mute Control 
0: Mute 
1: Not mute </description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Not_mute</name>
                    <description>Not mute</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTREN</name>
                <description>Right Channel LINEOUT Enable 
0: Disable 
1: Enable </description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMUTE</name>
                <description>DACR to Right Channel LINEOUT Mute Control 
0: Mute 
1: Not mute </description>
                <bitRange>[10:10]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Not_mute</name>
                    <description>Not mute</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTL_DIFFEN</name>
                <description>Left Channel LINEOUT Output Control 
0: Single-End 
1: Differential </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>single_End</name>
                    <description>Single-End</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Differential</name>
                    <description>Differential</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTR_DIFFEN</name>
                <description>Right Channel LINEOUT Output Control 
0: Single-End 
1: Differential </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>single_End</name>
                    <description>Single-End</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Differential</name>
                    <description>Differential</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUT_VOL_CTRL</name>
                <description>LINEOUT Volume Control. Total 30 level from 0x1F to 0x02 with the  volume 0 dB to -43.5 dB, -1.5 dB/step, mute when 00000 &amp; 00001.     </description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>MICBIAS_REG</name>
            <description>MICBIAS Analog Control Register</description>
            <addressOffset>0x318</addressOffset>
            <resetValue>0x40003030</resetValue>
            <resetMask>0x7FFFFCFC</resetMask>
            <fields>
              <field>
                <name>SELDETADCFS</name>
                <description>Select sample interval of the ADC sample 
000: 2 ms  &#8230; 
100: 32 ms  &#8230; 
111: 256 ms </description>
                <bitRange>[30:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_2_ms</name>
                    <description>2 ms  &#8230;</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_ms</name>
                    <description>32 ms  &#8230;</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_256_ms</name>
                    <description>256 ms</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SELDETADCDB</name>
                <description>Select debounce time when jack removal 
00: 128 ms 
01: 256 ms 
10: 512 ms 
11: 1024 ms </description>
                <bitRange>[27:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_128_ms</name>
                    <description>128 ms</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_256_ms</name>
                    <description>256 ms</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_512_ms</name>
                    <description>512 ms</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1024_ms</name>
                    <description>1024 ms</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SELDETADCBF</name>
                <description>Select the time to enable HBIAS before MICADC work 
00: 2 ms 
01: 4 ms 
10: 8 ms 
11: 16 ms </description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_2_ms</name>
                    <description>2 ms</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4_ms</name>
                    <description>4 ms</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_ms</name>
                    <description>8 ms</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_ms</name>
                    <description>16 ms</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>JACKDETEN</name>
                <description>Jack detect enable 
0: Disable 
1: Enable </description>
                <bitRange>[23:23]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SELDETADCDY</name>
                <description>Select the delay time to pull low the micdet when jack removal 
00: 0.5 ms 
01: 1 ms 
10: 1.5 ms 
11: 2 ms </description>
                <bitRange>[22:21]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_0_point_5_ms</name>
                    <description>0.5 ms</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_ms</name>
                    <description>1 ms</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_point_5_ms</name>
                    <description>1.5 ms</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_ms</name>
                    <description>2 ms</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MICADCEN</name>
                <description>Microphone detect ADC enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[20:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>POPFREE</name>
                <description>When this bit is 0, HBIAS MICADC is controlled by registor </description>
                <bitRange>[19:19]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DET_MODE</name>
                <description>MIC Detect Mode 
0: Jack in pull low 
1: Jack in pull high </description>
                <bitRange>[18:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Jack_in_pull_low</name>
                    <description>Jack in pull low</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Jack_in_pull_high</name>
                    <description>Jack in pull high</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>AUTOPLEN</name>
                <description>Enable the function to auto pull low MICDET when jack removal 
0: Disabled 
1: Enabled </description>
                <bitRange>[17:17]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MICDETPL</name>
                <description>When this bit is 1and AUTOPLEN is 0, the MICDET is pulled down  to GND. </description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>HMICBIASEN</name>
                <description>Headphone Microphone Bias Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>HBIASSEL</name>
                <description>HMICBIAS Voltage Level Select 
00: 1.88 V 
01: 2.09 V 
10: 2.33 V 
11: 2.55 V </description>
                <bitRange>[14:13]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_88_V</name>
                    <description>1.88 V</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_09_V</name>
                    <description>2.09 V</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_33_V</name>
                    <description>2.33 V</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_55_V</name>
                    <description>2.55 V</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>HMIC_BIAS_CHOPPER_EN</name>
                <description>HMIC BIAS Chopper Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>HMIC_BIAS_CHOPPER_CLK_SEL</name>
                <description>HMIC BIAS Chopper Clock Select 
00: 250 kHz 
01: 500 kHz 
10: 1 MHz 
11: 2 MHz </description>
                <bitRange>[11:10]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_250_kHz</name>
                    <description>250 kHz</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_500_kHz</name>
                    <description>500 kHz</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1 MHz</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2</name>
                    <description>2 MHz</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MMICBIASEN</name>
                <description>Master Microphone Bias Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MBIASSEL</name>
                <description>MMICBIAS Voltage Level Select 
00: 1.88 V 
01: 2.09 V 
10: 2.33 V 
11: 2.50 V </description>
                <bitRange>[6:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_point_88_V</name>
                    <description>1.88 V</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_09_V</name>
                    <description>2.09 V</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_33_V</name>
                    <description>2.33 V</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2_point_50_V</name>
                    <description>2.50 V</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MMIC_BIAS_CHOPPER_EN</name>
                <description>MMIC BIAS Chopper Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MMIC_BIAS_CHOPPER_CLK_SEL</name>
                <description>MMIC BIAS Chopper Clock Select 
00: 250 kHz 
01: 500 kHz 
10: 1 MHz 
11: 2 MHz </description>
                <bitRange>[3:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_250_kHz</name>
                    <description>250 kHz</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_500_kHz</name>
                    <description>500 kHz</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1 MHz</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2</name>
                    <description>2 MHz</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>RAMP_REG</name>
            <description>BIAS Analog Control Register</description>
            <addressOffset>0x31C</addressOffset>
            <resetValue>0x180000</resetValue>
            <resetMask>0xF11FF37F</resetMask>
            <fields>
              <field>
                <name>RAMP_RISE_INT_EN</name>
                <description>RAMP Rise Interrupt Enable 
0: Enabled 
1: Disabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_RISE_INT</name>
                <description>RK Increase Upward Finish and Rampen Pull Down Instruction 
0: No Pending IRQ 
1: Ramp Rise Finish Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt. </description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Ramp</name>
                    <description>Ramp Rise Finish Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_FALL_INT_EN</name>
                <description>RAMP Fall Int Enable   
0: Enabled 
1: Disabled </description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_FALL_INT</name>
                <description>RK  Downward  Decrease  Finish  and  Rampen  Pull  Down  Instruction 
0: No Pending IRQ 
1: Ramp Fall Finish Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt. </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Ramp</name>
                    <description>Ramp Fall Finish Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_SRST</name>
                <description>Ramp Soft Reset 
0: Disabled 
1: Enabled </description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_CLK_DIV_M</name>
                <description>Analog Ramp Clk Div Freq Value : M (from 0 to 31, Default: 24).  Ana_Ramp_Clk= 24MHz/(M+1)  Default Ramp Clk Freq: 24MHz/(24+1)=960 kHz </description>
                <bitRange>[20:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>HP_PULL_OUT_EN</name>
                <description>Heanphone Pullout Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_HOLD_STEP</name>
                <description>RAMP HOLD STEP 
000: 9600 
001: 19200 
010: 38400 
011: 76800 
100: 96000 
101: 115200 
110: 153600 
111: 192000    Ramp Hold Time = Ramp Hold Step/Ramp Clk Freq  When  Ramp  Clk  Freq  is  equal  to  960  kHz,  the  corresponding  Ramp Hold time of each gear is: 
000: 9600/960 kHz=10 ms 
001: 19200/960 kHz=20 ms 
010: 38400/960 kHz=40 ms 
011: 76800/960 kHz=80 ms 
100: 96000/960 kHz=100 ms 
101: 115200/960 kHz=120 ms 
110: 153600/960 kHz=160 ms 
111: 192000/960 kHz=200 ms </description>
                <bitRange>[14:12]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_9600</name>
                    <description>9600</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_19200</name>
                    <description>19200</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_38400</name>
                    <description>38400</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_76800</name>
                    <description>76800</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_96000</name>
                    <description>96000</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_115200</name>
                    <description>115200</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_153600</name>
                    <description>153600</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_192000</name>
                    <description>192000    Ramp Hold Time = Ramp Hold Step/Ramp Clk Freq  When  Ramp  Clk  Freq  is  equal  to  960  kHz,  the  corresponding  Ramp Hold time of each gear is:</description>
                    <value>0b111</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9600_slash_960_kHz_equals_10</name>
                    <description>9600/960 kHz=10 ms</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_19200_slash_960_kHz_equals_20</name>
                    <description>19200/960 kHz=20 ms</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_38400_slash_960_kHz_equals_40</name>
                    <description>38400/960 kHz=40 ms</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_76800_slash_960_kHz_equals_80</name>
                    <description>76800/960 kHz=80 ms</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_96000_slash_960_kHz_equals_100</name>
                    <description>96000/960 kHz=100 ms</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_115200_slash_960_kHz_equals_120</name>
                    <description>115200/960 kHz=120 ms</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_153600_slash_960_kHz_equals_160</name>
                    <description>153600/960 kHz=160 ms</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_192000_slash_960_kHz_equals_200</name>
                    <description>192000/960 kHz=200 ms</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>GAP_STEP</name>
                <description>Gap Step 
00: ramp step 
01: ramp step*2 
10: ramp step*3 
11: ramp step*4 </description>
                <bitRange>[9:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ramp_step</name>
                    <description>ramp step</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ramp_step_times_2</name>
                    <description>ramp step*2</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ramp_step_times_3</name>
                    <description>ramp step*3</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ramp_step_times_4</name>
                    <description>ramp step*4</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMP_STEP</name>
                <description>RK Frequency Gear, Control Ramp Rise/Fall Total Time 
000: 20 
001: 30 
010: 40 
011: 60 
100: 80 
101: 120 
110: 160 
111: 240    Ramp Rise/Fall Total Time =(Ramp Step/Ramp Clk Freq)*4096  When  Default  Ramp  Clk  Freq  is  equal  to  960  kHz,  the  corresponding time of each gear is: 
000: (20/960kHz)*4096=85.3 ms 
001: (30/960kHz)*4096=128 ms 
010: (40/960kHz)*4096=170.6 ms 
011: (60/960kHz)*4096=256 ms 
100: (80/960kHz)*4096=341.3 ms 
101: (120/960kHz)*4096=512 ms 
110: (160/960kHz)*4096=682.6 ms 
111: (240/960kHz)*4096=1024 ms </description>
                <bitRange>[6:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_20</name>
                    <description>20</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_30</name>
                    <description>30</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_40</name>
                    <description>40</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_60</name>
                    <description>60</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_80</name>
                    <description>80</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_120</name>
                    <description>120</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_160</name>
                    <description>160</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_240</name>
                    <description>240    Ramp Rise/Fall Total Time =(Ramp Step/Ramp Clk Freq)*4096  When  Default  Ramp  Clk  Freq  is  equal  to  960  kHz,  the  corresponding time of each gear is:</description>
                    <value>0b111</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_20_slash_960kHz_closingparen__times_4096_equals_85_point_3_ms</name>
                    <description>(20/960kHz)*4096=85.3 ms</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_30_slash_960kHz_closingparen__times_4096_equals_128_ms</name>
                    <description>(30/960kHz)*4096=128 ms</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_40_slash_960kHz_closingparen__times_4096_equals_170_point_6_ms</name>
                    <description>(40/960kHz)*4096=170.6 ms</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_60_slash_960kHz_closingparen__times_4096_equals_256_ms</name>
                    <description>(60/960kHz)*4096=256 ms</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_80_slash_960kHz_closingparen__times_4096_equals_341_point_3_ms</name>
                    <description>(80/960kHz)*4096=341.3 ms</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_120_slash_960kHz_closingparen__times_4096_equals_512_ms</name>
                    <description>(120/960kHz)*4096=512 ms</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_160_slash_960kHz_closingparen__times_4096_equals_682_point_6_ms</name>
                    <description>(160/960kHz)*4096=682.6 ms</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_openingparen_240_slash_960kHz_closingparen__times_4096_equals_1024_ms</name>
                    <description>(240/960kHz)*4096=1024 ms</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMD_EN</name>
                <description>Ramp Manual Down Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMU_EN</name>
                <description>Ramp Manual Up Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMC_EN</name>
                <description>Ramp Manual Control Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RD_EN</name>
                <description>Ramp Digital Enable 
0: Disabled 
1: Enabled   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>AUDIO CODEC</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>AC_ADC_CNT</name>
            <description>ADC RX Counter Register</description>
            <addressOffset>0x44</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>RX_CNT</name>
                <description>RX Sample Counter  The audio sample number of writing into RXFIFO. When one sample  is written by Digital Audio Engine, the RX sample counter register  increases by one. The RX sample counter register can be set to any  initial valve at any time. After being updated by the initial value, the  counter register should count from this initial value.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DAP_CTR</name>
            <description>ADC DAP Control Register</description>
            <addressOffset>0xF8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xBB000000</resetMask>
            <fields>
              <field>
                <name>ADC_DAP0_EN</name>
                <description>(control the DAP of ADC1/2)  DAP for ADC enable 
0: Bypassed 
1: Enabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Bypassed</name>
                    <description>Bypassed</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC0_EN</name>
                <description>ADC DRC0 enable control 
0: Disabled 
1: Enabled </description>
                <bitRange>[29:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_HPF0_EN</name>
                <description>ADC HPF0 enable control 
0: Disabled 
1: Enabled </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DAP1_EN</name>
                <description>(control the DAP of ADC3)  ADC DAP1 enable control </description>
                <bitRange>[27:27]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC_DRC1_EN</name>
                <description>ADC DRC1 enable control 
0: Disabled 
1: Enabled </description>
                <bitRange>[25:25]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_HPF1_EN</name>
                <description>ADC HPF1 enable control 
0: Disabled 
1: Enabled </description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_CTRL</name>
            <description>ADC DRC Control Register</description>
            <addressOffset>0x208</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xBFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_DELAY_BUF_OUTPUT_STATE</name>
                <description>DRC delay buffer data output state when The DRC delay function  is  enabled  and  the  DRC  function  is  disabled.  After  disabled  DRC  function and this bit goes to 0, the user should write the DRC delay  function bit to 0. 
0: Not completed 
1: Completed </description>
                <bitRange>[15:15]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Not_completed</name>
                    <description>Not completed</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Completed</name>
                    <description>Completed</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_SIGNAL_DELAY_TIME_SET</name>
                <description>Signal delay time setting  6'h00: (8x1) fs  6'h01: (8x2) fs  6'h02: (8x3) fs  ----------------------------------------  6'h2e: (8*47) fs  6'h2f: (8*48) fs  6'h30 -- 6'h3f: (8*48) fs  Delay time = 8*(n + 1) fs, n &lt; 6'h30;  When  the  delay  function  is  disabled,  the  signal  delay  time  is  unused. </description>
                <bitRange>[13:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC_DRC_DELAY_BUF_EN</name>
                <description>The delay buffer use or not when the DRC is disabled and the DRC  buffer data output completely. 
0: Do not use the buffer 
1: Use the buffer   </description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Do_not_use_the_buffer</name>
                    <description>Do not use the buffer</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Use_the_buffer</name>
                    <description>Use the buffer</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_GAIN_MAX_LIMIT_EN</name>
                <description>DRC gain max limit enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_GAIN_MIN_LIMIT_EN</name>
                <description>DRC gain min limit enable    When  this  fuction  is  enabled,  it  will  overwrite  the  noise  detect  function. 
0: Disabled 
1: Enabled </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_DETECT_NOISE_EN</name>
                <description>Control the DRC to detect noise when ET is enabled   
0: Disabled 
1: Enabled </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_SIGNAL_FUNC_SEL</name>
                <description>Signal function select 
0: RMS filter 
1: Peak filter  When  the  signal  function  selects  the  Peak  filter,  the  RMS  parameter  is  unused.  (AC_DRC_LRMSHAT,  AC_DRC_LRMSLAT,  AC_DRC_LRMSHAT, and AC_DRC_LRMSLAT)  When  the  signal  function  selects  the  RMS  filter,  the  Peak  filter  parameter  is  unused.  (AC_DRC_LPFHAT,  AC_DRC_LPFLAT,  AC_DRC_RPFHAT,  AC_DRC_RPFLAT,  AC_DRC_LPFHRT,  AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT) </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RMS</name>
                    <description>RMS filter</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Peak</name>
                    <description>Peak filter  When  the  signal  function  selects  the  Peak  filter,  the  RMS  parameter  is  unused.  (AC_DRC_LRMSHAT,  AC_DRC_LRMSLAT,  AC_DRC_LRMSHAT, and AC_DRC_LRMSLAT)  When  the  signal  function  selects  the  RMS  filter,  the  Peak  filter  parameter  is  unused.  (AC_DRC_LPFHAT,  AC_DRC_LPFLAT,  AC_DRC_RPFHAT,  AC_DRC_RPFLAT,  AC_DRC_LPFHRT,  AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_DELAY_FUNC_EN</name>
                <description>Delay function enable 
0: Disabled 
1: Enabled  When the bit is disabled, the signal delay time is unused. </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, the signal delay time is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_LT_EN</name>
                <description>DRC LT enable 
0: Disabled 
1: Enabled  When the bit is disabled, Kl and OPL parameter is unused. </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, Kl and OPL parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_DRC_ET_EN</name>
                <description>DRC ET enable 
0: Disabled 
1: Enabled  When the bit is disabled, Ke and OPE parameter is unused.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, Ke and OPE parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_EPSHC</name>
            <description>ADC DRC Expander Smooth Time High Coef Register</description>
            <addressOffset>0x2AC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_EPSHC</name>
                <description>The gain smooth filter release and attack time parameter setting  in expander region, which is determined by the equation that RT =  1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_EPSLC</name>
            <description>ADC DRC Expander Smooth Time Low Coef Register</description>
            <addressOffset>0x2B0</addressOffset>
            <resetValue>0x640C</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_EPSLC</name>
                <description>The gain smooth filter release and attack time parameter setting  in expander region, which is determined by the equation that RT =  1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HCT</name>
            <description>ADC DRC Compressor Threshold High Setting Register</description>
            <addressOffset>0x23C</addressOffset>
            <resetValue>0x6A4</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HCT</name>
                <description>The  compressor  threshold  setting,  which  is  set  by  the  equation  that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HET</name>
            <description>ADC DRC Expander Threshold High Setting Register</description>
            <addressOffset>0x26C</addressOffset>
            <resetValue>0xBA0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HET</name>
                <description>The expander threshold setting, which is set by the equation that  ETin = -ET/6.0206, The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HHPFC</name>
            <description>ADC DRC High HPF Coef Register</description>
            <addressOffset>0x200</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HHPFC</name>
                <description>HPF coefficient setting and the data is 3.24 format.     </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HKC</name>
            <description>ADC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x244</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HKC</name>
                <description>The slope of the compressor which is determined by the equation  that Kc = 1/R. R is the ratio of the compressor, which is always an  integer. The format is 8.24. (The default value is &lt;2:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HKE</name>
            <description>ADC DRC Expander Slope High Setting Register</description>
            <addressOffset>0x274</addressOffset>
            <resetValue>0x500</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HKE</name>
                <description>The slope of the expander, which is determined by the equation  that Ke = 1/R. R is the ratio of the expander, which is always an  integer and the ke must larger than 50. The format is 8.24. (The  default value is &lt;1:5&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HKN</name>
            <description>ADC DRC Linear Slope High Setting Register</description>
            <addressOffset>0x284</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HKN</name>
                <description>The slope of the linear, which is determined by the equation that  Kn = 1/R. R is the ratio of the linear, which is always an integer. The  format is 8.24. (The default value is &lt;1:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HKl</name>
            <description>ADC DRC Limiter Slope High Setting Register</description>
            <addressOffset>0x25C</addressOffset>
            <resetValue>0x5</resetValue>
            <resetMask>0x3FFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HKL</name>
                <description>The slope of the limiter, which is determined by the equation that  Kl = 1/R. R is the ratio of the limiter, which is always an integer. The  format is 8.24. (The default value is &lt;50:1&gt;)   </description>
                <bitRange>[13:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HLT</name>
            <description>ADC DRC Limiter Threshold High Setting Register</description>
            <addressOffset>0x254</addressOffset>
            <resetValue>0x1A9</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HLT</name>
                <description>The limiter threshold setting, which is set by the equation that LTin  = -LT/6.0206. The format is 8.24. (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HOPC</name>
            <description>ADC  DRC  Compressor  High  Output  at  Compressor  Threshold Register</description>
            <addressOffset>0x24C</addressOffset>
            <resetValue>0xF95B</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HOPC</name>
                <description>The  output  of  the  compressor,  which  is  determined  by  the  equation -OPC/6.0206. The format is 8.24. (The default value is -40  dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HOPE</name>
            <description>ADC DRC Expander High Output at Expander Threshold</description>
            <addressOffset>0x27C</addressOffset>
            <resetValue>0xF45F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HOPE</name>
                <description>The  output  of  the  expander,  which  is  determined  by  equation  OPE/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HOPL</name>
            <description>ADC DRC Limiter High Output at Limiter Threshold</description>
            <addressOffset>0x264</addressOffset>
            <resetValue>0xFBD8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HOPL</name>
                <description>The  output  of  the  limiter,  which  is  determined  by  equation  OPT/6.0206. The format is 8.24. (The default value is -25 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HPFHGAIN</name>
            <description>ADC DRC HPF Gain High Coef Register</description>
            <addressOffset>0x2B8</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HPFHGAIN</name>
                <description>The gain of HPF coefficient setting, which format is 3.24. (gain = 1)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_HPFLGAIN</name>
            <description>ADC DRC HPF Gain Low Coef Register</description>
            <addressOffset>0x2BC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_HPFLGAIN</name>
                <description>The gain of HPF coefficient setting, which format is 3.24. (gain = 1)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LCT</name>
            <description>ADC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x240</addressOffset>
            <resetValue>0xD3C0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LCT</name>
                <description>The  compressor  threshold  setting,  which  is  set  by  the  equation  that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LET</name>
            <description>ADC DRC Expander Threshold Low Setting Register</description>
            <addressOffset>0x270</addressOffset>
            <resetValue>0x7291</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LET</name>
                <description>The expander threshold setting, which is set by the equation that  ETin = -ET/6.0206, The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LHPFC</name>
            <description>ADC DRC Low HPF Coef Register</description>
            <addressOffset>0x204</addressOffset>
            <resetValue>0xFAC1</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>HPF</name>
                <description>coefficient setting and the data is 3.24 format.   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LKC</name>
            <description>ADC DRC Compressor Slope Low Setting Register</description>
            <addressOffset>0x248</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LKC</name>
                <description>The slope of the compressor, which is determined by the equation  that Kc = 1/R. R is the ratio of the compressor, which is always an  integer. The format is 8.24. (The default value is &lt;2:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LKE</name>
            <description>ADC DRC Expander Slope Low Setting Register</description>
            <addressOffset>0x278</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LKE</name>
                <description>The slope of the expander, which is determined by the equation  that Ke = 1/R. R is the ratio of the expander, which is always an  integer and the ke must be larger than 50. The format is 8.24. (The  default value is &lt;1:5&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LKN</name>
            <description>ADC DRC Linear Slope Low Setting Register</description>
            <addressOffset>0x288</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LKN</name>
                <description>The slope of the linear, which is determined by the equation that  Kn = 1/R. R is the ratio of the linear, which is always an integer. The  format is 8.24. (The default value is &lt;1:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LKl</name>
            <description>ADC DRC Limiter Slope Low Setting Register</description>
            <addressOffset>0x260</addressOffset>
            <resetValue>0x1EB8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LKL</name>
                <description>The slope of the limiter, which is determined by the equation that  Kl = 1/R. R is the ratio of the limiter, which is always an integer. The  format is 8.24. (The default value is &lt;50:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LLT</name>
            <description>ADC DRC Limiter Threshold Low Setting Register</description>
            <addressOffset>0x258</addressOffset>
            <resetValue>0x34F0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LLT</name>
                <description>The limiter threshold setting, which is set by the equation that LTin  = -LT/6.0206. The format is 8.24. (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LOPC</name>
            <description>ADC  DRC  Compressor  Low  Output  at  Compressor  Threshold Register</description>
            <addressOffset>0x250</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LOPC</name>
                <description>The  output  of  the  compressor,  which  is  determined  by  the  equation OPC/6.0206. The format is 8.24. (The default value is -40  dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LOPE</name>
            <description>ADC DRC Expander Low Output at Expander Threshold</description>
            <addressOffset>0x280</addressOffset>
            <resetValue>0x8D6E</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LOPE</name>
                <description>The  output  of  the  expander,  which  is  determined  by  equation  OPE/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LOPL</name>
            <description>ADC DRC Limiter Low Output at Limiter Threshold</description>
            <addressOffset>0x268</addressOffset>
            <resetValue>0xFBA7</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LOPL</name>
                <description>The  output  of  the  limiter  which  is  determined  by  equation  OPT/6.0206. The format is 8.24. (The default value is -25 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LPFHAT</name>
            <description>ADC  DRC  Left  Peak  Filter  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x20C</addressOffset>
            <resetValue>0xB</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LPFHAT</name>
                <description>The  left  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)     </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LPFHRT</name>
            <description>ADC  DRC  Left  Peak  Filter  High  Release  Time  Coef  Register</description>
            <addressOffset>0x21C</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LPFHRT</name>
                <description>The  left  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LPFLAT</name>
            <description>ADC DRC Left Peak Filter Low Attack Time Coef Register</description>
            <addressOffset>0x210</addressOffset>
            <resetValue>0x77BF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LPFLAT</name>
                <description>The  left  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LPFLRT</name>
            <description>ADC  DRC  Left  Peak  Filter  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x220</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LPFLRT</name>
                <description>The  left  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LRMSHAT</name>
            <description>ADC DRC Left RMS Filter High Coef Register</description>
            <addressOffset>0x22C</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LRMSHAT</name>
                <description>The  left  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_LRMSLAT</name>
            <description>ADC DRC Left RMS Filter Low Coef Register</description>
            <addressOffset>0x230</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_LRMSLAT</name>
                <description>The  left  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_MNGLS</name>
            <description>ADC DRC MIN Gain High Setting Register</description>
            <addressOffset>0x2A8</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_MNGLS</name>
                <description>The  min  gain  setting,  which  is  determined  by  equation  MXG =MNG/6.0206. The format is 8.24 and must -60 dB &#8804; MNG &#8804;  -40 dB (The default value is -40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_MXGHS</name>
            <description>ADC DRC MAX Gain High Setting Register</description>
            <addressOffset>0x29C</addressOffset>
            <resetValue>0xFE56</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_MXGHS</name>
                <description>The  max  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt;  30 dB (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_MXGLS</name>
            <description>ADC DRC MIN Gain Low Setting Register</description>
            <addressOffset>0x2A0</addressOffset>
            <resetValue>0xCB0F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_MXGLS</name>
                <description>The  max  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt;  30 dB (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RPFHAT</name>
            <description>ADC  DRC  Right  Peak  Filter  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x214</addressOffset>
            <resetValue>0xB</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RPFHAT</name>
                <description>The  right  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RPFHRT</name>
            <description>ADC  DRC  Right  Peak  Filter  High  Release  Time  Coef  Register</description>
            <addressOffset>0x224</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RPFHRT</name>
                <description>The  right  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RPFLAT</name>
            <description>ADC  DRC  Right  Peak  Filter  Low  Attack  Time  Coef  Register</description>
            <addressOffset>0x218</addressOffset>
            <resetValue>0x77BF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RPFLAT</name>
                <description>The  right  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RPFLRT</name>
            <description>ADC  DRC  Right  Peak  Filter  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x228</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RPFLRT</name>
                <description>The  right  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RRMSHAT</name>
            <description>ADC DRC Right RMS Filter High Coef Register</description>
            <addressOffset>0x234</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RRMSHAT</name>
                <description>The  right  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_RRMSLAT</name>
            <description>ADC DRC Right RMS Filter Low Coef Register</description>
            <addressOffset>0x238</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_RRMSLAT</name>
                <description>The  right  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_SFHAT</name>
            <description>ADC  DRC  Smooth  filter  Gain  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x28C</addressOffset>
            <resetValue>0x2</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_SFHAT</name>
                <description>The  smooth  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 5 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_SFHRT</name>
            <description>ADC  DRC  Smooth  filter  Gain  High  Release  Time  Coef  Register</description>
            <addressOffset>0x294</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_SFHRT</name>
                <description>The  gain  smooth  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 200 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_SFLAT</name>
            <description>ADC  DRC  Smooth  filter  Gain  Low  Attack  Time  Coef  Register</description>
            <addressOffset>0x290</addressOffset>
            <resetValue>0x5600</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_SFLAT</name>
                <description>The  smooth  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 5 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_DRC_SFLRT</name>
            <description>ADC  DRC  Smooth  filter  Gain  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x298</addressOffset>
            <resetValue>0xF04</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>ADC_DRC_SFLRT</name>
                <description>The  gain  smooth  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 200 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_FIFOC</name>
            <description>ADC FIFO Control Register</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x400</resetValue>
            <resetMask>0xFF310FFF</resetMask>
            <fields>
              <field>
                <name>ADFS</name>
                <description>Sample Rate of ADC 
000: 48 kHz     
010: 24 kHz     
100: 12 kHz     
110: Reserved 
001: 32 kHz     
011: 16 kHz     
101: 8 kHz     
111: Reserved  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit. </description>
                <bitRange>[31:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_48_kHz</name>
                    <description>48 kHz</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_24_kHz</name>
                    <description>24 kHz</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_12_kHz</name>
                    <description>12 kHz</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_kHz</name>
                    <description>32 kHz</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_kHz</name>
                    <description>16 kHz</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_kHz</name>
                    <description>8 kHz</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Reserved</name>
                    <description>Reserved  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit.</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>EN_AD</name>
                <description>ADC Digital Part Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADCFDT</name>
                <description>ADC FIFO delay time for writing data after EN_AD 
00: 5 ms 
01: 10 ms 
10: 20 ms 
11: 30 ms </description>
                <bitRange>[27:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_5_ms</name>
                    <description>5 ms</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_10_ms</name>
                    <description>10 ms</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_20_ms</name>
                    <description>20 ms</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_30_ms</name>
                    <description>30 ms</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADCDFEN</name>
                <description>ADC FIFO delay function for writing data after EN_AD 
0: Disabled 
1: Enabled </description>
                <bitRange>[25:25]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX_FIFO_MODE</name>
                <description>RX FIFO Output Mode (Mode 0, 1) 
0: Expanding &#8216;0&#8217; at LSB of TX FIFO register 
1: Expanding received sample sign bit at MSB of TX FIFO register  For 20-bit received audio sample:  Mode 0: RXDATA[31:0] = {FIFO_O[19:0], 12&#8217;h0}  Mode 1: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}  For 16-bit received audio sample:  Mode 0: RXDATA[31:0] = {FIFO_O[19:4], 16&#8217;h0}  Mode 1: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]} </description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Expanding__quote_0_quote_</name>
                    <description>Expanding &#8216;0&#8217; at LSB of TX FIFO register</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Expanding_received_sample</name>
                    <description>Expanding received sample sign bit at MSB of TX FIFO register  For 20-bit received audio sample:  Mode 0: RXDATA[31:0] = {FIFO_O[19:0], 12&#8217;h0}  Mode 1: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}  For 16-bit received audio sample:  Mode 0: RXDATA[31:0] = {FIFO_O[19:4], 16&#8217;h0}  Mode 1: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX_SYNC_EN_START</name>
                <description>The bit takes effect only when RX_SYNC_EN is set to 1.  System  Domain:  Audio  codec/I2S0/I2S1/I2S2/DMIC  Synchronize  Enable Start. 
0: Disabled 
1: Enabled </description>
                <bitRange>[21:21]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX_SYNC_EN</name>
                <description>Audiocodec RX Synchronize Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[20:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX_SAMPLE_BITS</name>
                <description>Receiving Audio Sample Resolution 
0: 16 bits 
1: 20 bits </description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_16_bits</name>
                    <description>16 bits</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_20_bits</name>
                    <description>20 bits</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX_FIFO_TRG_LEVEL</name>
                <description>RX FIFO Trigger Level (RXTL[5:0])  Interrupt  and  DMA  request  trigger  level  for  RX  FIFO  normal  condition  IRQ/DRQ generated when WLEVEL &gt; RXTL[5:0] </description>
                <bitRange>[11:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADC_DRQ_EN</name>
                <description>ADC FIFO Data Available DRQ Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_IRQ_EN</name>
                <description>ADC FIFO Data Available IRQ Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_OVERRUN_IRQ_EN</name>
                <description>ADC FIFO Overrun IRQ Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_FIFO_FLUSH</name>
                <description>ADC FIFO Flush  Write &#8216;1&#8217; to flush TX FIFO, self clear to &#8216;0&#8217;.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_FIFOS</name>
            <description>ADC FIFO Status Register</description>
            <addressOffset>0x38</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x81FF0B</resetMask>
            <fields>
              <field>
                <name>RXA</name>
                <description>RX FIFO Available 
0: No available data in RX FIFO 
1: More than one sample in RX FIFO (&gt;= 1 word) </description>
                <bitRange>[23:23]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_available</name>
                    <description>No available data in RX FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>More</name>
                    <description>More than one sample in RX FIFO (&gt;= 1 word)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXA_CNT</name>
                <description>RX FIFO Available Sample Word Counter </description>
                <bitRange>[16:8]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>RXA_INT</name>
                <description>RX FIFO Data Available Pending Interrupt 
0: No Pending IRQ 
1: Data Available Pending IRQ  Write &#8216;1&#8217; to clear this interrupt or automatic clear if the interrupt  condition fails. </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Data</name>
                    <description>Data Available Pending IRQ  Write &#8216;1&#8217; to clear this interrupt or automatic clear if the interrupt  condition fails.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXO_INT</name>
                <description>RX FIFO Overrun Pending Interrupt 
0: No Pending IRQ 
1: FIFO Overrun Pending IRQ  Write &#8216;1&#8217; to clear this interrupt. </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Overrun Pending IRQ  Write &#8216;1&#8217; to clear this interrupt.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_ADC_RXDATA</name>
            <description>ADC RX Data Register</description>
            <addressOffset>0x40</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>RX_DATA</name>
                <description>RX Sample  The  host  can  get  one  sample  by  reading  this  register.  The  left  channel sample data comes first and then the right channel sample.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_CNT</name>
            <description>DAC TX FIFO Counter Register</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TX_CNT</name>
                <description>TX Sample Counter  The audio sample number of sending into TXFIFO.    When one sample is put into TXFIFO by DMA or by host IO, the TX  sample counter register increases by one. The TX sample counter  register  can  be  set  to  any  initial  valve  at  any  time.  After  being  updated by the initial value, the counter register should count from  this initial value.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DG</name>
            <description>DAC Debug Register</description>
            <addressOffset>0x28</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xF47</resetMask>
            <fields>
              <field>
                <name>DAC_MODU_SELECT</name>
                <description>DAC Modulator Debug 
0: DAC Modulator Normal Mode 
1: DAC Modulator Debug Mode </description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DAC_Modulator_Normal</name>
                    <description>DAC Modulator Normal Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DAC_Modulator_Debug</name>
                    <description>DAC Modulator Debug Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_PATTERN_SELECT</name>
                <description>DAC Pattern Select 
00: Normal (Audio sample from TX FIFO) 
01: -6 dB Sin wave 
10: -60 dB Sin wave 
11: Silent wave </description>
                <bitRange>[10:9]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal (Audio sample from TX FIFO)</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6_dB</name>
                    <description>-6 dB Sin wave</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_60_dB</name>
                    <description>-60 dB Sin wave</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Silent</name>
                    <description>Silent wave</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CODEC_CLK_SELECT</name>
                <description>CODEC Clock Source Select 
0: CODEC clock from PLL 
1: CODEC clock from OSC (for Debug) </description>
                <bitRange>[8:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>CODEC_clock_from_PLL</name>
                    <description>CODEC clock from PLL</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>CODEC_clock_from_OSC</name>
                    <description>CODEC clock from OSC (for Debug)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DA_SWP</name>
                <description>DAC Output Channel Swap Enable 
0: Disabled                                     
1: Enabled </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADDA_LOOP_MODE</name>
                <description>ADDA Loop Mode Select 
000: Disabled 
001: ADDA LOOP MODE DACL/DACR is connected to ADC1/ADC2 
010: ADDA LOOP MODE DACL/DACR is connected to ADC3  Others: Reserved   </description>
                <bitRange>[2:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DPC</name>
            <description>DAC Digital Part Control Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x9F07F001</resetMask>
            <fields>
              <field>
                <name>EN_DA</name>
                <description>DAC Digital Part Enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MODQU</name>
                <description>Internal DAC Quantization Levels  Levels = [7*(21 + MODQU[3:0])]/128  Default levels = 7*21/128 = 1.15 </description>
                <bitRange>[28:25]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DWA</name>
                <description>DWA Function Disable 
0: Enabled   
1: Disabled </description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>HPF_EN</name>
                <description>High Pass Filter Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[18:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DVOL</name>
                <description>Digital volume control: DVC, ATT = DVC[5:0]*(-1.16 dB)  64 steps, -1.16 dB/step </description>
                <bitRange>[17:12]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>HUB_EN</name>
                <description>Audio Hub Enable  The bit takes effect only when the EN_DA is set to 1.  System  Domain:  Audio  Codec/I2S0/I2S1/I2S2/OWA  TXFIFO  Hub  Enable.     
0: Disabled 
1: Enabled   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_CTRL</name>
            <description>DAC DRC Control Register</description>
            <addressOffset>0x108</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xBFFF</resetMask>
            <fields>
              <field>
                <name>DRC</name>
                <description>delay buffer data output state when The DRC delay function  is enabled and the DRC function is disabled. After disabling the  DRC function and this bit goes to 0, write the DRC delay function  bit to 0. 
0: Not completed 
1: Completed </description>
                <bitRange>[15:15]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Not_completed</name>
                    <description>Not completed</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Completed</name>
                    <description>Completed</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SIGNAL</name>
                <description>Signal delay time setting  6'h00: (8x1) fs  6'h01: (8x2) fs  6'h02: (8x3) fs  ----------------------------------------  6'h2e: (8*47) fs  6'h2f: (8*48) fs  6'h30 -- 6'h3f: (8*48) fs  Delay time = 8*(n + 1) fs, n&lt;6'h30;  When  the  delay  function  is  disabled,  the  signal  delay  time  is  unused. </description>
                <bitRange>[13:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DAC_DRC_DELAY_BUF_EN</name>
                <description>The delay buffer use or not when the DRC is disabled and the  DRC buffer data output completely. 
0: Do not use the buffer. 
1: Use the buffer. </description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Do_not_use_the_buffer</name>
                    <description>Do not use the buffer.</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Use_the_buffer</name>
                    <description>Use the buffer.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_GAIN_MAX_LIMIT_EN</name>
                <description>DRC gain max limit enable 
0: Disabled 
1: Enabled </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_GAIN_MIN_LIMIT_EN</name>
                <description>DRC gain min limit enable  When this function is enabled, it will overwrite the noise detect  function. 
0: Disabled 
1: Enabled </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_DETECT_NOISE_EN</name>
                <description>Control the DRC to detect noise when ET is enabled. 
0: Disabled 
1: Enabled </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_SIGNAL_FUNC_SEL</name>
                <description>Signal function select 
0: RMS filter 
1: Peak filter  When  the  signal  function  selects  the  Peak  filter,  the  RMS  parameter  is  unused.  (AC_DRC_LRMSHAT,  AC_DRC_LRMSLAT,  AC_DRC_LRMSHAT, AC_DRC_LRMSLAT)  When the signal function selects the RMS filter, the Peak filter  parameter  is  unused.  (AC_DRC_LPFHAT,  AC_DRC_LPFLAT,  AC_DRC_RPFHAT,  AC_DRC_RPFLAT,  AC_DRC_LPFHRT,  AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT) </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RMS</name>
                    <description>RMS filter</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Peak</name>
                    <description>Peak filter  When  the  signal  function  selects  the  Peak  filter,  the  RMS  parameter  is  unused.  (AC_DRC_LRMSHAT,  AC_DRC_LRMSLAT,  AC_DRC_LRMSHAT, AC_DRC_LRMSLAT)  When the signal function selects the RMS filter, the Peak filter  parameter  is  unused.  (AC_DRC_LPFHAT,  AC_DRC_LPFLAT,  AC_DRC_RPFHAT,  AC_DRC_RPFLAT,  AC_DRC_LPFHRT,  AC_DRC_LPFLRT, AC_DRC_RPFHRT, and AC_DRC_RPFLRT)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_DELAY_FUNC_EN</name>
                <description>Delay function enable 
0: Disabled 
1: Enabled  When the bit is disabled, the signal delay time is unused. </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, the signal delay time is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_LT_EN</name>
                <description>DRC LT enable 
0: Disabled 
1: Enabled  When the bit is disabled, Kl and OPL parameter is unused. </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, Kl and OPL parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRC_ET_EN</name>
                <description>DRC ET enable 
0: Disabled 
1: Enabled  When the bit is disabled, Ke and OPE parameter is unused.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled  When the bit is disabled, Ke and OPE parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_EPSHC</name>
            <description>DAC DRC Expander Smooth Time High Coef Register</description>
            <addressOffset>0x1AC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_EPSHC</name>
                <description>The gain smooth filter release and attack time parameter setting  in expander region, which are determined by the equation that RT  = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_EPSLC</name>
            <description>DAC DRC Expander Smooth Time Low Coef Register</description>
            <addressOffset>0x1B0</addressOffset>
            <resetValue>0x640C</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_EPSLC</name>
                <description>The gain smooth filter release and attack time parameter setting  in expander region, which are determined by the equation that RT  = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HCT</name>
            <description>DAC DRC Compressor Threshold High Setting Register</description>
            <addressOffset>0x13C</addressOffset>
            <resetValue>0x6A4</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HCT</name>
                <description>The  compressor  threshold  setting,  which  is  set  by  the  equation  that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HET</name>
            <description>DAC DRC Expander Threshold High Setting Register</description>
            <addressOffset>0x16C</addressOffset>
            <resetValue>0xBA0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HET</name>
                <description>The expander threshold setting, which is set by the equation that  ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HHPFC</name>
            <description>DAC DRC High HPF Coef Register</description>
            <addressOffset>0x100</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>HPF</name>
                <description>coefficient setting and the data is 3.24 format.     </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKC</name>
            <description>DAC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x144</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HKC</name>
                <description>The slope of the compressor, which is determined by the equation  that Kc = 1/R. R is the ratio of the compressor, which is always an  integer. The format is 8.24. (The default value is 2:1)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKE</name>
            <description>DAC DRC Expander Slope High Setting Register</description>
            <addressOffset>0x174</addressOffset>
            <resetValue>0x500</resetValue>
            <resetMask>0x3FFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HKE</name>
                <description>The slope of the expander, which is determined by the equation  that Ke = 1/R. R is the ratio of the expander, which is always an  integer and the ke must larger than 50. The format is 8.24. (The  default value is &lt;1:5&gt;)   </description>
                <bitRange>[13:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKN</name>
            <description>DAC DRC Linear Slope High Setting Register</description>
            <addressOffset>0x184</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HKN</name>
                <description>The slope of the linear, which is determined by the equation that  Kn = 1/R. R is the ratio of the linear, which is always an integer. The  format is 8.24. (The default value is &lt;1:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKl</name>
            <description>DAC DRC Limiter Slope High Setting Register</description>
            <addressOffset>0x15C</addressOffset>
            <resetValue>0x5</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HKL</name>
                <description>The slope of the limiter which is determined by the equation that  Kl = 1/R. R is the ratio of the limiter, which is always an integer. The  format is 8.24. (The default value is &lt;50:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HLT</name>
            <description>DAC DRC Limiter Threshold High Setting Register</description>
            <addressOffset>0x154</addressOffset>
            <resetValue>0x1A9</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HLT</name>
                <description>The limiter threshold setting, which is set by the equation that LTin  = -LT/6.0206, The format is 8.24. (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPC</name>
            <description>DAC  DRC  Compressor  High  Output  at  Compressor  Threshold Register</description>
            <addressOffset>0x14C</addressOffset>
            <resetValue>0xF95B</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HOPC</name>
                <description>The  output  of  the  compressor,  which  is  determined  by  the  equation -OPC/6.0206. The format is 8.24 (The default value is -40  dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPE</name>
            <description>DAC DRC Expander High Output at Expander Threshold</description>
            <addressOffset>0x17C</addressOffset>
            <resetValue>0xF45F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HOPE</name>
                <description>The  output  of  the  expander,  which  is  determined  by  equation  OPE/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPL</name>
            <description>DAC DRC Limiter High Output at Limiter Threshold</description>
            <addressOffset>0x164</addressOffset>
            <resetValue>0xFBD8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HOPL</name>
                <description>The  output  of  the  limiter,  which  is  determined  by  equation  OPT/6.0206. The format is 8.24. (The default value is -25 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HPFHGAIN</name>
            <description>DAC DRC HPF Gain High Coef Register</description>
            <addressOffset>0x1B8</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HPFHGAIN</name>
                <description>The gain of HPF coefficient. The format is 3.24. (gain = 1)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HPFLGAIN</name>
            <description>DAC DRC HPF Gain Low Coef Register</description>
            <addressOffset>0x1BC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_HPFLGAIN</name>
                <description>The gain of HPF coefficient. The format is 3.24. (gain = 1)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LCT</name>
            <description>DAC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x140</addressOffset>
            <resetValue>0xD3C0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LCT</name>
                <description>The  compressor  threshold  setting,  which  is  set  by  the  equation  that CTin = -CT/6.0206. The format is 8.24. (The default value is - 40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LET</name>
            <description>DAC DRC Expander Threshold Low Setting Register</description>
            <addressOffset>0x170</addressOffset>
            <resetValue>0x7291</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LET</name>
                <description>The expander threshold setting, which is set by the equation that  ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LHPFC</name>
            <description>DAC DRC Low HPF Coef Register</description>
            <addressOffset>0x104</addressOffset>
            <resetValue>0xFAC1</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>HPF</name>
                <description>coefficient setting and the data is 3.24 format.   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKC</name>
            <description>DAC DRC Compressor Slope Low Setting Register</description>
            <addressOffset>0x148</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LKC</name>
                <description>The slope of the compressor, which is determined by the equation  that Kc = 1/R. R is the ratio of the compressor, which is always an  integer. The format is 8.24. (The default value is 2:1)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKE</name>
            <description>DAC DRC Expander Slope Low Setting Register</description>
            <addressOffset>0x178</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LKE</name>
                <description>The slope of the expander, which is determined by the equation  that Ke = 1/R. R is the ratio of the expander, which is always an  integer and the ke must larger than 50. The format is 8.24. (The  default value is &lt;1:5&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKN</name>
            <description>DAC DRC Linear Slope Low Setting Register</description>
            <addressOffset>0x188</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LKN</name>
                <description>The slope of the linear, which is determined by the equation that  Kn = 1/R. R is the ratio of the linear, which is always an integer. The  format is 8.24. (The default value is &lt;1:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKl</name>
            <description>DAC DRC Limiter Slope Low Setting Register</description>
            <addressOffset>0x160</addressOffset>
            <resetValue>0x1EB8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LKL</name>
                <description>The slope of the limiter, which is determined by the equation that  Kl = 1/R. R is the ratio of the limiter, which is always an integer. The  format is 8.24. (The default value is &lt;50:1&gt;)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LLT</name>
            <description>DAC DRC Limiter Threshold Low Setting Register</description>
            <addressOffset>0x158</addressOffset>
            <resetValue>0x34F0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LLT</name>
                <description>The limiter threshold setting, which is set by the equation that LTin  = -LT/6.0206. The format is 8.24. (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPC</name>
            <description>DAC  DRC  Compressor  Low  Output  at  Compressor  Threshold Register</description>
            <addressOffset>0x150</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LOPC</name>
                <description>The  output  of  the  compressor,  which  is  determined  by  the  equation OPC/6.0206. The format is 8.24. (The default value is -40  dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPE</name>
            <description>DAC DRC Expander Low Output at Expander Threshold</description>
            <addressOffset>0x180</addressOffset>
            <resetValue>0x8D6E</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LOPE</name>
                <description>The  output  of  the  expander  which  is  determined  by  equation  OPE/6.0206. The format is 8.24. (The default value is -70 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPL</name>
            <description>DAC DRC Limiter Low Output at Limiter Threshold</description>
            <addressOffset>0x168</addressOffset>
            <resetValue>0xFBA7</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LOPL</name>
                <description>The  output  of  the  limiter,  which  is  determined  by  equation  OPT/6.0206. The format is 8.24. (The default value is -25 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFHAT</name>
            <description>DAC  DRC  Left  Peak  Filter  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x10C</addressOffset>
            <resetValue>0xB</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LPFHAT</name>
                <description>The  left  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFHRT</name>
            <description>DAC  DRC  Left  Peak  Filter  High  Release  Time  Coef  Register</description>
            <addressOffset>0x11C</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LPFHRT</name>
                <description>The  left  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFLAT</name>
            <description>DAC DRC Left Peak Filter Low Attack Time Coef Register</description>
            <addressOffset>0x110</addressOffset>
            <resetValue>0x77BF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LPFLAT</name>
                <description>The  left  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFLRT</name>
            <description>DAC  DRC  Left  Peak  Filter  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x120</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LPFLRT</name>
                <description>The  left  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LRMSHAT</name>
            <description>DAC DRC Left RMS Filter High Coef Register</description>
            <addressOffset>0x12C</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LRMSHAT</name>
                <description>The  left  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LRMSLAT</name>
            <description>DAC DRC Left RMS Filter Low Coef Register</description>
            <addressOffset>0x130</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_LRMSLAT</name>
                <description>The  left  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MNGHS</name>
            <description>DAC DRC MIN Gain High Setting Register</description>
            <addressOffset>0x1A4</addressOffset>
            <resetValue>0xF95B</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_MNGHS</name>
                <description>The  min  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -60 dB &#8804; MNG &#8804;  -40 dB    (The default value is -40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MNGLS</name>
            <description>DAC DRC MIN Gain Low Setting Register</description>
            <addressOffset>0x1A8</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_MNGLS</name>
                <description>The  min  gain  setting,  which  is  determined  by  equation  MXG =MNG/6.0206. The format is 8.24 and must -60 dB &#8804; MNG &#8804;  -40 dB    (The default value is -40 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MXGHS</name>
            <description>DAC DRC MAX Gain High Setting Register</description>
            <addressOffset>0x19C</addressOffset>
            <resetValue>0xFE56</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_MXGHS</name>
                <description>The  max  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt;  30 dB (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MXGLS</name>
            <description>DAC DRC MAX Gain Low Setting Register</description>
            <addressOffset>0x1A0</addressOffset>
            <resetValue>0xCB0F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_MXGLS</name>
                <description>The  max  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -20 dB &lt; MXG &lt;  30 dB (The default value is -10 dB)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFHAT</name>
            <description>DAC  DRC  Right  Peak  Filter  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x114</addressOffset>
            <resetValue>0xB</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RPFHAT</name>
                <description>The  right  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFHRT</name>
            <description>DAC  DRC  Right  Peak  filter  High  Release  Time  Coef  Register</description>
            <addressOffset>0x124</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RPFHRT</name>
                <description>The  right  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = exp (-2.2Ts/tr). The format  is 3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFLAT</name>
            <description>DAC DRC Peak Filter Low Attack Time Coef Register</description>
            <addressOffset>0x118</addressOffset>
            <resetValue>0x77BF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RPFLAT</name>
                <description>The  left  peak  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/ta). The format  is 3.24. (The default value is 1 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFLRT</name>
            <description>DAC  DRC  Right  Peak  filter  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x128</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RPFLRT</name>
                <description>The  right  peak  filter  release  time  parameter  setting,  which  is  determined by the equation that AT = exp(-2.2Ts/tr). The format is  3.24. (The default value is 100 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RRMSHAT</name>
            <description>DAC DRC Right RMS Filter High Coef Register</description>
            <addressOffset>0x134</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RRMSHAT</name>
                <description>The  right  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RRMSLAT</name>
            <description>DAC DRC Right RMS Filter Low Coef Register</description>
            <addressOffset>0x138</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_RRMSLAT</name>
                <description>The  right  RMS  filter  average  time  parameter  setting,  which  is  determined  by  the  equation  that  AT  =  1-exp  (-2.2Ts/tav).  The  format is 3.24. (The default value is 10 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFHAT</name>
            <description>DAC  DRC  Smooth  filter  Gain  High  Attack  Time  Coef  Register</description>
            <addressOffset>0x18C</addressOffset>
            <resetValue>0x2</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_SFHAT</name>
                <description>The  smooth  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 5 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFHRT</name>
            <description>DAC  DRC  Smooth  filter  Gain  High  Release  Time  Coef  Register</description>
            <addressOffset>0x194</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_SFHRT</name>
                <description>The  gain  smooth  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 200 ms)   </description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFLAT</name>
            <description>DAC  DRC  Smooth  filter  Gain  Low  Attack  Time  Coef  Register</description>
            <addressOffset>0x190</addressOffset>
            <resetValue>0x5600</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_SFLAT</name>
                <description>The  smooth  filter  attack  time  parameter  setting,  which  is  determined by the equation that AT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 5 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFLRT</name>
            <description>DAC  DRC  Smooth  filter  Gain  Low  Release  Time  Coef  Register</description>
            <addressOffset>0x198</addressOffset>
            <resetValue>0xF04</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>DAC_DRC_SFLRT</name>
                <description>The  gain  smooth  filter  release  time  parameter  setting,  which  is  determined by the equation that RT = 1-exp (-2.2Ts/tr). The format  is 3.24. (The default value is 200 ms)   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_FIFOC</name>
            <description>DAC FIFO Control Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x4000</resetValue>
            <resetMask>0xF7607F7F</resetMask>
            <fields>
              <field>
                <name>DAC_FS</name>
                <description>Sample Rate of DAC 
000: 48 kHz   
010: 24 kHz   
100: 12 kHz   
110: 192 kHz 
001: 32 kHz   
011: 16 kHz   
101: 8 kHz   
111: 96 kHz  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit </description>
                <bitRange>[31:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_48_kHz</name>
                    <description>48 kHz</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_24_kHz</name>
                    <description>24 kHz</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_12_kHz</name>
                    <description>12 kHz</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_192_kHz</name>
                    <description>192 kHz</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_kHz</name>
                    <description>32 kHz</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_kHz</name>
                    <description>16 kHz</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_kHz</name>
                    <description>8 kHz</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_96_kHz</name>
                    <description>96 kHz  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIR_VER</name>
                <description>FIR Version 
0: 64-Tap FIR 
1: 32-Tap FIR </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_64_minus_Tap</name>
                    <description>64-Tap FIR</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_minus_Tap</name>
                    <description>32-Tap FIR</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SEND_LASAT</name>
                <description>Audio sample select when TX FIFO underrun 
0: Sending zero 
1: Sending the last audio sample </description>
                <bitRange>[26:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Sending_zero</name>
                    <description>Sending zero</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Sending_the_last</name>
                    <description>Sending the last audio sample</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_MODE</name>
                <description>For 20-bit transmitted audio sample:  00/10: FIFO_I[19:0] = {TXDATA[31:12]}  01/11: FIFO_I[19:0] = {TXDATA[19:0]}  For 16-bit transmitted audio sample:  00/10: FIFO_I[19:0] = {TXDATA[31:16], 4&#8217;b0}  01/11: FIFO_I[19:0] = {TXDATA[15:0], 4&#8217;b0} </description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DAC_DRQ_CLR_CNT</name>
                <description>When  TX  FIFO  available  room  is  less  than  or  equal  N,  the  DRQ  request will be de-asserted. N is defined here:   
00: IRQ/DRQ de-asserted when WLEVEL &gt; TXTL 
01: 4 
10: 8 
11: 16 </description>
                <bitRange>[22:21]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IRQ_slash_DRQ</name>
                    <description>IRQ/DRQ de-asserted when WLEVEL &gt; TXTL</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TX_TRIG_LEVEL</name>
                <description>TX FIFO Empty Trigger Level (TXTL[12:0])  Interrupt  and  DMA  request  trigger  level  for  TX  FIFO  normal  condition.  IRQ/DRQ generated when WLEVEL &#8804; TXTL </description>
                <bitRange>[14:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DAC_MONO_EN</name>
                <description>DAC Mono Enable 
0: Stereo, 64 levels FIFO 
1: Mono, 128 levels FIFO  When enabled, L &amp; R channel send the same data. </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Stereo</name>
                    <description>Stereo, 64 levels FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Mono</name>
                    <description>Mono, 128 levels FIFO  When enabled, L &amp; R channel send the same data.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TX_SAMPLE_BITS</name>
                <description>Transmitting Audio Sample Resolution 
0: 16 bits 
1: 20 bits </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_16_bits</name>
                    <description>16 bits</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_20_bits</name>
                    <description>20 bits</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRQ_EN</name>
                <description>DAC FIFO Empty DRQ Enable 
0: Disabled                                         
1: Enabled </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_IRQ_EN</name>
                <description>DAC FIFO Empty IRQ Enable 
0: Disabled                                         
1: Enabled </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_UNDERRUN_IRQ_EN</name>
                <description>DAC FIFO Underrun IRQ Enable 
0: Disabled                                         
1: Enabled </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_OVERRUN_IRQ_EN</name>
                <description>DAC FIFO Overrun IRQ Enable 
0: Disabled                                         
1: Enabled </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_FLUSH</name>
                <description>DAC FIFO Flush  Write &#8216;1&#8217; to flush TX FIFO, self clear to &#8216;0&#8217;   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_FIFOS</name>
            <description>DAC FIFO Status Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x808008</resetValue>
            <resetMask>0xFFFF0E</resetMask>
            <fields>
              <field>
                <name>TX_EMPTY</name>
                <description>TX FIFO Empty 
0: No room for new sample in TX FIFO 
1: More than one room for new sample in TX FIFO (&gt;= 1 word) </description>
                <bitRange>[23:23]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_room</name>
                    <description>No room for new sample in TX FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>More</name>
                    <description>More than one room for new sample in TX FIFO (&gt;= 1 word)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXE_CNT</name>
                <description>TX FIFO Empty Space Word Counter </description>
                <bitRange>[22:8]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>TXE_INT</name>
                <description>TX FIFO Empty Pending Interrupt 
0: No Pending IRQ 
1: FIFO Empty Pending Interrupt  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Empty Pending Interrupt  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXU_INT</name>
                <description>TX FIFO Underrun Pending Interrupt 
0: No Pending Interrupt 
1: FIFO Underrun Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Underrun Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXO_INT</name>
                <description>TX FIFO Overrun Pending Interrupt 
0: No Pending Interrupt 
1: FIFO Overrun Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Overrun Pending Interrupt  Write &#8216;1&#8217; to clear this interrupt</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_TXDATA</name>
            <description>DAC TX DATA Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TX_DATA</name>
                <description>Write  the  transmitting  left  and  right  channel  sample  data  to  this  register  one  by  one.  Write  the  left  channel  sample  data  first  and  then the right channel sample.   </description>
                <bitRange>[31:0]</bitRange>
                <access>write-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>ADC_DIG_CTRL</name>
            <description>ADC Digtial Control Register</description>
            <addressOffset>0x50</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x30007</resetMask>
            <fields>
              <field>
                <name>ADC3_VOL_EN</name>
                <description>ADC3 Volume Control Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[17:17]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_2_VOL_EN</name>
                <description>ADC1/2 Volume Control Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_CHANNEL_EN</name>
                <description>Bit 3: ADC4 enabled  Bit 2: ADC3 enabled  Bit 1: ADC2 enabled  Bit 0: ADC1 enabled   </description>
                <bitRange>[2:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>ADC_VOL_CTRL1</name>
            <description>ADC Volume Control1 Register</description>
            <addressOffset>0x34</addressOffset>
            <resetValue>0xA0A0A0A0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>ADC3_VOL</name>
                <description>ADC3 channel volume  (-119.25 dB To 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
                <bitRange>[23:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0x00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_119_point_25_dB</name>
                    <description>-119.25 dB  ...</description>
                    <value>0x01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_0_point_75_dB</name>
                    <description>-0.75 dB</description>
                    <value>0x9F</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0xA0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_point_75_dB</name>
                    <description>0.75 dB  ...</description>
                    <value>0xA1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_71_point_25_dB</name>
                    <description>71.25 dB</description>
                    <value>0xFF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC2_VOL</name>
                <description>ADC2 channel volume  (-119.25 dB To 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
                <bitRange>[15:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0x00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_119_point_25_dB</name>
                    <description>-119.25 dB  ...</description>
                    <value>0x01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_0_point_75_dB</name>
                    <description>-0.75 dB</description>
                    <value>0x9F</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0xA0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_point_75_dB</name>
                    <description>0.75 dB  ...</description>
                    <value>0xA1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_71_point_25_dB</name>
                    <description>71.25 dB</description>
                    <value>0xFF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC1_VOL</name>
                <description>ADC1 channel volume  (-119.25 dB To 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB   </description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0x00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_119_point_25_dB</name>
                    <description>-119.25 dB  ...</description>
                    <value>0x01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_0_point_75_dB</name>
                    <description>-0.75 dB</description>
                    <value>0x9F</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_dB</name>
                    <description>0 dB</description>
                    <value>0xA0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0_point_75_dB</name>
                    <description>0.75 dB  ...</description>
                    <value>0xA1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_71_point_25_dB</name>
                    <description>71.25 dB</description>
                    <value>0xFF</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAC_VOL_CTRL</name>
            <description>DAC Volume Control Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0xA0A0</resetValue>
            <resetMask>0x1FFFF</resetMask>
            <fields>
              <field>
                <name>DAC_VOL_SEL</name>
                <description>DAC Volume Control Selection Enable 
0: Disabled   
1: Enabled </description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_VOL_L</name>
                <description>DAC left channel volume  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ...  0x9F = -0.75 dB  0xA0 = 0 dB  0xA1 = 0.75 dB  ...  0xFF = 71.25 dB </description>
                <bitRange>[15:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0x00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_119_point_25_dB</name>
                    <description>-119.25 dB  ...  0x9F = -0.75 dB  0xA0 = 0 dB  0xA1 = 0.75 dB  ...  0xFF = 71.25 dB</description>
                    <value>0x01</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_VOL_R</name>
                <description>DAC right channel volume  (-119.25 dB To 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ...  0x9F = -0.75 dB  0xA0 = 0 dB  0xA1 = 0.75 dB  ...  0xFF = 71.25 dB   </description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0x00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_119_point_25_dB</name>
                    <description>-119.25 dB  ...  0x9F = -0.75 dB  0xA0 = 0 dB  0xA1 = 0.75 dB  ...  0xFF = 71.25 dB</description>
                    <value>0x01</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>VRA1SPEEDUP_DOWN_CTRL</name>
            <description>VRA1SPEEDUP_DOWN_CTRL</description>
            <addressOffset>0x54</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x13</resetMask>
            <fields>
              <field>
                <name>VRA1SPEEDUP_DOWN_STATE</name>
                <description>Only  if  VAR1SPEEDUP_DOWN_Further_CTRL  (0x310[22])  is  set  0,  VAR1Speedup Down State is valid. 
0: VAR1Speedup_Down does not work. 
1: VAR1Speedup_Down works. </description>
                <bitRange>[4:4]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>VAR1Speedup_Down_does</name>
                    <description>VAR1Speedup_Down does not work.</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>VAR1Speedup_Down_works</name>
                    <description>VAR1Speedup_Down works.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>VRA1SPEEDUP_DOWN_CTRL</name>
                <description>VAR1Speedup Down Manual Control Enable 
0:  Disabled.  VAR1Speedup  Down  converts  to  1  after  the  bus  rst  releases 32 ms.     
1: Enabled. VAR1Speedup Down converts to 1 immediately. </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled.  VAR1Speedup  Down  converts  to  1  after  the  bus  rst  releases 32 ms.</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled. VAR1Speedup Down converts to 1 immediately.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>VRA1SPEEDUP_DOWN_RST_CTRL</name>
                <description>VAR1Speedup Down RST Manual Control Enable 
0:  Disabled.  VAR1Speedup  Down  converts  to  1  after  the  bus  rst  releases 32 ms.   
1: Enabled. VAR1Speedup Down reset 0 immediately.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled.  VAR1Speedup  Down  converts  to  1  after  the  bus  rst  releases 32 ms.</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled. VAR1Speedup Down reset 0 immediately.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>AC_ADC_DG_REG</name>
          <description>AC_ADC_DG_REG</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000000</resetMask>
          <fields>
            <field>
              <name>AD_SWP2</name>
              <description>ADC output channel swap enable (for digital filter) 
0: Disabled   
1: Enabled </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AD_SWP1</name>
              <description>ADC output channel swap enable (for digital filter) 
0: Disabled   
1: Enabled </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AC_ADC_DRC_MNGHS</name>
          <description>AC_ADC_DRC_MNGHS</description>
          <addressOffset>0x2A4</addressOffset>
          <resetValue>0xF95B</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>ADC_DRC_MNGHS</name>
              <description>The  min  gain  setting,  which  is  determined  by  equation  MXG =MXG/6.0206. The format is 8.24 and must -60 dB &#8804; MNG &#8804;  -40 dB (The default value is -40 dB)   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AC_DAC_DAP_CTR</name>
          <description>AC_DAC_DAP_CTR</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xB0000000</resetMask>
          <fields>
            <field>
              <name>DDAP_EN</name>
              <description>DAP for DRC enable 
0: Bypassed 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypassed</name>
                  <description>Bypassed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDAP_DRC_EN</name>
              <description>DRC enable control 
0: Disabled 
1: Enabled </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDAP_HPF_EN</name>
              <description>HPF enable control 
0: Disabled 
1: Enabled </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ADC_CUR_REG</name>
          <description>ADC_CUR_REG</description>
          <addressOffset>0x34C</addressOffset>
          <resetValue>0x151515</resetValue>
          <resetMask>0x3F3F3F</resetMask>
          <fields>
            <field>
              <name>ADC3_IOPMIC2_ADC3_OP_MIC2</name>
              <description>ADC3_IOPMIC2  ADC3 OP MIC2 Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_50_times_IOPADC</name>
                  <description>1.50*IOPADC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_75_times_IOPADC</name>
                  <description>1.75*IOPADC</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_00_times_IOPADC</name>
                  <description>2.00*IOPADC</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_25_times_IOPADC</name>
                  <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC3_OUTPUT_CURRENT_ADC3_OP_MIC1</name>
              <description>ADC3_OUTPUT_CURRENT  ADC3 OP MIC1 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC3_OUTPUT_CURRENT_ADC3_OP_MIC2</name>
              <description>ADC3_OUTPUT_CURRENT  ADC3 OP MIC2 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC2_IOPMIC2_ADC2_OP_MIC2</name>
              <description>ADC2_IOPMIC2  ADC2 OP MIC2 Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_50_times_IOPADC</name>
                  <description>1.50*IOPADC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_75_times_IOPADC</name>
                  <description>1.75*IOPADC</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_00_times_IOPADC</name>
                  <description>2.00*IOPADC</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_25_times_IOPADC</name>
                  <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC2_OUTPUT_CURRENT_ADC2_OP_MIC1</name>
              <description>ADC2_OUTPUT_CURRENT  ADC2 OP MIC1 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC2_OUTPUT_CURRENT_ADC2_OP_MIC2</name>
              <description>ADC2_OUTPUT_CURRENT  ADC2 OP MIC2 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC1_IOPMIC2_ADC1_OP_MIC2</name>
              <description>ADC1_IOPMIC2  ADC1 OP MIC2 Bias Current Select 
00: 1.50*IOPADC 
01: 1.75*IOPADC 
10: 2.00*IOPADC 
11: 2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_50_times_IOPADC</name>
                  <description>1.50*IOPADC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_75_times_IOPADC</name>
                  <description>1.75*IOPADC</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_00_times_IOPADC</name>
                  <description>2.00*IOPADC</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_25_times_IOPADC</name>
                  <description>2.25*IOPADC  IOPADC is defined by ADC1_REG&lt;15:14&gt; from 1 uA to 4 uA.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC1_OUTPUT_CURRENT_ADC1_OP_MIC1</name>
              <description>ADC1_OUTPUT_CURRENT  ADC1 OP MIC1 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC1_OUTPUT_CURRENT_ADC1_OP_MIC2</name>
              <description>ADC1_OUTPUT_CURRENT  ADC1 OP MIC2 Output Current Select 
00: 15I 
01: 20I 
10: 35I 
11: 40I  I=7 uA        9 Interfaces ................................................................................................................................................................ 837 9.1 TWI .................................................................................................................................................................. 837 9.1.1 Overview ............................................................................................................................................. 837 9.1.2 Block Diagram ..................................................................................................................................... 837 9.1.3 Functional Description ........................................................................................................................ 839 9.1.4 Programming Guidelines ..................................................................................................................... 845 9.1.5 Register List ......................................................................................................................................... 848 9.1.6 Register Description ............................................................................................................................ 849 9.2 UART................................................................................................................................................................ 864 9.2.1 Overview ............................................................................................................................................. 864 9.2.2 Block Diagram ..................................................................................................................................... 864 9.2.3 Functional Description ........................................................................................................................ 865 9.2.4 Programming Guidelines ..................................................................................................................... 871 9.2.5 Register List ......................................................................................................................................... 874 9.2.6 Register Description ............................................................................................................................ 876 9.3 SPI .................................................................................................................................................................... 905 9.3.1 Overview ............................................................................................................................................. 905 9.3.2 Block Diagram ..................................................................................................................................... 905 9.3.3 Functional Description ........................................................................................................................ 907 9.3.4 Programming Guidelines ..................................................................................................................... 915 9.3.5 Register List ......................................................................................................................................... 918 9.3.6 Register Description ............................................................................................................................ 919 9.4 SPI_DBI ............................................................................................................................................................ 940 9.4.1 Overview ............................................................................................................................................. 940 9.4.2 Block Diagram ..................................................................................................................................... 941 9.4.3 Functional Description ........................................................................................................................ 942 9.4.4 Programming Guidelines ..................................................................................................................... 962 9.4.5 Register List ......................................................................................................................................... 970 9.4.6 Register Description ............................................................................................................................ 971 9.5 USB2.0 DRD ................................................................................................................................................... 1003 9.5.1 Overview ........................................................................................................................................... 1003 9.5.2 Block Diagram ................................................................................................................................... 1004 9.5.3 Functional Description ...................................................................................................................... 1004 9.6 USB2.0 HOST ................................................................................................................................................. 1006 9.6.1 Overview ........................................................................................................................................... 1006 9.6.2 Block Diagram ................................................................................................................................... 1006 9.6.3 Functional Description ...................................................................................................................... 1007 9.6.4 Register List ....................................................................................................................................... 1007 9.6.5 EHCI Register Description.................................................................................................................. 1009 9.6.6 OHCI Register Description ................................................................................................................. 1026 9.7 GPIO .............................................................................................................................................................. 1048 9.7.1 Overview ........................................................................................................................................... 1048 9.7.2 Block Diagram ................................................................................................................................... 1048 9.7.3 Functional Description ...................................................................................................................... 1049 9.7.4 Register List ....................................................................................................................................... 1058 9.7.5 Register Description .......................................................................................................................... 1060 9.8 GPADC ........................................................................................................................................................... 1168 9.8.1 Overview ........................................................................................................................................... 1168 9.8.2 Block Diagram ................................................................................................................................... 1168 9.8.3 Functional Description ...................................................................................................................... 1169 9.8.4 Programming Guidelines ................................................................................................................... 1170 9.8.5 Register List ....................................................................................................................................... 1172 9.8.6 Register Description .......................................................................................................................... 1173 9.9 TPADC ............................................................................................................................................................ 1182 9.9.1 Overview ........................................................................................................................................... 1182 9.9.2 Functional Description ...................................................................................................................... 1182 9.9.3 Register List ....................................................................................................................................... 1188 9.9.4 Register Description .......................................................................................................................... 1189 9.10 LRADC ............................................................................................................................................................ 1197 9.10.1 Overview ........................................................................................................................................... 1197 9.10.2 Block Diagram ................................................................................................................................... 1197 9.10.3 Functional Description ...................................................................................................................... 1198 9.10.4 Programming Guidelines ................................................................................................................... 1199 9.10.5 Register List ....................................................................................................................................... 1201 9.10.6 Register Description .......................................................................................................................... 1201 9.11 PWM ............................................................................................................................................................. 1206 9.11.1 Overview ........................................................................................................................................... 1206 9.11.2 Block Diagram ................................................................................................................................... 1206 9.11.3 Functional Description ...................................................................................................................... 1207 9.11.4 Programming Guidelines ................................................................................................................... 1217 9.11.5 Register List ....................................................................................................................................... 1218 9.11.6 Register Description .......................................................................................................................... 1220 9.12 LEDC .............................................................................................................................................................. 1247 9.12.1 Overview ........................................................................................................................................... 1247 9.12.2 Block Diagram ................................................................................................................................... 1247 9.12.3 Functional Description ...................................................................................................................... 1248 9.12.4 Programming Guidelines ................................................................................................................... 1252 9.12.5 Register List ....................................................................................................................................... 1257 9.12.6 Register Description .......................................................................................................................... 1257 9.13 EMAC ............................................................................................................................................................. 1268 9.13.1 Overview ........................................................................................................................................... 1268 9.13.2 Block Diagram ................................................................................................................................... 1268 9.13.3 Functional Description ...................................................................................................................... 1269 9.13.4 Programming Guidelines ................................................................................................................... 1276 9.13.5 Register List ....................................................................................................................................... 1277 9.13.6 Register Description .......................................................................................................................... 1278 9.14 CIR Receiver .................................................................................................................................................. 1296 9.14.1 Overview ........................................................................................................................................... 1296 9.14.2 Block Diagram ................................................................................................................................... 1296 9.14.3 Functional Description ...................................................................................................................... 1297 9.14.4 Programming Guidelines ................................................................................................................... 1301 9.14.5 Register List ....................................................................................................................................... 1302 9.14.6 Register Description .......................................................................................................................... 1302 9.15 CIR Transmitter ............................................................................................................................................. 1308 9.15.1 Overview ........................................................................................................................................... 1308 9.15.2 Block Diagram ................................................................................................................................... 1308 9.15.3 Functional Description ...................................................................................................................... 1309 9.15.4 Programming Guidelines ................................................................................................................... 1311 9.15.5 Register List ....................................................................................................................................... 1312 9.15.6 Register Description .......................................................................................................................... 1312   Figure 9-1 TWI Block Diagram ........................................................................................................................................... 838 Figure 9-2 Write Timing in 7-bit Standard Addressing Mode ........................................................................................... 840 Figure 9-3 Read Timing in 7-bit Standard Addressing Mode ............................................................................................ 840 Figure 9-4 Write Timing in 10-bit Extended Addressing Mode ......................................................................................... 841 Figure 9-5 Read Timing in 10-bit Extended Addressing Mode .......................................................................................... 841 Figure 9-6 TWI Driver Write Packet Transmission ............................................................................................................ 842 Figure 9-7 TWI Driver Read Packet Transmission ............................................................................................................. 843 Figure 9-8 TWI Programming State Diagram .................................................................................................................... 845 Figure 9-9 UART Block Diagram ........................................................................................................................................ 865 Figure 9-10 UART Serial Data Format ............................................................................................................................... 866 Figure 9-11 Application Diagram for RTS/CTS Autoflow Control ...................................................................................... 867 Figure 9-12 RTS/CTS Autoflow Control Data Format ........................................................................................................ 867 Figure 9-13 Application Diagram for IrDA Transceiver ..................................................................................................... 867 Figure 9-14 Serial IrDA Data Format ................................................................................................................................. 867 Figure 9-15 Application Diagram for RS-485 Transceiver ................................................................................................. 868 Figure 9-16 RS-485 Data Format ....................................................................................................................................... 868 Figure 9-17 UART Mode Baud and Error Rates ................................................................................................................. 869 Figure 9-18 IrDA Mode Baud and Error Rates ................................................................................................................... 870 Figure 9-19 RS485 Mode Baud and Error Rates ................................................................................................................ 870 Figure 9-20 SPI Block Diagram .......................................................................................................................................... 906 Figure 9-21 SPI Application Block Diagram ....................................................................................................................... 908 Figure 9-22 SPI Phase 0 Timing Diagram ........................................................................................................................... 909 Figure 9-23 SPI Phase 1 Timing Diagram ........................................................................................................................... 909 Figure 9-24 SPI 3-Wire Mode ............................................................................................................................................ 910 Figure 9-25 SPI Dual-Input/Dual-Output Mode ................................................................................................................ 911 Figure 9-26 SPI Dual I/O Mode .......................................................................................................................................... 911 Figure 9-27 SPI Quad-Input/Quad-Output Mode ............................................................................................................. 912 Figure 9-28 SPI Write/Read Data in CPU Mode ................................................................................................................ 916 Figure 9-29 SPI Write/Read Data in DMA Mode ............................................................................................................... 917 Figure 9-30 SPI_DBI Block Diagram ................................................................................................................................... 941 Figure 9-31 SPI Application Block Diagram ....................................................................................................................... 944 Figure 9-32 DBI Application Block Diagram ...................................................................................................................... 944 Figure 9-33 SPI Phase 0 Timing Diagram ........................................................................................................................... 945 Figure 9-34 SPI Phase 1 Timing Diagram ........................................................................................................................... 945 Figure 9-35 SPI 3-Wire Mode ............................................................................................................................................ 946 Figure 9-36 SPI Dual-Input/Dual-Output Mode ................................................................................................................ 947 Figure 9-37 SPI Dual I/O Mode .......................................................................................................................................... 947 Figure 9-38 SPI Quad-Input/Quad-Output Mode ............................................................................................................. 948 Figure 9-39 DBI 3-Line Display Bus Serial Interface Writing Operation Format ............................................................... 950 Figure 9-40 DBI 3-Line Display Bus Serial Interface 8-bit Reading Operation Format ...................................................... 951 Figure 9-41 DBI 3-Line Display Bus Serial Interface 24-bit Reading Operation Format .................................................... 951 Figure 9-42 DBI 3-Line Display Bus Serial Interface 32-bit Reading Operation Format .................................................... 952 Figure 9-43 DBI 4-Line Display Bus Serial Interface Writing Operation Format ............................................................... 953 Figure 9-44 DBI 4-Line Display Bus Serial Interface 8-bit Reading Operation Format ...................................................... 953 Figure 9-45 DBI 4-Line Display Bus Serial Interface 24-bit Reading Operation Format .................................................... 954 Figure 9-46 DBI 4-Line Display Bus Serial Interface 32-bit Reading Operation Format .................................................... 954 Figure 9-47 RGB111 3-Line Interface Transmit Video Format .......................................................................................... 955 Figure 9-48 RGB444 3-Line Interface Transmit Video Format .......................................................................................... 955 Figure 9-49 RGB565 3-Line Interface Transmit Video Format .......................................................................................... 956 Figure 9-50 RGB666 3-Line Interface Transmit Video Format .......................................................................................... 956 Figure 9-51 RGB111 4-Line Interface Transmit Video Format .......................................................................................... 957 Figure 9-52 RGB444 4-Line Interface Transmit Video Format .......................................................................................... 957 Figure 9-53 RGB565 4-Line Interface Transmit Video Format .......................................................................................... 958 Figure 9-54 RGB666 4-Line Interface Transmit Video Format .......................................................................................... 958 Figure 9-55 RGB444 2 Data Lane Interface Transmit Video Format ................................................................................. 959 Figure 9-56 RGB565 2 Data Lane Interface Transmit Video Format ................................................................................. 960 Figure 9-57 RGB666 2 Data Lane Interface Transmit Video Format 0 .............................................................................. 961 Figure 9-58 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek) ................................................................... 961 Figure 9-59 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision) ......................................................... 961 Figure 9-60 RGB888 2 Data Lane Interface Transmit Video Format ................................................................................. 962 Figure 9-61 SPI Write/Read Data in CPU Mode ................................................................................................................ 963 Figure 9-62 SPI Write/Read Data in DMA Mode ............................................................................................................... 964 Figure 9-63 USB2.0 DRD Controller Block Diagram ........................................................................................................ 1004 Figure 9-64 USB2.0 DRD Controller and PHY Connection Diagram ................................................................................ 1005 Figure 9-65 USB2.0 Host Controller Block Diagram ........................................................................................................ 1006 Figure 9-66 USB2.0 Host Controller and PHY Connection Diagram ................................................................................ 1007 Figure 9-67 GPIO Block Diagram ..................................................................................................................................... 1049 Figure 9-68 Pull up/down Logic ...................................................................................................................................... 1055 Figure 9-69 IO Buffer Strength Diagram ......................................................................................................................... 1056 Figure 9-70 GPADC Block Diagram .................................................................................................................................. 1168 Figure 9-71 GPADC Clock and Timing Requirement ....................................................................................................... 1170 Figure 9-72 GPADC Initial Process ................................................................................................................................... 1171 Figure 9-73 TPADC Single-Ended Mode for AUX ADC ..................................................................................................... 1183 Figure 9-74 TPADC Differential Mode for Touch Panel................................................................................................... 1184 Figure 9-75 Single Touch X-Coordinate Measurement for Touch Panel ......................................................................... 1184 Figure 9-76 Dual Touch Detection for Touch Panel ........................................................................................................ 1185 Figure 9-77 Touch Pressure Measurement for Touch Panel .......................................................................................... 1186 Figure 9-78 Pen Down Detection for Touch Panel .......................................................................................................... 1187 Figure 9-79 Median and Averaging Filter Size ................................................................................................................ 1187 Figure 9-80 Median and Averaging Filter Example ......................................................................................................... 1188 Figure 9-81 LRADC Block Diagram .................................................................................................................................. 1197 Figure 9-82 LRADC Interrupt ........................................................................................................................................... 1199 Figure 9-83 PWM Block Diagram .................................................................................................................................... 1207 Figure 9-84 PWM01 Clock Controller Diagram ............................................................................................................... 1208 Figure 9-85 PWM01 Output Logic Module Diagram ....................................................................................................... 1209 Figure 9-86 PWM0 High Level Active State ..................................................................................................................... 1210 Figure 9-87 PWM0 Low Level Active State ..................................................................................................................... 1211 Figure 9-88 Phase of PWM0 High Level Active State ...................................................................................................... 1211 Figure 9-89 PWM0 Output Waveform in Pulse Mode and Cycle Mode ......................................................................... 1212 Figure 9-90 PWM01 Complementary Pair Output .......................................................................................................... 1213 Figure 9-91 Dead-time Output Waveform ...................................................................................................................... 1213 Figure 9-92 Group 0~3 PWM Signal Output ................................................................................................................... 1214 Figure 9-93 PWM01 Capture Logic Module Diagram ..................................................................................................... 1215 Figure 9-94 PWM0 Channel Capture Timing................................................................................................................... 1216 Figure 9-95 LEDC Block Diagram ..................................................................................................................................... 1247 Figure 9-96 LEDC Package Output Timing Diagram ........................................................................................................ 1248 Figure 9-97 LEDC 1-frame Output Timing Diagram......................................................................................................... 1249 Figure 9-98 LEDC Input Data Structure ........................................................................................................................... 1249 Figure 9-99 LEDC Typical Circuit ...................................................................................................................................... 1249 Figure 9-100 LEDC Data Input Code ................................................................................................................................ 1250 Figure 9-101 LEDC Data Transfer Mode .......................................................................................................................... 1250 Figure 9-102 LEDC Normal Configuration Process .......................................................................................................... 1253 Figure 9-103 LEDC Timeout Abnormal Processing Flow ................................................................................................. 1255 Figure 9-104 FIFO Overflow Abnormal Processing Flow ................................................................................................. 1256 Figure 9-105 EMAC Block Diagram ................................................................................................................................. 1269 Figure 9-106 EMAC Typical Application .......................................................................................................................... 1271 Figure 9-107 EMAC RX/TX Descriptor List ....................................................................................................................... 1272 Figure 9-108 CIR_RX Block Diagram ................................................................................................................................ 1296 Figure 9-109 CIR_RX Clock System .................................................................................................................................. 1297 Figure 9-110 CIR_RX Application Diagram ...................................................................................................................... 1297 Figure 9-111 NEC Protocol .............................................................................................................................................. 1298 Figure 9-112 Logical &#8216;0&#8217; and Logical &#8216;1&#8217; of NEC Protocol ................................................................................................. 1298 Figure 9-113 ATHR Definition ......................................................................................................................................... 1299 Figure 9-114 ITHR Definition ........................................................................................................................................... 1299 Figure 9-115 NTHR Definition ......................................................................................................................................... 1299 Figure 9-116 APAM Definition ........................................................................................................................................ 1300 Figure 9-117 CIR Receiver Process .................................................................................................................................. 1301 Figure 9-118 CIR_TX Block Diagram ................................................................................................................................ 1308 Figure 9-119 CIR_TX Clock Description ........................................................................................................................... 1309 Figure 9-120 Definitions of Logical &#8220;1&#8221; and Logical &#8220;0&#8221; .................................................................................................. 1310 Figure 9-121 CIR Message Timing Diagram..................................................................................................................... 1310 Figure 9-122 CIR Transmitter Process ............................................................................................................................. 1311   Table 9-1 TWI Sub-blocks .................................................................................................................................................. 838 Table 9-2 TWI External Signals .......................................................................................................................................... 839 Table 9-3 TWI Clock Sources ............................................................................................................................................. 839 Table 9-4 UART External Signals ....................................................................................................................................... 865 Table 9-5 UART Clock Sources........................................................................................................................................... 866 Table 9-6 SPI Sub-blocks ................................................................................................................................................... 906 Table 9-7 SPI External Signals ........................................................................................................................................... 907 Table 9-8 SPI Clock Sources ............................................................................................................................................... 907 Table 9-9 SPI Transmit Format .......................................................................................................................................... 909 Table 9-10 SPI Old Sample Mode and Run Clock .............................................................................................................. 913 Table 9-11 SPI New Sample Mode .................................................................................................................................... 913 Table 9-12 SPI_DBI Sub-blocks .......................................................................................................................................... 941 Table 9-13 SPI_DBI External Signals .................................................................................................................................. 942 Table 9-14 SPI_DBI Clock Sources ..................................................................................................................................... 943 Table 9-15 SPI Transmit Format ........................................................................................................................................ 945 Table 9-16 SPI Old Sample Mode and Run Clock .............................................................................................................. 949 Table 9-17 SPI New Sample Mode .................................................................................................................................... 949 Table 9-18 USB2.0 DRD External Signals ......................................................................................................................... 1004 Table 9-19 USB2.0 Host External Signals ........................................................................................................................ 1007 Table 9-20 Multi-function Port ....................................................................................................................................... 1049 Table 9-21 PB Multiplex Function ................................................................................................................................... 1051 Table 9-22 PC Multiplex Function ................................................................................................................................... 1051 Table 9-23 PD Multiplex Function ................................................................................................................................... 1052 Table 9-24 PE Multiplex Function ................................................................................................................................... 1052 Table 9-25 PF Multiplex Function ................................................................................................................................... 1053 Table 9-26 PG Multiplex Function ................................................................................................................................... 1053 Table 9-27 Port Function ................................................................................................................................................. 1055 Table 9-28 GPADC External Signals ................................................................................................................................. 1169 Table 9-29 GPADC Clock Sources .................................................................................................................................... 1169 Table 9-30 TPADC External Signals.................................................................................................................................. 1182 Table 9-31 LRADC External Signals .................................................................................................................................. 1198 Table 9-32 LRADC Clock Sources ..................................................................................................................................... 1198 Table 9-33 PWM External Signals ................................................................................................................................... 1207 Table 9-34 LEDC Sub-blocks ............................................................................................................................................ 1247 Table 9-35 LEDC External Signals .................................................................................................................................... 1248 Table 9-36 LEDC Clock Sources ....................................................................................................................................... 1248 Table 9-37 Time Parameters of Typical LED Specification .............................................................................................. 1250 Table 9-38 EMAC Pin Mapping........................................................................................................................................ 1269 Table 9-39 EMAC RGMII Pin List ..................................................................................................................................... 1270 Table 9-40 EMAC RMII Pin List ........................................................................................................................................ 1270 Table 9-41 EMAC Clock Characteristics ........................................................................................................................... 1271 Table 9-42 EMAC_EPHY_CLK_REG0 Configuration Value ............................................................................................... 1276 Table 9-43 CIR_RX External Signals ................................................................................................................................. 1297 Table 9-44 CIR_TX External Signals ................................................................................................................................. 1309  </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15I</name>
                  <description>15I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20I</name>
                  <description>20I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40I</name>
                  <description>40I  I=7 uA        9 Interfaces ................................................................................................................................................................ 837 9.1 TWI .................................................................................................................................................................. 837 9.1.1 Overview ............................................................................................................................................. 837 9.1.2 Block Diagram ..................................................................................................................................... 837 9.1.3 Functional Description ........................................................................................................................ 839 9.1.4 Programming Guidelines ..................................................................................................................... 845 9.1.5 Register List ......................................................................................................................................... 848 9.1.6 Register Description ............................................................................................................................ 849 9.2 UART................................................................................................................................................................ 864 9.2.1 Overview ............................................................................................................................................. 864 9.2.2 Block Diagram ..................................................................................................................................... 864 9.2.3 Functional Description ........................................................................................................................ 865 9.2.4 Programming Guidelines ..................................................................................................................... 871 9.2.5 Register List ......................................................................................................................................... 874 9.2.6 Register Description ............................................................................................................................ 876 9.3 SPI .................................................................................................................................................................... 905 9.3.1 Overview ............................................................................................................................................. 905 9.3.2 Block Diagram ..................................................................................................................................... 905 9.3.3 Functional Description ........................................................................................................................ 907 9.3.4 Programming Guidelines ..................................................................................................................... 915 9.3.5 Register List ......................................................................................................................................... 918 9.3.6 Register Description ............................................................................................................................ 919 9.4 SPI_DBI ............................................................................................................................................................ 940 9.4.1 Overview ............................................................................................................................................. 940 9.4.2 Block Diagram ..................................................................................................................................... 941 9.4.3 Functional Description ........................................................................................................................ 942 9.4.4 Programming Guidelines ..................................................................................................................... 962 9.4.5 Register List ......................................................................................................................................... 970 9.4.6 Register Description ............................................................................................................................ 971 9.5 USB2.0 DRD ................................................................................................................................................... 1003 9.5.1 Overview ........................................................................................................................................... 1003 9.5.2 Block Diagram ................................................................................................................................... 1004 9.5.3 Functional Description ...................................................................................................................... 1004 9.6 USB2.0 HOST ................................................................................................................................................. 1006 9.6.1 Overview ........................................................................................................................................... 1006 9.6.2 Block Diagram ................................................................................................................................... 1006 9.6.3 Functional Description ...................................................................................................................... 1007 9.6.4 Register List ....................................................................................................................................... 1007 9.6.5 EHCI Register Description.................................................................................................................. 1009 9.6.6 OHCI Register Description ................................................................................................................. 1026 9.7 GPIO .............................................................................................................................................................. 1048 9.7.1 Overview ........................................................................................................................................... 1048 9.7.2 Block Diagram ................................................................................................................................... 1048 9.7.3 Functional Description ...................................................................................................................... 1049 9.7.4 Register List ....................................................................................................................................... 1058 9.7.5 Register Description .......................................................................................................................... 1060 9.8 GPADC ........................................................................................................................................................... 1168 9.8.1 Overview ........................................................................................................................................... 1168 9.8.2 Block Diagram ................................................................................................................................... 1168 9.8.3 Functional Description ...................................................................................................................... 1169 9.8.4 Programming Guidelines ................................................................................................................... 1170 9.8.5 Register List ....................................................................................................................................... 1172 9.8.6 Register Description .......................................................................................................................... 1173 9.9 TPADC ............................................................................................................................................................ 1182 9.9.1 Overview ........................................................................................................................................... 1182 9.9.2 Functional Description ...................................................................................................................... 1182 9.9.3 Register List ....................................................................................................................................... 1188 9.9.4 Register Description .......................................................................................................................... 1189 9.10 LRADC ............................................................................................................................................................ 1197 9.10.1 Overview ........................................................................................................................................... 1197 9.10.2 Block Diagram ................................................................................................................................... 1197 9.10.3 Functional Description ...................................................................................................................... 1198 9.10.4 Programming Guidelines ................................................................................................................... 1199 9.10.5 Register List ....................................................................................................................................... 1201 9.10.6 Register Description .......................................................................................................................... 1201 9.11 PWM ............................................................................................................................................................. 1206 9.11.1 Overview ........................................................................................................................................... 1206 9.11.2 Block Diagram ................................................................................................................................... 1206 9.11.3 Functional Description ...................................................................................................................... 1207 9.11.4 Programming Guidelines ................................................................................................................... 1217 9.11.5 Register List ....................................................................................................................................... 1218 9.11.6 Register Description .......................................................................................................................... 1220 9.12 LEDC .............................................................................................................................................................. 1247 9.12.1 Overview ........................................................................................................................................... 1247 9.12.2 Block Diagram ................................................................................................................................... 1247 9.12.3 Functional Description ...................................................................................................................... 1248 9.12.4 Programming Guidelines ................................................................................................................... 1252 9.12.5 Register List ....................................................................................................................................... 1257 9.12.6 Register Description .......................................................................................................................... 1257 9.13 EMAC ............................................................................................................................................................. 1268 9.13.1 Overview ........................................................................................................................................... 1268 9.13.2 Block Diagram ................................................................................................................................... 1268 9.13.3 Functional Description ...................................................................................................................... 1269 9.13.4 Programming Guidelines ................................................................................................................... 1276 9.13.5 Register List ....................................................................................................................................... 1277 9.13.6 Register Description .......................................................................................................................... 1278 9.14 CIR Receiver .................................................................................................................................................. 1296 9.14.1 Overview ........................................................................................................................................... 1296 9.14.2 Block Diagram ................................................................................................................................... 1296 9.14.3 Functional Description ...................................................................................................................... 1297 9.14.4 Programming Guidelines ................................................................................................................... 1301 9.14.5 Register List ....................................................................................................................................... 1302 9.14.6 Register Description .......................................................................................................................... 1302 9.15 CIR Transmitter ............................................................................................................................................. 1308 9.15.1 Overview ........................................................................................................................................... 1308 9.15.2 Block Diagram ................................................................................................................................... 1308 9.15.3 Functional Description ...................................................................................................................... 1309 9.15.4 Programming Guidelines ................................................................................................................... 1311 9.15.5 Register List ....................................................................................................................................... 1312 9.15.6 Register Description .......................................................................................................................... 1312   Figure 9-1 TWI Block Diagram ........................................................................................................................................... 838 Figure 9-2 Write Timing in 7-bit Standard Addressing Mode ........................................................................................... 840 Figure 9-3 Read Timing in 7-bit Standard Addressing Mode ............................................................................................ 840 Figure 9-4 Write Timing in 10-bit Extended Addressing Mode ......................................................................................... 841 Figure 9-5 Read Timing in 10-bit Extended Addressing Mode .......................................................................................... 841 Figure 9-6 TWI Driver Write Packet Transmission ............................................................................................................ 842 Figure 9-7 TWI Driver Read Packet Transmission ............................................................................................................. 843 Figure 9-8 TWI Programming State Diagram .................................................................................................................... 845 Figure 9-9 UART Block Diagram ........................................................................................................................................ 865 Figure 9-10 UART Serial Data Format ............................................................................................................................... 866 Figure 9-11 Application Diagram for RTS/CTS Autoflow Control ...................................................................................... 867 Figure 9-12 RTS/CTS Autoflow Control Data Format ........................................................................................................ 867 Figure 9-13 Application Diagram for IrDA Transceiver ..................................................................................................... 867 Figure 9-14 Serial IrDA Data Format ................................................................................................................................. 867 Figure 9-15 Application Diagram for RS-485 Transceiver ................................................................................................. 868 Figure 9-16 RS-485 Data Format ....................................................................................................................................... 868 Figure 9-17 UART Mode Baud and Error Rates ................................................................................................................. 869 Figure 9-18 IrDA Mode Baud and Error Rates ................................................................................................................... 870 Figure 9-19 RS485 Mode Baud and Error Rates ................................................................................................................ 870 Figure 9-20 SPI Block Diagram .......................................................................................................................................... 906 Figure 9-21 SPI Application Block Diagram ....................................................................................................................... 908 Figure 9-22 SPI Phase 0 Timing Diagram ........................................................................................................................... 909 Figure 9-23 SPI Phase 1 Timing Diagram ........................................................................................................................... 909 Figure 9-24 SPI 3-Wire Mode ............................................................................................................................................ 910 Figure 9-25 SPI Dual-Input/Dual-Output Mode ................................................................................................................ 911 Figure 9-26 SPI Dual I/O Mode .......................................................................................................................................... 911 Figure 9-27 SPI Quad-Input/Quad-Output Mode ............................................................................................................. 912 Figure 9-28 SPI Write/Read Data in CPU Mode ................................................................................................................ 916 Figure 9-29 SPI Write/Read Data in DMA Mode ............................................................................................................... 917 Figure 9-30 SPI_DBI Block Diagram ................................................................................................................................... 941 Figure 9-31 SPI Application Block Diagram ....................................................................................................................... 944 Figure 9-32 DBI Application Block Diagram ...................................................................................................................... 944 Figure 9-33 SPI Phase 0 Timing Diagram ........................................................................................................................... 945 Figure 9-34 SPI Phase 1 Timing Diagram ........................................................................................................................... 945 Figure 9-35 SPI 3-Wire Mode ............................................................................................................................................ 946 Figure 9-36 SPI Dual-Input/Dual-Output Mode ................................................................................................................ 947 Figure 9-37 SPI Dual I/O Mode .......................................................................................................................................... 947 Figure 9-38 SPI Quad-Input/Quad-Output Mode ............................................................................................................. 948 Figure 9-39 DBI 3-Line Display Bus Serial Interface Writing Operation Format ............................................................... 950 Figure 9-40 DBI 3-Line Display Bus Serial Interface 8-bit Reading Operation Format ...................................................... 951 Figure 9-41 DBI 3-Line Display Bus Serial Interface 24-bit Reading Operation Format .................................................... 951 Figure 9-42 DBI 3-Line Display Bus Serial Interface 32-bit Reading Operation Format .................................................... 952 Figure 9-43 DBI 4-Line Display Bus Serial Interface Writing Operation Format ............................................................... 953 Figure 9-44 DBI 4-Line Display Bus Serial Interface 8-bit Reading Operation Format ...................................................... 953 Figure 9-45 DBI 4-Line Display Bus Serial Interface 24-bit Reading Operation Format .................................................... 954 Figure 9-46 DBI 4-Line Display Bus Serial Interface 32-bit Reading Operation Format .................................................... 954 Figure 9-47 RGB111 3-Line Interface Transmit Video Format .......................................................................................... 955 Figure 9-48 RGB444 3-Line Interface Transmit Video Format .......................................................................................... 955 Figure 9-49 RGB565 3-Line Interface Transmit Video Format .......................................................................................... 956 Figure 9-50 RGB666 3-Line Interface Transmit Video Format .......................................................................................... 956 Figure 9-51 RGB111 4-Line Interface Transmit Video Format .......................................................................................... 957 Figure 9-52 RGB444 4-Line Interface Transmit Video Format .......................................................................................... 957 Figure 9-53 RGB565 4-Line Interface Transmit Video Format .......................................................................................... 958 Figure 9-54 RGB666 4-Line Interface Transmit Video Format .......................................................................................... 958 Figure 9-55 RGB444 2 Data Lane Interface Transmit Video Format ................................................................................. 959 Figure 9-56 RGB565 2 Data Lane Interface Transmit Video Format ................................................................................. 960 Figure 9-57 RGB666 2 Data Lane Interface Transmit Video Format 0 .............................................................................. 961 Figure 9-58 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek) ................................................................... 961 Figure 9-59 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision) ......................................................... 961 Figure 9-60 RGB888 2 Data Lane Interface Transmit Video Format ................................................................................. 962 Figure 9-61 SPI Write/Read Data in CPU Mode ................................................................................................................ 963 Figure 9-62 SPI Write/Read Data in DMA Mode ............................................................................................................... 964 Figure 9-63 USB2.0 DRD Controller Block Diagram ........................................................................................................ 1004 Figure 9-64 USB2.0 DRD Controller and PHY Connection Diagram ................................................................................ 1005 Figure 9-65 USB2.0 Host Controller Block Diagram ........................................................................................................ 1006 Figure 9-66 USB2.0 Host Controller and PHY Connection Diagram ................................................................................ 1007 Figure 9-67 GPIO Block Diagram ..................................................................................................................................... 1049 Figure 9-68 Pull up/down Logic ...................................................................................................................................... 1055 Figure 9-69 IO Buffer Strength Diagram ......................................................................................................................... 1056 Figure 9-70 GPADC Block Diagram .................................................................................................................................. 1168 Figure 9-71 GPADC Clock and Timing Requirement ....................................................................................................... 1170 Figure 9-72 GPADC Initial Process ................................................................................................................................... 1171 Figure 9-73 TPADC Single-Ended Mode for AUX ADC ..................................................................................................... 1183 Figure 9-74 TPADC Differential Mode for Touch Panel................................................................................................... 1184 Figure 9-75 Single Touch X-Coordinate Measurement for Touch Panel ......................................................................... 1184 Figure 9-76 Dual Touch Detection for Touch Panel ........................................................................................................ 1185 Figure 9-77 Touch Pressure Measurement for Touch Panel .......................................................................................... 1186 Figure 9-78 Pen Down Detection for Touch Panel .......................................................................................................... 1187 Figure 9-79 Median and Averaging Filter Size ................................................................................................................ 1187 Figure 9-80 Median and Averaging Filter Example ......................................................................................................... 1188 Figure 9-81 LRADC Block Diagram .................................................................................................................................. 1197 Figure 9-82 LRADC Interrupt ........................................................................................................................................... 1199 Figure 9-83 PWM Block Diagram .................................................................................................................................... 1207 Figure 9-84 PWM01 Clock Controller Diagram ............................................................................................................... 1208 Figure 9-85 PWM01 Output Logic Module Diagram ....................................................................................................... 1209 Figure 9-86 PWM0 High Level Active State ..................................................................................................................... 1210 Figure 9-87 PWM0 Low Level Active State ..................................................................................................................... 1211 Figure 9-88 Phase of PWM0 High Level Active State ...................................................................................................... 1211 Figure 9-89 PWM0 Output Waveform in Pulse Mode and Cycle Mode ......................................................................... 1212 Figure 9-90 PWM01 Complementary Pair Output .......................................................................................................... 1213 Figure 9-91 Dead-time Output Waveform ...................................................................................................................... 1213 Figure 9-92 Group 0~3 PWM Signal Output ................................................................................................................... 1214 Figure 9-93 PWM01 Capture Logic Module Diagram ..................................................................................................... 1215 Figure 9-94 PWM0 Channel Capture Timing................................................................................................................... 1216 Figure 9-95 LEDC Block Diagram ..................................................................................................................................... 1247 Figure 9-96 LEDC Package Output Timing Diagram ........................................................................................................ 1248 Figure 9-97 LEDC 1-frame Output Timing Diagram......................................................................................................... 1249 Figure 9-98 LEDC Input Data Structure ........................................................................................................................... 1249 Figure 9-99 LEDC Typical Circuit ...................................................................................................................................... 1249 Figure 9-100 LEDC Data Input Code ................................................................................................................................ 1250 Figure 9-101 LEDC Data Transfer Mode .......................................................................................................................... 1250 Figure 9-102 LEDC Normal Configuration Process .......................................................................................................... 1253 Figure 9-103 LEDC Timeout Abnormal Processing Flow ................................................................................................. 1255 Figure 9-104 FIFO Overflow Abnormal Processing Flow ................................................................................................. 1256 Figure 9-105 EMAC Block Diagram ................................................................................................................................. 1269 Figure 9-106 EMAC Typical Application .......................................................................................................................... 1271 Figure 9-107 EMAC RX/TX Descriptor List ....................................................................................................................... 1272 Figure 9-108 CIR_RX Block Diagram ................................................................................................................................ 1296 Figure 9-109 CIR_RX Clock System .................................................................................................................................. 1297 Figure 9-110 CIR_RX Application Diagram ...................................................................................................................... 1297 Figure 9-111 NEC Protocol .............................................................................................................................................. 1298 Figure 9-112 Logical &#8216;0&#8217; and Logical &#8216;1&#8217; of NEC Protocol ................................................................................................. 1298 Figure 9-113 ATHR Definition ......................................................................................................................................... 1299 Figure 9-114 ITHR Definition ........................................................................................................................................... 1299 Figure 9-115 NTHR Definition ......................................................................................................................................... 1299 Figure 9-116 APAM Definition ........................................................................................................................................ 1300 Figure 9-117 CIR Receiver Process .................................................................................................................................. 1301 Figure 9-118 CIR_TX Block Diagram ................................................................................................................................ 1308 Figure 9-119 CIR_TX Clock Description ........................................................................................................................... 1309 Figure 9-120 Definitions of Logical &#8220;1&#8221; and Logical &#8220;0&#8221; .................................................................................................. 1310 Figure 9-121 CIR Message Timing Diagram..................................................................................................................... 1310 Figure 9-122 CIR Transmitter Process ............................................................................................................................. 1311   Table 9-1 TWI Sub-blocks .................................................................................................................................................. 838 Table 9-2 TWI External Signals .......................................................................................................................................... 839 Table 9-3 TWI Clock Sources ............................................................................................................................................. 839 Table 9-4 UART External Signals ....................................................................................................................................... 865 Table 9-5 UART Clock Sources........................................................................................................................................... 866 Table 9-6 SPI Sub-blocks ................................................................................................................................................... 906 Table 9-7 SPI External Signals ........................................................................................................................................... 907 Table 9-8 SPI Clock Sources ............................................................................................................................................... 907 Table 9-9 SPI Transmit Format .......................................................................................................................................... 909 Table 9-10 SPI Old Sample Mode and Run Clock .............................................................................................................. 913 Table 9-11 SPI New Sample Mode .................................................................................................................................... 913 Table 9-12 SPI_DBI Sub-blocks .......................................................................................................................................... 941 Table 9-13 SPI_DBI External Signals .................................................................................................................................. 942 Table 9-14 SPI_DBI Clock Sources ..................................................................................................................................... 943 Table 9-15 SPI Transmit Format ........................................................................................................................................ 945 Table 9-16 SPI Old Sample Mode and Run Clock .............................................................................................................. 949 Table 9-17 SPI New Sample Mode .................................................................................................................................... 949 Table 9-18 USB2.0 DRD External Signals ......................................................................................................................... 1004 Table 9-19 USB2.0 Host External Signals ........................................................................................................................ 1007 Table 9-20 Multi-function Port ....................................................................................................................................... 1049 Table 9-21 PB Multiplex Function ................................................................................................................................... 1051 Table 9-22 PC Multiplex Function ................................................................................................................................... 1051 Table 9-23 PD Multiplex Function ................................................................................................................................... 1052 Table 9-24 PE Multiplex Function ................................................................................................................................... 1052 Table 9-25 PF Multiplex Function ................................................................................................................................... 1053 Table 9-26 PG Multiplex Function ................................................................................................................................... 1053 Table 9-27 Port Function ................................................................................................................................................. 1055 Table 9-28 GPADC External Signals ................................................................................................................................. 1169 Table 9-29 GPADC Clock Sources .................................................................................................................................... 1169 Table 9-30 TPADC External Signals.................................................................................................................................. 1182 Table 9-31 LRADC External Signals .................................................................................................................................. 1198 Table 9-32 LRADC Clock Sources ..................................................................................................................................... 1198 Table 9-33 PWM External Signals ................................................................................................................................... 1207 Table 9-34 LEDC Sub-blocks ............................................................................................................................................ 1247 Table 9-35 LEDC External Signals .................................................................................................................................... 1248 Table 9-36 LEDC Clock Sources ....................................................................................................................................... 1248 Table 9-37 Time Parameters of Typical LED Specification .............................................................................................. 1250 Table 9-38 EMAC Pin Mapping........................................................................................................................................ 1269 Table 9-39 EMAC RGMII Pin List ..................................................................................................................................... 1270 Table 9-40 EMAC RMII Pin List ........................................................................................................................................ 1270 Table 9-41 EMAC Clock Characteristics ........................................................................................................................... 1271 Table 9-42 EMAC_EPHY_CLK_REG0 Configuration Value ............................................................................................... 1276 Table 9-43 CIR_RX External Signals ................................................................................................................................. 1297 Table 9-44 CIR_TX External Signals ................................................................................................................................. 1309</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HMIC_CTRL</name>
          <description>HMIC_CTRL</description>
          <addressOffset>0x328</addressOffset>
          <resetValue>0x8</resetValue>
          <resetMask>0x7FFFFF</resetMask>
          <fields>
            <field>
              <name>HMIC_SAMPLE_SELECT</name>
              <description>Down Sample Setting Select 
00: Down by 1, 128 Hz 
01: Down by 2, 64 Hz 
10: Down by 4, 32 Hz 
11: Down by 8, 16 Hz </description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Down_by_1</name>
                  <description>Down by 1, 128 Hz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Down_by_2</name>
                  <description>Down by 2, 64 Hz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Down_by_4</name>
                  <description>Down by 4, 32 Hz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Down_by_8</name>
                  <description>Down by 8, 16 Hz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDATA_THRESHOLD</name>
              <description>MIC DET EN Threshold Value </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HMIC_SF</name>
              <description>HMIC Smooth Filter setting 
00: by pass 
01: (x1+x2)/2 
10: (x1+x2+x3+x4)/4 
11: (x1+x2+x3+x4+ x5+x6+x7+x8)/8 </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>by</name>
                  <description>by pass</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_openingparen_x1_plus_x2_closingparen__slash_2</name>
                  <description>(x1+x2)/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_openingparen_x1_plus_x2_plus_x3_plus_x4_closingparen__slash_4</name>
                  <description>(x1+x2+x3+x4)/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_openingparen_x1_plus_x2_plus_x3_plus_x4_plus_</name>
                  <description>(x1+x2+x3+x4+ x5+x6+x7+x8)/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HMIC_M</name>
              <description>Debounce when the MIC Key down or up.  0000:1 samlpe data  0001:2 samlpe data  ...  1111:16 samlpe data </description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HMIC_N</name>
              <description>Debounce when earphone plug in or pull out  125 ms to 2 s 
0000: 125 ms 
0001: 250 ms  &#8230; 
1111: 2 s </description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_125_ms</name>
                  <description>125 ms</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_250_ms</name>
                  <description>250 ms  &#8230;</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_s</name>
                  <description>2 s</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MDATA_THRESHOLD_DEBOUNCE</name>
              <description>MDATA Threshold Debounce 
000: 0 
001: 1 
010: 2 
011: 3 
100: 4 
101: 5 
110: 6 
111: 7 </description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0</name>
                  <description>0</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3</name>
                  <description>3</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5</name>
                  <description>5</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6</name>
                  <description>6</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7</name>
                  <description>7</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JACK_OUT_IRQ_EN</name>
              <description>MIC Detect Interrupt Set 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JACK_IN_IRQ_EN</name>
              <description>MIC Detect Interrupt Set 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MIC_DET_IRQ_EN</name>
              <description>MIC Detect Interrupt Set 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HMIC_STS</name>
          <description>HMIC_STS</description>
          <addressOffset>0x32C</addressOffset>
          <resetValue>0x6000</resetValue>
          <resetMask>0x7F19</resetMask>
          <fields>
            <field>
              <name>MDATA_DISCARD</name>
              <description>After MIC DATA data is received, the first N-data will be discarded.  N defined as follows: 
00: None discarded 
01: 1-data discarded 
10: 2-data discarded 
11: 4-data discarded </description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>None</name>
                  <description>None discarded</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_minus_data</name>
                  <description>1-data discarded</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_minus_data</name>
                  <description>2-data discarded</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_minus_data</name>
                  <description>4-data discarded</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HMIC_DATA</name>
              <description>HMIC Average Data </description>
              <bitRange>[12:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>JACK_DET_OIRQ</name>
              <description>Jack output detect pending interrupt 
0: No Pending IRQ 
1: Pending IRQ  Writing 1 clear pending. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending IRQ  Writing 1 clear pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JACK_DET_IIRQ</name>
              <description>Jack input detect pending interrupt 
0: No Pending IRQ 
1: Pending IRQ  Writing 1 clear pending. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending IRQ  Writing 1 clear pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MIC_DET_ST</name>
              <description>MIC detect pending interrupt 
0: No pending IRQ 
1: Pending IRQ  Writing 1 clear pending.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending IRQ  Writing 1 clear pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HP2_REG</name>
          <description>HP2_REG</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x6404000</resetValue>
          <resetMask>0xFFFFE300</resetMask>
          <fields>
            <field>
              <name>HPFB_BUF_EN</name>
              <description>Headphone Feedback Buffer OP Enable 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HEADPHONE_GAIN</name>
              <description>HeadPhone Gain 
000: 0 dB 
001: -6 dB 
010: -12 dB 
011: -18 dB 
100: -24 dB 
101: -30 dB 
110: -36 dB 
111: -42 dB </description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_6_dB</name>
                  <description>-6 dB</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_12_dB</name>
                  <description>-12 dB</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_18_dB</name>
                  <description>-18 dB</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_24_dB</name>
                  <description>-24 dB</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_30_dB</name>
                  <description>-30 dB</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_36_dB</name>
                  <description>-36 dB</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_42_dB</name>
                  <description>-42 dB</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPFB_RES</name>
              <description>Headphone Feedback Big Resistor Control 
00: 0.88 M&#8486; 
01: 1.00 M&#8486; 
10: 1.08 M&#8486; 
11: 1.20 M&#8486; </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_88</name>
                  <description>0.88 M&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_00</name>
                  <description>1.00 M&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_08</name>
                  <description>1.08 M&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_20</name>
                  <description>1.20 M&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OPDRV_CUR</name>
              <description>Headphone OP Output Stage Current Setting 
00: Min 
11: Max </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Min</name>
                  <description>Min</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Max</name>
                  <description>Max</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IOPHP</name>
              <description>Headphone L/R OP Bias Current Select 
00: 6 uA 
01: 7 uA 
10: 8 uA 
11: 9 uA </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_6_uA</name>
                  <description>6 uA</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_uA</name>
                  <description>7 uA</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_uA</name>
                  <description>8 uA</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9_uA</name>
                  <description>9 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HP_DRVEN</name>
              <description>Headphone Driver Enable 
0: Disable 
1: Enable </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HP_DRVOUTEN</name>
              <description>Headphone Driver Output Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RSWITCH</name>
              <description>RSwitch 
0: HPOUT OUTPUT VCM of RAMP_DAC 
1: VRA1 </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HPOUT</name>
                  <description>HPOUT OUTPUT VCM of RAMP_DAC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VRA1</name>
                  <description>VRA1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAMPEN</name>
              <description>Ramp DAC Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPFB_IN_EN</name>
              <description>Headphone Feedback PAD IN Switch Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAMP_FINAL_CONTROL</name>
              <description>Headphone Ramp Final Step Control 
0: Ramp Output Select Ramp 
1: Ramp Output Select HPFB buffer Output </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ramp_Output_Select_Ramp</name>
                  <description>Ramp Output Select Ramp</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ramp_Output_Select_HPFB</name>
                  <description>Ramp Output Select HPFB buffer Output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAMP_OUT_EN</name>
              <description>Ramp Output Switch Enable 
0: Disable 
1: Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAMP_FINAL_STATE_RES</name>
              <description>Ramp Final State Resistor 
00: 2.5k   
01: 5.0k 
10: 10k   
11: 20k </description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_point_5k</name>
                  <description>2.5k</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_point_0k</name>
                  <description>5.0k</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10k</name>
                  <description>10k</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20k</name>
                  <description>20k</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPFB_BUF_OUTPUT_CURRENT</name>
              <description>Headphone Feedback Buffer Output Current Select 
00: 35I 
01: 28I 
10: 45I 
11: 38I  I=7 uA </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_35I</name>
                  <description>35I</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28I</name>
                  <description>28I</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_45I</name>
                  <description>45I</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_38I</name>
                  <description>38I  I=7 uA</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>POWER_REG</name>
          <description>POWER_REG</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x80003325</resetValue>
          <resetMask>0xE00177FF</resetMask>
          <fields>
            <field>
              <name>ALDO_EN</name>
              <description>ALDO Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPLDO_EN</name>
              <description>HPLDO Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VAR1SPEEDUP_DOWN_FURTHER_CTRL</name>
              <description>VAR1 Speedup Down Further Control In Adda Analog   
0: The digital logic signal input by the digital-analog interface pin    controls the var1_speedup_down function (that is, the var1 signal  is rapidly pulled up/down) 
1:  Writing  1  can finish the var1_speedup_down  function (ignore  the control of the digital-analog interface pin) </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>digital</name>
                  <description>The digital logic signal input by the digital-analog interface pin    controls the var1_speedup_down function (that is, the var1 signal  is rapidly pulled up/down)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Writing</name>
                  <description>Writing  1  can finish the var1_speedup_down  function (ignore  the control of the digital-analog interface pin)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVCCPOR</name>
              <description>Avccpor Monitor </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ALDO_OUTPUT_VOLTAGE</name>
              <description>ALDO Output Voltage Control 
000: 2.03 V 
001: 1.95 V 
010: 1.87 V 
011: 1.80 V 
100: 1.73 V 
101: 1.67 V 
110: 1.61 V 
111: 1.56 V   </description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_point_03_V</name>
                  <description>2.03 V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_95_V</name>
                  <description>1.95 V</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_87_V</name>
                  <description>1.87 V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_80_V</name>
                  <description>1.80 V</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_73_V</name>
                  <description>1.73 V</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_67_V</name>
                  <description>1.67 V</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_61_V</name>
                  <description>1.61 V</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_56_V</name>
                  <description>1.56 V</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPLDO_OUTPUT_VOLTAGE</name>
              <description>HPLDO Output Voltage Control 
000: 2.03 V 
001: 1.95 V 
010: 1.87 V 
011: 1.80 V 
100: 1.73 V 
101: 1.67 V 
110: 1.61 V 
111: 1.56 V   </description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_point_03_V</name>
                  <description>2.03 V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_95_V</name>
                  <description>1.95 V</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_87_V</name>
                  <description>1.87 V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_80_V</name>
                  <description>1.80 V</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_73_V</name>
                  <description>1.73 V</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_67_V</name>
                  <description>1.67 V</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_61_V</name>
                  <description>1.61 V</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_56_V</name>
                  <description>1.56 V</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BG_TRIM</name>
              <description>BG Output Voltage Trimming  Only low 6-bit is used. The BG output voltage range is from 0.7 V  to 1.208 V.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RTC</name>
      <description>RTC</description>
      <groupName>generic</groupName>
      <baseAddress>0x7090000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>ALARM0_CUR_VLU_REG</name>
          <description>Alarm 0 Counter Current Value Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>HOUR</name>
              <description>Current hour  Range from 0 to 23. </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MINUTE</name>
              <description>Current minute  Range from 0 to 59.   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECOND</name>
              <description>Current second  Range from 0 to 59.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_DAY_SET_REG</name>
          <description>Alarm 0 Day Setting Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>ALARM0_COUNTER</name>
              <description>Alarm 0 Counter is based on Day. </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_ENABLE_REG</name>
          <description>Alarm 0 Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALM_0_EN</name>
              <description>Alarm 0 Enable 
0: Disable   
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_IRQ_EN</name>
          <description>Alarm 0 IRQ Enable Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM0_IRQ_EN</name>
              <description>Alarm 0 IRQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_IRQ_STA_REG</name>
          <description>Alarm 0 IRQ Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM0_IRQ_PEND</name>
              <description>Alarm 0 IRQ Pending bit 
0: No effect 
1: Pending, alarm 0 counter value is reached  If alarm 0 irq enable is set to 1, the pending bit will be sent to  the interrupt controller.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, alarm 0 counter value is reached  If alarm 0 irq enable is set to 1, the pending bit will be sent to  the interrupt controller.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM_CONFIG_REG</name>
          <description>Alarm Configuration Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM_WAKEUP</name>
              <description>Configuration of alarm wake up output. 
0: Disable alarm wake up output 
1: Enable alarm wake up output   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable alarm wake up output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable alarm wake up output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DCXO_CTRL_REG</name>
          <description>DCXO Control Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x883F10F7</resetValue>
          <resetMask>0x8F7F1FF7</resetMask>
          <fields>
            <field>
              <name>CLK_REQ_ENB</name>
              <description>Clock REQ enable 
0: Enable DCXO wake up function 
1: Disable DCXO wake up function </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable DCXO wake up function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable DCXO wake up function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCXO_ICTRL</name>
              <description>DCXO current control value </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_TRIM</name>
              <description>DCXO cap array value  The capacity cell is 55 fF.     </description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_BG</name>
              <description>DCXO bandgap output voltage </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_LDO_INRUSHB</name>
              <description>DCXO LDO driving capacity signal, active high </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>XTAL_MODE</name>
              <description>Xtal mode enable signal, active high 
0: For external clk input mode 
1: For normal mode </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>For_external</name>
                  <description>For external clk input mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>For_normal_mode</name>
                  <description>For normal mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCXO_RFCLK_ENHANCE</name>
              <description>DCXO rfclk enhance  Enhance driving capacity of output OUT_RF_REFCLK, 0x0 for 5  pF, 0x1 for 10 pF, 0x2 for 15 pF, 0x3 for 20 pF. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RSTO_DLY_SEL</name>
              <description>For Debug Use Only.  It cannot configure to 0 in normal state. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_EN</name>
              <description>DCXO enable 
1: Enable   
0: Disable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK16M_RC_EN</name>
              <description>1: Enable 
0: Disable  The  related register  configuration is  necessary  to  ensure  the  reset debounce circuit has a stable clock source.  The  first  time  SoC  starts  up,  by  default,  the  reset  debounce  circuit  of  SoC  uses  32K  divided  by  RC16M.  In  power-off,  software  reads  the  related  bit  to  ensure  whether  EXT32K  is  working normally, if it is normal, first switch the clock source  of debounce circuit to EXT32K, then close RC16M.  Without  EXT32K  scenario  or  external  RTC  scenario,  software  confirms  firstly  whether  EXT32K  is  working  normally  before  switching, or software does not close RC16M.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable  The  related register  configuration is  necessary  to  ensure  the  reset debounce circuit has a stable clock source.  The  first  time  SoC  starts  up,  by  default,  the  reset  debounce  circuit  of  SoC  uses  32K  divided  by  RC16M.  In  power-off,  software  reads  the  related  bit  to  ensure  whether  EXT32K  is  working normally, if it is normal, first switch the clock source  of debounce circuit to EXT32K, then close RC16M.  Without  EXT32K  scenario  or  external  RTC  scenario,  software  confirms  firstly  whether  EXT32K  is  working  normally  before  switching, or software does not close RC16M.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EFUSE_HV_PWRSWT_CTRL_REG</name>
          <description>EFUSE_HV_PWRSWT_CTRL_REG</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>EFUSE_1_8V_POWER_SWITCH_CONTROL</name>
              <description>1: Open power switch 
0: Close power switch   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Open</name>
                  <description>Open power switch</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Close</name>
                  <description>Close power switch</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FBOOT_INFO_REG0</name>
          <description>Fast Boot Information Register0</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FBOOT_INFO0</name>
              <description>Fast Boot info  Fast Boot Information 0, refer to BROM spec.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FBOOT_INFO_REG1</name>
          <description>Fast Boot Information Register1</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FBOOT_INFO1</name>
              <description>Fast Boot info  Fast Boot Information 1, refer to BROM spec.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>4</dimIncrement>
          <name>GP_DATA_REGN[%s]</name>
          <description>GP_DATA_REGN[%s]</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>GP_DATA</name>
              <description>Data [31:0]    General purpose register 0 to 7 value can be stored if the RTC-VIO is larger than 0.7 V.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IC_CHARA_REG</name>
          <description>IC Characteristic Register</description>
          <addressOffset>0x1F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field  The field should be written as 0x16AA. Writing any other value  in this field aborts the write-operation. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ID_DATA</name>
              <description>Return  0x16AA  only  if  the  KEY_FIELD  is  set  as  0x16AA  when  read those bits, otherwise return 0x0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTOSC_CLK_PRESCAL_REG</name>
          <description>Internal OSC Clock Pre-scalar Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xF</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>INTOSC_32K_CLK_PRESCAL</name>
              <description>Internal OSC 32K Clock Prescalar value N.    The clock output = Internal RC/32/N. 
00000: 1 
00001: 2 
00002: 3  ............ 
11111: 32   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b00001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3</name>
                  <description>3  ............</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b11111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LOSC_AUTO_SWT_STA_REG</name>
          <description>LOSC Auto Switch Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>EXT_LOSC_STA</name>
              <description>Work only when the auto switch function is enabled. 
0: External 32.768 kHz OSC work normally 
1: External 32.768 kHz OSC work abnormally </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>External_32_point_768_kHz_OSC_work_normally</name>
                  <description>External 32.768 kHz OSC work normally</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External_32_point_768_kHz_OSC_work_abnormally</name>
                  <description>External 32.768 kHz OSC work abnormally</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_AUTO_SWT_PEND</name>
              <description>LOSC auto switch pending 
0: No effect 
1:  Auto  switch  pending,  it  means  LOSC_SRC_SEL  is  changed  from 1 to 0.  Setting 1 to this bit will clear it. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto  switch  pending,  it  means  LOSC_SRC_SEL  is  changed  from 1 to 0.  Setting 1 to this bit will clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_SRC_SEL_STA</name>
              <description>Checking LOSC clock source status 
0: Low frequency clock from 16M RC   
1: External 32.768 kHz OSC   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low frequency clock from 16M RC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External 32.768 kHz OSC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LOSC_CTRL_REG</name>
          <description>Low Oscillator Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x4010</resetValue>
          <resetMask>0xFFFFC19F</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field    This field should be filled with 0x16AA, and then the bit0 and  bit1 can be written with the new value. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>LOSC_AUTO_SWT_FUNCTION</name>
              <description>LOSC auto switch function disable 
0: Enable   
1: Disable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_AUTO_SWT_32K_SEL_EN</name>
              <description>LOSC auto switch 32K clk source select enable 
0:  Disable.  When  the  losc  losts,  the  32k  clk  source  will  not  change to RC 
1: Enable. When the losc losts, the 32k clk source will change  to RC (LOSC_SRC_SEL will be changed from 1 to 0) </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable.  When  the  losc  losts,  the  32k  clk  source  will  not  change to RC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable. When the losc losts, the 32k clk source will change  to RC (LOSC_SRC_SEL will be changed from 1 to 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTC_HHMMSS_ACCE</name>
              <description>RTC Hour Minute Second access  After writing the RTC HH-MM-SS Register, this bit is set and it  will be cleared until the real writing operation is finished.  After writing the RTC HH-MM-SS Register, the RTC HH-MM-SS  Register will be refreshed for at most one second.  Note: Make sure that the bit is 0 for time configuration. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTC_DAY_ACCE</name>
              <description>RTC DAY access  After writing the RTC DAY register, this bit is set and it will be  cleared until the real writing operation is finished.  After  writing  the  RTC  DAY  register,  the  DAY  register  will  be  refreshed for at most one second.  Note: Make sure that the bit is 0 for time configuration. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EXT_LOSC_EN</name>
              <description>External 32.768 kHz Crystal Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EXT_LOSC_GSM</name>
              <description>External 32.768 kHz Crystal GSM 
00: Low 
01: / 
10: / 
11: High  When  GSM  is  changed,  the  32K  oscillation  circuit  will  arise  transient  instability.  If  the  autoswitch  function  (bit  15)  is  enabled, 32K changes to RC16M with certain probability. The  GSM  can  influence  the  time  of  32K  starting  oscillation,  the  more the GSM, the shorter the time of starting oscillation. So  modifying GSM is not recommended.  If you need to modify the GSM, firstly disable the auto switch  function (bit 15), with a delay of 50 us, then change the GSM,  the 32K clock source is changed to external clock. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High  When  GSM  is  changed,  the  32K  oscillation  circuit  will  arise  transient  instability.  If  the  autoswitch  function  (bit  15)  is  enabled, 32K changes to RC16M with certain probability. The  GSM  can  influence  the  time  of  32K  starting  oscillation,  the  more the GSM, the shorter the time of starting oscillation. So  modifying GSM is not recommended.  If you need to modify the GSM, firstly disable the auto switch  function (bit 15), with a delay of 50 us, then change the GSM,  the 32K clock source is changed to external clock.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTC_SRC_SEL</name>
              <description>RTC_TIMER Clock Source Select 
0: LOSC_SRC 
1: 24MDIV32K  Before  switching  the  bit,  make  sure  that  the  24MDIV32K  function is enabled, that is, the bit16 of the   is 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC_SRC</name>
                  <description>LOSC_SRC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24MDIV32K</name>
                  <description>24MDIV32K  Before  switching  the  bit,  make  sure  that  the  24MDIV32K  function is enabled, that is, the bit16 of the   is 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_SRC_SEL</name>
              <description>LOSC Clock Source Select 
0: Low frequency clock from 16M RC 
1: External 32.768 kHz OSC  If the bit[8:7] of LOSC_CTRL_REG is set, the RTC HH-MM-SS, DD and ALARM DD-HH-MM-SS register cannot be  written.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low frequency clock from 16M RC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External 32.768 kHz OSC  If the bit[8:7] of LOSC_CTRL_REG is set, the RTC HH-MM-SS, DD and ALARM DD-HH-MM-SS register cannot be  written.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_DAY_REG</name>
          <description>RTC Year-Month-Day Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>DAY</name>
              <description>Set Day  Range from 0 to 65535.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_HH_MM_SS_REG</name>
          <description>RTC Hour-Minute-Second Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>HOUR</name>
              <description>Set hour  Range from 0 to 23. </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MINUTE</name>
              <description>Set minute  Range from 0 to 59.   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECOND</name>
              <description>Set second  Range from 0 to 59.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_SPI_CLK_CTRL_REG</name>
          <description>RTC SPI Clock Control Register      The offset addresses less than 0x0300 are in VDD_RTC power domain, and the offset addresses large than or  equal to 0x300 are in VDD_SYS power domain.</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x9</resetValue>
          <resetMask>0x8000001F</resetMask>
          <fields>
            <field>
              <name>RTC</name>
              <description>Reg CFG SPI Clock Gating 
0: Gating 
1: Not Gating  Before  configurating  RTC  register,  the  clock  divider  of  SPI  needs  be  configured  firstly,  then  clock  gating  needs  be  enabled.    Note: Frequency division and clock gating can not be set at  the same time. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Gating</name>
                  <description>Gating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_Gating</name>
                  <description>Not Gating  Before  configurating  RTC  register,  the  clock  divider  of  SPI  needs  be  configured  firstly,  then  clock  gating  needs  be  enabled.    Note: Frequency division and clock gating can not be set at  the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTC</name>
              <description>Reg CFG SPI Clock Divider: M  Actual SPI Clock = AHBS1/(M+1), (0 to 15)  The default frequency of AHBS1 is 200 MHz, and the default  frequency of SPI Clock is 20 MHz.  Note: The SPI clock can not exceed 50 MHz, or else the RTC  register may be abnormal.        4 Video and Graphics ................................................................................................................................................. 381 4.1 DE .................................................................................................................................................................... 381 4.2 DI ..................................................................................................................................................................... 382 4.3 G2D.................................................................................................................................................................. 383 4.4 Video Decoding ............................................................................................................................................... 384 4.4.1 Overview ............................................................................................................................................. 384 4.4.2 Block Diagram ..................................................................................................................................... 385 4.5 Video Encoding ............................................................................................................................................... 386 4.5.1 Overview ............................................................................................................................................. 386 4.5.2 Block Diagram ..................................................................................................................................... 386       Figure 4-1 DE Block Diagram ............................................................................................................................................. 381 Figure 4-2 Video Decoding Block Diagram ........................................................................................................................ 385 Figure 4-3 JPGE Block Diagram ......................................................................................................................................... 387       The Display Engine (DE) is a hardware composer to transfer image layers from a local bus or a video buffer to  the LCD interface. The DE supports four overlay windows to blend, and supports image post-processing in the  video channel. The block diagram of DE is shown in Figure 4-1.  The DE has the following features: Output size up to 2048 x 2048  Four alpha blending channels for main display, three channels for aux display  Four overlay layers in each channel, and has a independent scaler  Potter-duff compatible blending operation  Support  input  format  Semi-planar  YUV422/YUV420/YUV411  and  Planar  YUV422/YUV420/YUV411,  ARGB8888/XRGB8888/RGB888/ARGB4444/ARGB1555/RGB565/palette  Supports SmartColor2.0 for excellent display experience  - Adaptive detail/edge enhancement  - Adaptive color enhancement  - Adaptive contrast enhancement and fresh tone rectify  Supports write back for aux display          The De-interlacer (DI) converts the interlaced input video frame to progressive video frame.  The DI has the following features:  Supports YUV420 (Planar/NV12/NV21) and YUV422 (Planar/NV16/NV61) data format  Supports video resolution from 32x32 to 2048x1280 pixel  Supports Inter-field interpolation/motion adaptive de-interlace method  Performance: module clock 600M for 1080p@60Hz YUV420        The Graphic 2D (G2D) engine is hardware accelerator for 2D graphic.    The G2D has the following features:  Supports layer size up to 2048 x 2048 pixels  Supports pre-multiply alpha image data  Supports color key  Supports two pipes Porter-Duff alpha blending  Supports multiple video formats 4:2:0, 4:2:2, 4:1:1 and multiple pixel formats (8/16/24/32 bits graphics  layer)  Supports memory scan order option  Supports any format convert function  Supports 1/16&#215; to 32&#215; resize ratio  Supports 32-phase 8-tap horizontal anti-alias filter and 32-phase 4-tap vertical anti-alias filter  Supports window clip  Supports FillRectangle, BitBlit, StretchBlit and MaskBlit  Supports horizontal and vertical flip, clockwise 0/90/180/270 degree rotate for normal buffer  Supports horizontal flip, clockwise 0/90/270 degree rotate for LBC buffer     </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_VIO_REG</name>
          <description>RTC_VIO Regulation Register</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0x17</resetMask>
          <fields>
            <field>
              <name>V_SEL</name>
              <description>VDD Select 
0: Resistance divider 
1: Band gap </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Resistance</name>
                  <description>Resistance divider</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Band</name>
                  <description>Band gap</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTC_VIO_REGU</name>
              <description>RTC_VIO Voltage Select  The RTC-VIO is provided power for RTC digital part.  These bits are useful for regulating the RTC_VIO from 0.65 V to  1.3 V. 
000: 1.0 V 
001: 0.65 V (the configuration can cause RTC reset) 
010: 0.7 V 
011: 0.8 V 
100: 0.9 V 
101: 1.1 V 
110: 1.2 V 
111: 1.3 V   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_0_V</name>
                  <description>1.0 V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_65_V</name>
                  <description>0.65 V (the configuration can cause RTC reset)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7_V</name>
                  <description>0.7 V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_8_V</name>
                  <description>0.8 V</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9_V</name>
                  <description>0.9 V</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_1_V</name>
                  <description>1.1 V</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_2_V</name>
                  <description>1.2 V</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_3_V</name>
                  <description>1.3 V</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDD_OFF_GATING_CTRL_REG</name>
          <description>VDD Off Gating Control Register</description>
          <addressOffset>0x1F4</addressOffset>
          <resetValue>0x21</resetValue>
          <resetMask>0xFFFF8FF1</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field    This field should be filled with 0x16AA, and then the bit 15 can  be configured. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>PWROFF_GAT_RTC_CFG</name>
              <description>(For Debug Use Only)  Power off gating control signal  When use vdd_sys to RTC isolation software control, write this  bit to 1. It will only be cleared by resetb release. </description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>VCCIO_DET_SPARE</name>
              <description>Bit[7:5]: Reserved, default=0  Bit[4]: Bypass debounce circuit, defaule=0    Bit[3]: Enable control, defaule=0   
0: Disable VCC-IO detection 
1: Force the detection output  Bit[2:0]: Gear adjustment 
000: Detection threshold is 2.5 V 
001: Detection threshold is 2.6 V 
010: Detection threshold is 2.7 V (default) 
011: Detection threshold is 2.8 V 
100: Detection threshold is 2.9 V 
101: Detection threshold is 3 V 
110: N/A 
111: N/A </description>
              <bitRange>[11:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VCCIO_DET_BYPASS_EN</name>
              <description>0: not bypass 
1: bypass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>_32K_FOUT_CTRL_GATING_REG</name>
          <description>_32K_FOUT_CTRL_GATING_REG</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10007</resetMask>
          <fields>
            <field>
              <name>HOSC_TO_32K_DIVIDER_ENABLE</name>
              <description>HOSC to 32k divider enable 
0: Disable the hosc 24M to 32K divider circuit 
1: Enable the hosc 24M to 32K divider circuit </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable the hosc 24M to 32K divider circuit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the hosc 24M to 32K divider circuit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_OUT_SRC_SEL</name>
              <description>LOSC output source select 
00: RTC_32K (select by RC_CLK_SRC_SEL &amp; LOSC_SRC_SEL) 
01: LOSC 
10: HOSC divided 32K </description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K (select by RC_CLK_SRC_SEL &amp; LOSC_SRC_SEL)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC divided 32K</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CCU</name>
      <description>CCU</description>
      <groupName>generic</groupName>
      <baseAddress>0x2001000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>APB0_CLK_REG</name>
          <description>APB0 Clock Register</description>
          <addressOffset>0x520</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x300031F</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
00: HOSC 
01: CLK32K 
10: PSI_CLK 
11: PLL_PERI(1X)  APB0_CLK = Clock Source/M/N.   </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI_CLK</name>
                  <description>PSI_CLK</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)  APB0_CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8   </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M = FACTOR_M+1    FACTOR_M is from 0 to 31.     </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>APB1_CLK_REG</name>
          <description>APB1 Clock Register</description>
          <addressOffset>0x524</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x300031F</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: HOSC 
01: CLK32K 
10: PSI_CLK 
11: PLL_PERI(1X)  APB1_CLK = Clock Source/M/N.   </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI_CLK</name>
                  <description>PSI_CLK</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)  APB1_CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8   </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M = FACTOR_M+1    FACTOR_M is from 0 to 31.     </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_ADC_CLK_REG</name>
          <description>AUDIO_CODEC_ADC Clock Register</description>
          <addressOffset>0xA54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>AUDIO_CODEC_ADC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  AUDIO_CODEC_ADC_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  AUDIO_CODEC_ADC_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SE</name>
              <description>Clock Source Select   
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO1(DIV2) 
10: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_BGR_REG</name>
          <description>AUDIO_CODEC Bus Gating Reset Register</description>
          <addressOffset>0xA5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>AUDIO_CODEC_RST</name>
              <description>AUDIO_CODEC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUDIO_CODEC_GATING</name>
              <description>Gating Clock for AUDIO_CODEC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_DAC_CLK_REG</name>
          <description>AUDIO_CODEC_DAC Clock Register</description>
          <addressOffset>0xA50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>AUDIO_CODEC_DAC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  AUDIO_CODEC_DAC_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  AUDIO_CODEC_DAC_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SE</name>
              <description>Clock Source Select   
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO1(DIV2) 
10: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CLK_REG</name>
          <description>AVS Clock Register</description>
          <addressOffset>0x740</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>AVS_CLK_GATING</name>
              <description>Gating Clock  The AVS_CLK is from HOSC. 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCU_FAN_GATE_REG</name>
          <description>CCU FANOUT CLOCK GATE Register</description>
          <addressOffset>0xF30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>CLK32K_EN</name>
              <description>Gating for CLK32K 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK25M_EN</name>
              <description>Gating for CLK25M 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK16M_EN</name>
              <description>Gating for CLK16M 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK12M_EN</name>
              <description>Gating for CLK12M 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK24M_EN</name>
              <description>Gating for CLK24M 
0: Clock is OFF 
1: Clock is ON   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCU_FAN_REG</name>
          <description>CCU FANOUT Register</description>
          <addressOffset>0xF3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7E3FFFF</resetMask>
          <fields>
            <field>
              <name>CLK_FANOUT2_EN</name>
              <description>Gating for CLK_FANOUT2 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_FANOUT1_EN</name>
              <description>Gating for CLK_FANOUT1 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_FANOUT0_EN</name>
              <description>Gating for CLK_FANOUT0 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_FANOUT2_SEL</name>
              <description>000: CLK32K (From PLL_PERI(2X)) 
001: CLK12M (From DCXO/2) 
010: CLK16M (From PLL_PERI(2X)) 
011: CLK24M (From DCXO) 
100: CLK25M (From PLL_PERI(1X)) 
101: CLK27M 
110: PCLK  CLK_FANOUT2 can be selected to output from the above seven  sources. </description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K (From PLL_PERI(2X))</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK12M</name>
                  <description>CLK12M (From DCXO/2)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M</name>
                  <description>CLK16M (From PLL_PERI(2X))</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK24M</name>
                  <description>CLK24M (From DCXO)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK25M</name>
                  <description>CLK25M (From PLL_PERI(1X))</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK27M</name>
                  <description>CLK27M</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCLK</name>
                  <description>PCLK  CLK_FANOUT2 can be selected to output from the above seven  sources.</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_FANOUT1_SEL</name>
              <description>000: CLK32K (From PLL_PERI(2X)) 
001: CLK12M (From DCXO/2) 
010: CLK16M (From PLL_PERI(2X)) 
011: CLK24M (From DCXO) 
100: CLK25M (From PLL_PERI(1X)) 
101: CLK27M 
110: PCLK  CLK_FANOUT1 can be selected to output from the above seven  sources. </description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K (From PLL_PERI(2X))</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK12M</name>
                  <description>CLK12M (From DCXO/2)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M</name>
                  <description>CLK16M (From PLL_PERI(2X))</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK24M</name>
                  <description>CLK24M (From DCXO)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK25M</name>
                  <description>CLK25M (From PLL_PERI(1X))</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK27M</name>
                  <description>CLK27M</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCLK</name>
                  <description>PCLK  CLK_FANOUT1 can be selected to output from the above seven  sources.</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_FANOUT0_SEL</name>
              <description>000: CLK32K (From PLL_PERI(2X)) 
001: CLK12M (From DCXO) 
010: CLK16M (From PLL_PERI(2X)) 
011: CLK24M (From DCXO) 
100: CLK25M (From PLL_PERI(1X)) 
101: CLK27M 
110: PCLK  CLK_FANOUT0 can be selected to output from the above seven  sources.     </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K (From PLL_PERI(2X))</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK12M</name>
                  <description>CLK12M (From DCXO)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M</name>
                  <description>CLK16M (From PLL_PERI(2X))</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK24M</name>
                  <description>CLK24M (From DCXO)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK25M</name>
                  <description>CLK25M (From PLL_PERI(1X))</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK27M</name>
                  <description>CLK27M</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCLK</name>
                  <description>PCLK  CLK_FANOUT0 can be selected to output from the above seven  sources.</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_BGR_REG</name>
          <description>CE Bus Gating Reset Register</description>
          <addressOffset>0x68C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>CE_RST</name>
              <description>CE Reset   
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CE_GATING</name>
              <description>CE Gating Clock 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_CLK_REG</name>
          <description>CE Clock Register</description>
          <addressOffset>0x680</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>CE_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  CE_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  CE_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: HOSC 
01: PLL_PERI(2X) 
10: PLL_PERI(1X) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CLK27M_FAN_REG</name>
          <description>CLK27M FANOUT Register</description>
          <addressOffset>0xF34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300031F</resetMask>
          <fields>
            <field>
              <name>CLK27M_EN</name>
              <description>Gating for CLK27M 
0: Clock is OFF 
1: Clock is ON  SCLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK27M_SCR_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO1(1X) 
010: / 
011: / </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK27M_DIV1</name>
              <description>Factor N  N= FACTOR_N +1.  FACTOR_N is from 0 to 3. </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK27M_DIV0</name>
              <description>Factor M  M= FACTOR_M +1.  FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSI_BGR_REG</name>
          <description>CSI Bus Gating Reset Register</description>
          <addressOffset>0xC1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>CSI_RST</name>
              <description>CSI Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSI_GATING</name>
              <description>Gating Clock for CSI 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSI_CLK_REG</name>
          <description>CSI Clock Register</description>
          <addressOffset>0xC04</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700000F</resetMask>
          <fields>
            <field>
              <name>CSI_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  CSI_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  CSI_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_PERI(2X) 
001: PLL_VIDEO0(2X) 
010: PLL_VIDEO1(2X) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_2X_closingparen_</name>
                  <description>PLL_VIDEO0(2X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_2X_closingparen_</name>
                  <description>PLL_VIDEO1(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSI_MASTER_CLK_REG</name>
          <description>CSI Master Clock Register</description>
          <addressOffset>0xC08</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>CSI_MASTER_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  CSI_MASTER_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  CSI_MASTER_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_VIDEO0(1X) 
011: PLL_VIDEO1(1X) 
100: PLL_AUDIO1(DIV2) 
101: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV5_closingparen_</name>
                  <description>PLL_AUDIO1(DIV5)</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBGSYS_BGR_REG</name>
          <description>DBGSYS Bus Gating Reset Register</description>
          <addressOffset>0x78C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DBGSYS_RST</name>
              <description>DBGSYS Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGSYS_GATING</name>
              <description>Gating Clock for DBGSYS  The clock of DBGSYS is from HOSC. 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DE_BGR_REG</name>
          <description>DE Bus Gating Reset Register</description>
          <addressOffset>0x60C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DE_RST</name>
              <description>DE Reset   
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DE_GATING</name>
              <description>DE Gating Clock   
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DE_CLK_REG</name>
          <description>DE Clock Register</description>
          <addressOffset>0x600</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>DE_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  DE_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  DE_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_PERI(2X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(4X) 
011: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DI_BGR_REG</name>
          <description>DI Bus Gating Reset Register</description>
          <addressOffset>0x62C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DI_RST</name>
              <description>DI Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DI_GATING</name>
              <description>DI Gating Clock 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DI_CLK_REG</name>
          <description>DI Clock Register</description>
          <addressOffset>0x620</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>DI_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  DI_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  DI_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
000: PLL_PERI(2X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(4X) 
011: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M = FACTOR_M +1  FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_BGR_REG</name>
          <description>DMA Bus Gating Reset Register</description>
          <addressOffset>0x70C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DMA_RST</name>
              <description>DMA Reset   
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_GATING</name>
              <description>DMA Gating Clock   
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_BGR_REG</name>
          <description>DMIC Bus Gating Reset Register</description>
          <addressOffset>0xA4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DMIC_RST</name>
              <description>DMIC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_GATING</name>
              <description>Gating Clock for DMIC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CLK_REG</name>
          <description>DMIC Clock Register</description>
          <addressOffset>0xA40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>DMIC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  DMIC_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  DMIC_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO1(DIV2) 
10: PLL_AUDIO1(DIV5) 
11: Reserved </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DPSS_TOP_BGR_REG</name>
          <description>DPSS_TOP Bus Gating Reset Register</description>
          <addressOffset>0xABC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DPSS_TOP_RST</name>
              <description>DPSS_TOP Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPSS_TOP_GATING</name>
              <description>Gating Clock for DPSS_TOP 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DRAM_BGR_REG</name>
          <description>DRAM Bus Gating Reset Register</description>
          <addressOffset>0x80C</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DRAM_RST</name>
              <description>DRAM Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRAM_GATING</name>
              <description>Gating Clock for DRAM 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DRAM_CLK_REG</name>
          <description>DRAM Clock Register</description>
          <addressOffset>0x800</addressOffset>
          <resetValue>0x80000000</resetValue>
          <resetMask>0x8F000303</resetMask>
          <fields>
            <field>
              <name>DRAM_CLK_GATING</name>
              <description>Gating Clock  DRAM_CLK = Clock Source/M/N. 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDRCLK_UPD</name>
              <description>SDRCLK Configuration 0 Update 
0: Invalid 
1: Valid  Setting 1 will validate the bit. It will be automatically cleared after  the bit is valid.    Here supports dram req/ack signal. When dram_update is set to 1,  dram_clk_sel/dram_div2/dram_clk1 will be updated. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid</name>
                  <description>Valid  Setting 1 will validate the bit. It will be automatically cleared after  the bit is valid.    Here supports dram req/ack signal. When dram_update is set to 1,  dram_clk_sel/dram_div2/dram_clk1 will be updated.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRAM_CLK_SEL</name>
              <description>Clock Source Select 
00: PLL_DDR 
01: PLL_AUDIO1(DIV2) 
10: PLL_PERI(2X) 
11: PLL_PERI(800M)   </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRAM_DIV2</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRAM_DIV1</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 3.     </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DSI_BGR_REG</name>
          <description>DSI Bus Gating Reset Register</description>
          <addressOffset>0xB4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DSI_RST</name>
              <description>DSI Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSI_GATING</name>
              <description>Gating Clock for DSI 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DSI_CLK_REG</name>
          <description>DSI Clock Register</description>
          <addressOffset>0xB24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700000F</resetMask>
          <fields>
            <field>
              <name>DSI_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  DSI_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  DSI_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_VIDEO0(2X) 
011: PLL_VIDEO1(2X) 
100: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_2X_closingparen_</name>
                  <description>PLL_VIDEO0(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_2X_closingparen_</name>
                  <description>PLL_VIDEO1(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DSP_BGR_REG</name>
          <description>DSP Bus Gating Reset Register</description>
          <addressOffset>0xC7C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70002</resetMask>
          <fields>
            <field>
              <name>DSP_DBG_RST</name>
              <description>DSP_DBG Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSP_CFG_RST</name>
              <description>DSP_CFG Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSP_RST</name>
              <description>DSP Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSP_CFG_GATING</name>
              <description>Gating Clock for DSP_CFG 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DSP_CLK_REG</name>
          <description>DSP Clock Register</description>
          <addressOffset>0xC70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>DSP_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  DSP_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  DSP_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: CLK32K 
010: CLK16M_RC 
011: PLL_PERI(2X) 
100: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <description>CLK16M_RC</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_25M_CLK_REG</name>
          <description>EMAC_25M Clock Register</description>
          <addressOffset>0x970</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000000</resetMask>
          <fields>
            <field>
              <name>EMAC_25M_CLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON  CLK = PLL_PERI(1X)/24 = 25 MHz </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  CLK = PLL_PERI(1X)/24 = 25 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_25M_CLK_SRC_GATING</name>
              <description>Gating the Source Clock of Special Clock  It is for low power design. 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BGR_REG</name>
          <description>EMAC Bus Gating Reset Register</description>
          <addressOffset>0x97C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>EMAC_RST</name>
              <description>EMAC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC_GATING</name>
              <description>Gating Clock for EMAC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_DET_CTRL_REG</name>
          <description>Frequency Detect Control Register</description>
          <addressOffset>0xF08</addressOffset>
          <resetValue>0x20</resetValue>
          <resetMask>0x800001F3</resetMask>
          <fields>
            <field>
              <name>ERROR_FLAG</name>
              <description>Error Flag 
0: Write 0 to clear 
1: Error </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write 0 to clear</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error</name>
                  <description>Error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DET_TIME</name>
              <description>Detect Time    Time=1/32k*(2^RegValue)  RegValue is from 0 to 16.   </description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRE_DET_IRQ_EN</name>
              <description>Frequence Detect IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRE_DET_FUN_EN</name>
              <description>Frequence Detect Function Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_DOWN_LIM_REG</name>
          <description>Frequency Down Limit Register</description>
          <addressOffset>0xF10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRE_DOWN_LIM</name>
              <description>Frequence Down Limit   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_UP_LIM_REG</name>
          <description>Frequency Up Limit Register</description>
          <addressOffset>0xF0C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRE_UP_LIM</name>
              <description>Frequence Up Limit   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>G2D_BGR_REG</name>
          <description>G2D Bus Gating Reset Register</description>
          <addressOffset>0x63C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>G2D_RST</name>
              <description>G2D Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>G2D_GATING</name>
              <description>G2D Gating Clock 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>G2D_CLK_REG</name>
          <description>G2D Clock Register</description>
          <addressOffset>0x630</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>G2D_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  G2D_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  G2D_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_PERI(2X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(4X) 
011: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPADC_BGR_REG</name>
          <description>GPADC Bus Gating Reset Register</description>
          <addressOffset>0x9EC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>GPADC_RST</name>
              <description>GPADC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPADC_GATING</name>
              <description>Gating Clock for GPADC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_24M_CLK_REG</name>
          <description>HDMI_24M Clock Register</description>
          <addressOffset>0xB04</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>HDMI_24M_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  HDMI_24M_CLK = HOSC </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  HDMI_24M_CLK = HOSC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_BGR_REG</name>
          <description>HDMI Bus Gating Reset Register</description>
          <addressOffset>0xB1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30001</resetMask>
          <fields>
            <field>
              <name>HDMI_SUB_RST</name>
              <description>HDMI_SUB Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDMI_MAIN_RST</name>
              <description>HDMI_MAIN Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDMI_GATING</name>
              <description>Gating Clock for HDMI 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_CEC_CLK_REG</name>
          <description>HDMI CEC Clock Register</description>
          <addressOffset>0xB10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC1000000</resetMask>
          <fields>
            <field>
              <name>HDMI_CEC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  HDMI_CEC_CLK = Clock Source. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  HDMI_CEC_CLK = Clock Source.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PERI_GATING</name>
              <description>Gating PERIPLL Clock 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: CLK32K 
1: HDMI_CEC_CLK32K, PLL_PERI(2X)/36621 = 32.768 kHz  1X:/ </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HDMI_CEC_CLK32K</name>
                  <description>HDMI_CEC_CLK32K, PLL_PERI(2X)/36621 = 32.768 kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HSTIMER_BGR_REG</name>
          <description>HSTIMER Bus Gating Reset Register</description>
          <addressOffset>0x73C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>HSTIMER_RST</name>
              <description>HSTIMER Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HSTIMER_GATING</name>
              <description>Gating Clock for HSTIMER 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM0_CLK_REG</name>
          <description>I2S_PCM0_CLK_REG</description>
          <addressOffset>0xA10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>I2S/PCM0_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  I2S/PCM0_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  I2S/PCM0_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO0(4X) 
10: PLL_AUDIO1(DIV2) 
11: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    The value of FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM1_CLK_REG</name>
          <description>I2S_PCM1_CLK_REG</description>
          <addressOffset>0xA14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>I2S/PCM1_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  I2S/PCM1_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  I2S/PCM1_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO0(4X) 
10: PLL_AUDIO1(DIV2) 
11: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1  FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM2_ASRC_CLK_REG</name>
          <description>I2S_PCM2_ASRC_CLK_REG</description>
          <addressOffset>0xA1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>I2S/PCM2_ASRC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  I2S/PCM2_ASRC_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  I2S/PCM2_ASRC_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO0(4X) 
01: PLL_PERI(1X) 
10: PLL_AUDIO1(DIV2) 
11: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M = FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM2_CLK_REG</name>
          <description>I2S_PCM2_CLK_REG</description>
          <addressOffset>0xA18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>I2S/PCM2_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  I2S/PCM2_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  I2S/PCM2_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO0(4X) 
10: PLL_AUDIO1(DIV2) 
11: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1  FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_BGR_REG</name>
          <description>I2S_PCM_BGR_REG</description>
          <addressOffset>0xA20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70007</resetMask>
          <fields>
            <field>
              <name>I2S/PCM2_RST</name>
              <description>I2S/PCM2 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S/PCM1_RST</name>
              <description>I2S/PCM1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S/PCM0_RST</name>
              <description>I2S/PCM0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S/PCM2_GATING</name>
              <description>Gating Clock for I2S/PCM2 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S/PCM1_GATING</name>
              <description>Gating Clock for I2S/PCM1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S/PCM0_GATING</name>
              <description>Gating Clock for I2S/PCM0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_BGR_REG</name>
          <description>IOMMU Bus Gating Reset Register</description>
          <addressOffset>0x7BC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>IOMMU_GATING</name>
              <description>Gating Clock for IOMMU 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IRTX_BGR_REG</name>
          <description>IRTX Bus Gating Reset Register</description>
          <addressOffset>0x9CC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>IRTX_RST</name>
              <description>IRTX Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IRTX_GATING</name>
              <description>Gating Clock for IRTX 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IRTX_CLK_REG</name>
          <description>IRTX Clock Register</description>
          <addressOffset>0x9C0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>IRTX_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  IRTX_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  IRTX_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: HOSC 
1: PLL_PERI(1X) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_BGR_REG</name>
          <description>LEDC Bus Gating Reset Register</description>
          <addressOffset>0xBFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>LEDC_RST</name>
              <description>LEDC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEDC_GATING</name>
              <description>Gating Clock for LEDC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_CLK_REG</name>
          <description>LEDC Clock Register</description>
          <addressOffset>0xBF0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100030F</resetMask>
          <fields>
            <field>
              <name>LDEC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  LEDC_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  LEDC_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
0: HOSC 
1: PLL_PERI(1X) </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_BGR_REG</name>
          <description>LRADC_BGR_REG</description>
          <addressOffset>0xA9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>LRADC_RST</name>
              <description>LRADC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_GATING</name>
              <description>Gating Clock for LRADC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LVDS_BGR_REG</name>
          <description>LVDS Bus Gating Reset Register</description>
          <addressOffset>0xBAC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10000</resetMask>
          <fields>
            <field>
              <name>LVDS0_RST</name>
              <description>LVDS0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MBUS_CLK_REG</name>
          <description>MBUS Clock Register</description>
          <addressOffset>0x540</addressOffset>
          <resetValue>0x40000000</resetValue>
          <resetMask>0x40000000</resetMask>
          <fields>
            <field>
              <name>MBUS_RST</name>
              <description>MBUS Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MBUS_MAT_CLK_GATING_REG</name>
          <description>MBUS Master Clock Gating Register</description>
          <addressOffset>0x804</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xD87</resetMask>
          <fields>
            <field>
              <name>RISC-V_MCLK_EN</name>
              <description>Gating MBUS Clock for RISC-V 
0: Mask 
1: Pass </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>G2D_MCLK_EN</name>
              <description>Gating MBUS Clock for G2D 
0: Mask 
1: Pass </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSI_MCLK_EN</name>
              <description>Gating MBUS Clock for CSI 
0: Mask 
1: Pass </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVIN_MCLK_EN</name>
              <description>Gating MBUS Clock for TVIN 
0: Mask 
1: Pass </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CE_MCLK_EN</name>
              <description>Gating MBUS Clock for CE 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VE_MCLK_EN</name>
              <description>Gating MBUS Clock for VE 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_MCLK_EN</name>
              <description>Gating MBUS Clock for DMA 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MSGBOX_BGR_REG</name>
          <description>MSGBOX Bus Gating Reset Register</description>
          <addressOffset>0x71C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x60006</resetMask>
          <fields>
            <field>
              <name>MSGBOX2_RST</name>
              <description>RISC-V MSGBOX Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSGBOX1_RST</name>
              <description>DSP MSGBOX Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSGBOX2_GATING</name>
              <description>Gating Clock for RISC-V MSGBOX 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSGBOX1_GATING</name>
              <description>Gating Clock for DSP MSGBOX 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_BGR_REG</name>
          <description>OWA Bus Gating Reset Register</description>
          <addressOffset>0xA2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>OWA_RST</name>
              <description>OWA Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OWA_GATING</name>
              <description>Gating Clock for OWA 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CLK_REG</name>
          <description>OWA_TX Clock Register</description>
          <addressOffset>0xA24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700031F</resetMask>
          <fields>
            <field>
              <name>OWA_TX_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  OWA_TX_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  OWA_TX_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO0(1X) 
01: PLL_AUDIO0(4X) 
10: PLL_AUDIO1(DIV2) 
11: PLL_AUDIO1(DIV5) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: /1 
01: /2 
10: /4 
11: /8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PCLK_FAN_REG</name>
          <description>PCLK FANOUT Register</description>
          <addressOffset>0xF38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000001F</resetMask>
          <fields>
            <field>
              <name>PCLK_DIV_EN</name>
              <description>Gating for PCLK 
0: Clock is OFF 
1: Clock is ON  PCLK = APB0_CLK/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  PCLK = APB0_CLK/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCLK_DIV</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO0_BIAS_REG</name>
          <description>PLL_AUDIO0 Bias Register</description>
          <addressOffset>0x378</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO0_CTRL_REG</name>
          <description>PLL_AUDIO0 Control Register</description>
          <addressOffset>0x78</addressOffset>
          <resetValue>0x48145500</resetValue>
          <resetMask>0xF93FFFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable 
0: Disable 
1: Enable  PLL_AUDIO0(4X) = 24MHz*N/M1/M0/P  PLL_AUDIO0(2X) = (24MHz*N/M1/M0)/P/2  PLL_AUDIO0(1X) = (24MHz*N/M1/M0)/P/4  The  working  frequency  range  of  24MHz*N/M0/M1  is  from  180  MHz to 3.0 GHz.  The default frequency of PLL_AUDIO0(1X) is 24.5714 MHz. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_AUDIO0(4X) = 24MHz*N/M1/M0/P  PLL_AUDIO0(2X) = (24MHz*N/M1/M0)/P/2  PLL_AUDIO0(1X) = (24MHz*N/M1/M0)/P/4  The  working  frequency  range  of  24MHz*N/M0/M1  is  from  180  MHz to 3.0 GHz.  The default frequency of PLL_AUDIO0(1X) is 24.5714 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)     </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable  Enable spread spectrum and decimal division. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Enable spread spectrum and decimal division.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_P</name>
              <description>PLL Post-div P  P= PLL_POST_DIV_P +1  PLL_POST_DIV_P is from 0 to 63.   </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M1    M1=PLL_INPUT_DIV2 + 1  PLL_INPUT_DIV2 is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV2</name>
              <description>PLL Output Div M0    M0=PLL_OUTPUT_DIV2 + 1  PLL_OUTPUT_DIV2 is from 0 to 1.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO0_PAT0_CTRL_REG</name>
          <description>PLL_AUDIO0 Pattern0 Control Register</description>
          <addressOffset>0x178</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO0_PAT1_CTRL_REG</name>
          <description>PLL_AUDIO0 Pattern1 Control Register</description>
          <addressOffset>0x17C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO1_BIAS_REG</name>
          <description>PLL_AUDIO1 Bias Register</description>
          <addressOffset>0x380</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO1_CTRL_REG</name>
          <description>PLL_AUDIO1 Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x48417F00</resetValue>
          <resetMask>0xF977FFE2</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable 
0: Disable 
1: Enable  PLL_AUDIO1 = 24MHz*N/M  PLL_AUDIO1(DIV2) = 24MHz*N/M/P0  PLL_AUDIO1(DIV5) = 24MHz*N/M/P1  The working frequency range of 24 MHz/M*N is from 180 MHz to  3.5 GHz.  The default frequency of PLL_AUDIO1 is 3072 MHz.  The default frequency of PLL_AUDIO1(DIV2) is 1536 MHz.  The default frequency of PLL_AUDIO1(DIV5) is 614.4 MHz (24.576  MHz*25). </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_AUDIO1 = 24MHz*N/M  PLL_AUDIO1(DIV2) = 24MHz*N/M/P0  PLL_AUDIO1(DIV5) = 24MHz*N/M/P1  The working frequency range of 24 MHz/M*N is from 180 MHz to  3.5 GHz.  The default frequency of PLL_AUDIO1 is 3072 MHz.  The default frequency of PLL_AUDIO1(DIV2) is 1536 MHz.  The default frequency of PLL_AUDIO1(DIV5) is 614.4 MHz (24.576  MHz*25).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)     </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>0: Disable 
1: Enable  Enable spread spectrum and decimal division. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Enable spread spectrum and decimal division.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_P1</name>
              <description>PLL Output Div P1    P1=PLL_OUTPUT_DIV_P1 + 1  PLL_OUTPUT_DIV_P1 is from 0 to 7. </description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_P0</name>
              <description>PLL Output Div P0    P0=PLL_OUTPUT_DIV_P0 + 1  PLL_OUTPUT_DIV_P0 is from 0 to 7. </description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M    M=PLL_INPUT_DIV_M + 1  PLL_INPUT_DIV_M is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO1_PAT0_CTRL_REG</name>
          <description>PLL_AUDIO1 Pattern0 Control Register</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO1_PAT1_CTRL_REG</name>
          <description>PLL_AUDIO1 Pattern1 Control Register</description>
          <addressOffset>0x184</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPU_BIAS_REG</name>
          <description>PLL_CPU Bias Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x80100000</resetValue>
          <resetMask>0x801F0000</resetMask>
          <fields>
            <field>
              <name>PLL_VCO_RST_IN</name>
              <description>VCO reset in </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_CP</name>
              <description>PLL current bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPU_CTRL_REG</name>
          <description>PLL_CPU Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x4A001000</resetValue>
          <resetMask>0xFF00FFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable 
0: Disable 
1: Enable  PLL_CPU= InputFreq*N.   </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_CPU= InputFreq*N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock Status 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of the PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of the PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_TIME</name>
              <description>PLL Lock Time  The  bit  indicates  the  step  amplitude  from  one  frequency  to  another.   </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_M</name>
              <description>PLL_M    M = PLL_FACTOR_M + 1    PLL_FACTOR_M is from 0 to 3.     </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPU_TUN_REG</name>
          <description>PLL_CPU Tuning Register</description>
          <addressOffset>0x400</addressOffset>
          <resetValue>0x44404000</resetValue>
          <resetMask>0x777FFFFF</resetMask>
          <fields>
            <field>
              <name>PLL_VCO</name>
              <description>VCO range control </description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_VCO_GAIN</name>
              <description>KVCO gain control </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_CNT_INT</name>
              <description>Counter initial control </description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_REG_OD</name>
              <description>PLL-REG-OD0 for verify </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_B_IN</name>
              <description>PLL-B-IN [6:0] for verify </description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_REG_OD1</name>
              <description>PLL-REG-OD1 for verify </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_B_OUT</name>
              <description>PLL-B-OUT [6:0] for verify   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR_BIAS_REG</name>
          <description>PLL_DDR Bias Register</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR_CTRL_REG</name>
          <description>PLL_DDR Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x48002301</resetValue>
          <resetMask>0xF900FFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>0: Disable 
1: Enable  PLL_DDR = InputFreq*N/M1/M0.   </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_DDR = InputFreq*N/M1/M0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO ENABLE 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of the PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of the PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M1    M1=PLL_INPUT_DIV2 + 1  PLL_INPUT_DIV2 is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV2</name>
              <description>PLL Output Div M0  M0=PLL_OUTPUT_DIV2 + 1  PLL_OUTPUT_DIV2 is from 0 to 1.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR_PAT0_CTRL_REG</name>
          <description>PLL_DDR Pattern0 Control Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR_PAT1_CTRL_REG</name>
          <description>PLL_DDR Pattern1 Control Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_LOCK_DBG_CTRL_REG</name>
          <description>PLL Lock Debug Control Register</description>
          <addressOffset>0xF04</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80700000</resetMask>
          <fields>
            <field>
              <name>PLL_LOCK_FLAG_EN</name>
              <description>Debug Enable 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_FLAG_SEL</name>
              <description>Debug Select 
000: PLL_CPUX 
001: PLL_DDR 
010: PLL_PERI(2X) 
011: PLL_VIDEO0(4X) 
100: PLL_VIDEO1(4X) 
101: PLL_VE 
110: PLL_AUDIO0 
111: PLL_AUDIO1  Others: / </description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_CPUX</name>
                  <description>PLL_CPUX</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR</name>
                  <description>PLL_DDR</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VE</name>
                  <description>PLL_VE</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0</name>
                  <description>PLL_AUDIO0</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1</name>
                  <description>PLL_AUDIO1</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI_BIAS_REG</name>
          <description>PLL_PERI Bias Register</description>
          <addressOffset>0x320</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI_CTRL_REG</name>
          <description>PLL_PERI Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x48216300</resetValue>
          <resetMask>0xF977FFE2</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable   
0: Disable 
1: Enable  PLL_PERI(2X) = 24 MHz*N/M/P0  PLL_PERI(1X) = 24 MHz*N/M/P0/2  PLL_PERI(800M) = 24 MHz*N/M/P1.  When  the  crystal  oscillator  is  24  MHz,  the  default  frequency  of  PLL_PERI(2X) is 1.2 GHz, the default frequency of PLL_PERI(1X) is  600  MHz,  and  the  default  frequency  of  PLL_PERI(800M)  is  800  MHz. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_PERI(2X) = 24 MHz*N/M/P0  PLL_PERI(1X) = 24 MHz*N/M/P0/2  PLL_PERI(800M) = 24 MHz*N/M/P1.  When  the  crystal  oscillator  is  24  MHz,  the  default  frequency  of  PLL_PERI(2X) is 1.2 GHz, the default frequency of PLL_PERI(1X) is  600  MHz,  and  the  default  frequency  of  PLL_PERI(800M)  is  800  MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable  Enable spread spectrum and decimal division. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Enable spread spectrum and decimal division.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_P1</name>
              <description>PLL Output Div P1  P1=PLL_OUTPUT_DIV_P1 + 1  PLL_OUTPUT_DIV_P1 is from 0 to 7. </description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_P0</name>
              <description>PLL Output Div P0    P0=PLL_OUTPUT_DIV_P0 + 1  PLL_OUTPUT_DIV_P0 is from 0 to 7. </description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M  M1=PLL_INPUT_DIV2 + 1  PLL_INPUT_DIV2 is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI_PAT0_CTRL_REG</name>
          <description>PLL_PERI Pattern0 Control Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI_PAT1_CTRL_REG</name>
          <description>PLL_PERI Pattern1 Control Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_BIAS_REG</name>
          <description>PLL_VE Bias Register</description>
          <addressOffset>0x358</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_CTRL_REG</name>
          <description>PLL_VE Control Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x48002301</resetValue>
          <resetMask>0xF900FFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable   
0: Disable 
1: Enable  PLL_VE = InputFreq*N/M1/M0.  When the HOSC is 24 MHz, the default frequency of PLL_VE is 432  MHz. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  PLL_VE = InputFreq*N/M1/M0.  When the HOSC is 24 MHz, the default frequency of PLL_VE is 432  MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M1    M1=PLL_INPUT_DIV2 + 1  PLL_INPUT_DIV2 is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV2</name>
              <description>PLL Output Div M0    M0=PLL_OUTPUT_DIV2 + 1  PLL_OUTPUT_DIV2 is from 0 to 1.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_PAT0_CTRL_REG</name>
          <description>PLL_VE Pattern0 Control Register</description>
          <addressOffset>0x158</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_PAT1_CTRL_REG</name>
          <description>PLL_VE Pattern1 Control Register</description>
          <addressOffset>0x15C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_BIAS_REG</name>
          <description>PLL_VIDEO0 Bias Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_CTRL_REG</name>
          <description>PLL_VIDEO0 Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x48006203</resetValue>
          <resetMask>0xF900FFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable   
0: Disable 
1: Enable  For application,  PLL_VIDEO0(4X)=InputFreq *N/M.  PLL_VIDEO0(2X)= InputFreq *N/M/2.  PLL_VIDEO0(1X)= InputFreq *N/M/4.  When  the  HOSC  is  24  MHz,  the  default  frequency  of  PLL_VIDEO0(4X) is 1188 MHz. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  For application,  PLL_VIDEO0(4X)=InputFreq *N/M.  PLL_VIDEO0(2X)= InputFreq *N/M/2.  PLL_VIDEO0(1X)= InputFreq *N/M/4.  When  the  HOSC  is  24  MHz,  the  default  frequency  of  PLL_VIDEO0(4X) is 1188 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_N</name>
              <description>PLL N  N= PLL_N +1  PLL_N is from 0 to 254.  In application, PLL_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M    M1=PLL_INPUT_DIV_M + 1  PLL_INPUT_DIV_M is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV2</name>
              <description>PLL Output Div D (The factor is only for testing)    M0=PLL_OUTPUT_DIV_D + 1  PLL_OUTPUT_DIV_D is from 0 to 1.  For test, PLL_VIDEO0(4X) =24MHz*N/M/D   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT0_CTRL_REG</name>
          <description>PLL_VIDEO0 Pattern0 Control Register</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT1_CTRL_REG</name>
          <description>PLL_VIDEO0 Pattern1 Control Register</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_BIAS_REG</name>
          <description>PLL_VIDEO1 Bias Register</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_CP</name>
              <description>PLL bias control </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_CTRL_REG</name>
          <description>PLL_VIDEO1 Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x48006203</resetValue>
          <resetMask>0xF900FFE3</resetMask>
          <fields>
            <field>
              <name>PLL_EN</name>
              <description>PLL Enable   
0: Disable 
1: Enable  For application,  PLL_VIDEO1(4X)=InputFreq *N/M.  PLL_VIDEO1(2X)= InputFreq *N/M/2.  PLL_VIDEO1(1X)= InputFreq *N/M/4.  When  the  HOSC  is  24  MHz,  the  default  frequency  of  PLL_VIDEO1(4X) is 1188 MHz. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  For application,  PLL_VIDEO1(4X)=InputFreq *N/M.  PLL_VIDEO1(2X)= InputFreq *N/M/2.  PLL_VIDEO1(1X)= InputFreq *N/M/4.  When  the  HOSC  is  24  MHz,  the  default  frequency  of  PLL_VIDEO1(4X) is 1188 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LDO_EN</name>
              <description>LDO Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable   
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>PLL Lock 
0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_GATE</name>
              <description>PLL Output Gating Enable 
0: Disable 
1: Enable  The bit is used to control the output enable of PLL. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_EN</name>
              <description>PLL SDM Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL FACTOR N  N= PLL_FACTOR_N +1  PLL_FACTOR_N is from 0 to 254.  In application, PLL_FACTOR_N shall be more than or equal to 12. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_UNLOCK_MDSEL</name>
              <description>PLL Unlock Level   
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles  1X: 20-30 Clock Cycles </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_LOCK_MDSEL</name>
              <description>PLL Lock Level   
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_INPUT_DIV2</name>
              <description>PLL Input Div M    M1=PLL_INPUT_DIV_M + 1  PLL_INPUT_DIV_M is from 0 to 1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV2</name>
              <description>PLL Output Div D.(The factor is only for testing)    M0=PLL_OUTPUT_DIV_D + 1  PLL_OUTPUT_DIV_D is from 0 to 1.  For test, PLL_VIDEO1(4X) =24MHz*N/M/D   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT0_CTRL_REG</name>
          <description>PLL_VIDEO1 Pattern0 Control Register</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1-bit) 
11: Triangular(n-bit) </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1_bit_closingparen_</name>
                  <description>Triangular(1-bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n_bit_closingparen_</name>
                  <description>Triangular(n-bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step </description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz   </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz </description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT1_CTRL_REG</name>
          <description>PLL_VIDEO1 Pattern1 Control Register</description>
          <addressOffset>0x14C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description>Dither Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description>Fraction Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description>Fraction In   </description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM_BGR_REG</name>
          <description>PWM Bus Gating Reset Register</description>
          <addressOffset>0x7AC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>PWM_RST</name>
              <description>PWM Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_GATING</name>
              <description>Gating Clock for PWM 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RISC_V_CFG_BGR_REG</name>
          <description>RISC_V_CFG_BGR_REG</description>
          <addressOffset>0xD0C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>RISC-V_CFG_RST</name>
              <description>RISC-V Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RISC-V_CFG_GATING</name>
              <description>Gating Clock for RISC-V 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RISC_V_CLK_REG</name>
          <description>RISC_V_CLK_REG</description>
          <addressOffset>0xD00</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0x700031F</resetMask>
          <fields>
            <field>
              <name>RISC-V_CLK_SEL</name>
              <description>Clock Source Select   
000: HOSC 
001: CLK32K 
010: CLK16M_RC 
011: PLL_PERI(800M) 
100: PLL_PERI(1X) 
101: PLL_CPU 
110: PLL_AUDIO1(DIV2)  RISC-V Clock = Clock Source/M.  RISC-V_AXI Clock = RISC-V Clock/N. </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK32K</name>
                  <description>CLK32K</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK16M_RC</name>
                  <description>CLK16M_RC</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_800M_closingparen_</name>
                  <description>PLL_PERI(800M)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_CPU</name>
                  <description>PLL_CPU</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)  RISC-V Clock = Clock Source/M.  RISC-V_AXI Clock = RISC-V Clock/N.</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RISC-V_AXI_DIV_CFG</name>
              <description>Factor N  N = FACTOR_N +1    FACTOR_N is from 1 to 3.   </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RISC-V_DIV_CFG</name>
              <description>Factor M  M = FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISC_V_GATING_REG</name>
          <description>RISC_V_GATING_REG</description>
          <addressOffset>0xD04</addressOffset>
          <resetValue>0x80000000</resetValue>
          <resetMask>0x8000FFFF</resetMask>
          <fields>
            <field>
              <name>RISC-V_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RISC-V_GATING_FIELD</name>
              <description>If RISC-V_gating_field == 16&#8217;h16AA, the bit 31 can be configured.   </description>
              <bitRange>[15:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC0_CLK_REG</name>
          <description>SMHC0 Clock Register</description>
          <addressOffset>0x830</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SMHC0_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  SMHC0_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SMHC0_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_PERI(2X) 
011: PLL_AUDIO1(DIV2)  Others: Reserved </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M = FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC1_CLK_REG</name>
          <description>SMHC1 Clock Register</description>
          <addressOffset>0x834</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SMHC1_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  SCLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_PERI(2X) 
011: PLL_AUDIO1(DIV2)  Others: Reserved </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC2_CLK_REG</name>
          <description>SMHC2 Clock Register</description>
          <addressOffset>0x838</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SMHC2_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  SCLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_PERI(2X) 
011: PLL_PERI(800M) 
100: PLL_AUDIO1(DIV2)  Others: Reserved </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_800M_closingparen_</name>
                  <description>PLL_PERI(800M)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BGR_REG</name>
          <description>SMHC Bus Gating Reset Register</description>
          <addressOffset>0x84C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70007</resetMask>
          <fields>
            <field>
              <name>SMHC2_RST</name>
              <description>SMHC2 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC1_RST</name>
              <description>SMHC1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC0_RST</name>
              <description>SMHC0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC2_GATING</name>
              <description>Gating Clock for SMHC2 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC1_GATING</name>
              <description>Gating Clock for SMHC1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC0_GATING</name>
              <description>Gating Clock for SMHC0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI0_CLK_REG</name>
          <description>SPI0 Clock Register</description>
          <addressOffset>0x940</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SPI0_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  SCLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_PERI(2X) 
011: PLL_AUDIO1(DIV2) 
100: PLL_AUDIO1(DIV5)  Others: Reserved </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV5_closingparen_</name>
                  <description>PLL_AUDIO1(DIV5)</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI1_CLK_REG</name>
          <description>SPI1 Clock Register</description>
          <addressOffset>0x944</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON  SCLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select   
000: HOSC 
001: PLL_PERI(1X) 
010: PLL_PERI(2X) 
011: PLL_AUDIO1(DIV2) 
100: PLL_AUDIO1(DIV5)  Others: / </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV5_closingparen_</name>
                  <description>PLL_AUDIO1(DIV5)</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPINLOCK_BGR_REG</name>
          <description>SPINLOCK Bus Gating Reset Register</description>
          <addressOffset>0x72C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>SPINLOCK_RST</name>
              <description>SPINLOCK Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPINLOCK_GATING</name>
              <description>Gating Clock for SPINLOCK 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BGR_REG</name>
          <description>SPI Bus Gating Reset Register</description>
          <addressOffset>0x96C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>SPI1_RST</name>
              <description>SPI1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI0_RST</name>
              <description>SPI0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI1_GATING</name>
              <description>Gating Clock for SPI1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI0_GATING</name>
              <description>Gating Clock for SPI0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TCONLCD_BGR_REG</name>
          <description>TCONLCD Bus Gating Reset Register</description>
          <addressOffset>0xB7C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>TCONLCD_RST</name>
              <description>TCON LCD Reset 
0: Assert 
1: DE-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>DE-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TCONLCD_GATING</name>
              <description>Gating Clock for TCON LCD 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TCONLCD_CLK_REG</name>
          <description>TCONLCD Clock Register</description>
          <addressOffset>0xB60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>TCONLCD_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  TCONLCD_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  TCONLCD_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: PLL_PERI(2X) 
101: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1.  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TCONTV_BGR_REG</name>
          <description>TCONTV Bus Gating Reset Register</description>
          <addressOffset>0xB9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>TCONTV_RST</name>
              <description>TCONTV Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TCONTV_GATING</name>
              <description>Gating Clock for TCONTV 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TCONTV_CLK_REG</name>
          <description>TCONTV Clock Register</description>
          <addressOffset>0xB80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>TCONTV_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  TCONTV_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  TCONTV_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: PLL_PERI(2X) 
101: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1  FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_BGR_REG</name>
          <description>THS Bus Gating Reset Register</description>
          <addressOffset>0x9FC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>THS_RST</name>
              <description>THS Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>THS_GATING</name>
              <description>Gating Clock for THS 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TPADC_BGR_REG</name>
          <description>TPADC Bus Gating Reset Register</description>
          <addressOffset>0xC5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>TPADC_RST</name>
              <description>TPADC Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TPADC_GATING</name>
              <description>Gating Clock for TPADC 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TPADC_CLK_REG</name>
          <description>TPADC Clock Register</description>
          <addressOffset>0xC50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x87000000</resetMask>
          <fields>
            <field>
              <name>TPADC_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  TPADC_CLK = Clock Source. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  TPADC_CLK = Clock Source.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_AUDIO0(1X) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO0_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_BGR_REG</name>
          <description>TVD Bus Gating Reset Register</description>
          <addressOffset>0xBDC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>TVD_RST</name>
              <description>TVD Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVD_TOP_RST</name>
              <description>TVD_TOP Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVD_GATING</name>
              <description>Gating Clock for TVD 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVD_TOP_GATING</name>
              <description>Gating Clock for TVD_TOP 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_CLK_REG</name>
          <description>TVD Clock Register</description>
          <addressOffset>0xBC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700001F</resetMask>
          <fields>
            <field>
              <name>TVD_CLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON  TVD_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  TVD_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: HOSC 
001: PLL_VIDEO0(1X) 
010: PLL_VIDEO1(1X) 
011: PLL_PERI(1X) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI(1X)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_BGR_REG</name>
          <description>TVE Bus Gating Reset Register</description>
          <addressOffset>0xBBC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>TVE_RST</name>
              <description>TVE Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_TOP_RST</name>
              <description>TVE_TOP Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_GATING</name>
              <description>Gating Clock for TVE 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_TOP_GATING</name>
              <description>Gating Clock for TVE_TOP 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_CLK_REG</name>
          <description>TVE Clock Register</description>
          <addressOffset>0xBB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>TVE_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  TVE_CLK = Clock Source/M/N. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  TVE_CLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: PLL_PERI(2X) 
101: PLL_AUDIO1(DIV2) </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO1_openingparen_DIV2_closingparen_</name>
                  <description>PLL_AUDIO1(DIV2)</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N   
00: 1 
01: 2 
10: 4 
11: 8 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M    M= FACTOR_M +1    FACTOR_M is from 0 to 15.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_BGR_REG</name>
          <description>TWI Bus Gating Reset Register</description>
          <addressOffset>0x91C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000F</resetMask>
          <fields>
            <field>
              <name>TWI3_RST</name>
              <description>TWI3 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI2_RST</name>
              <description>TWI2 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI1_RST</name>
              <description>TWI1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI0_RST</name>
              <description>TWI0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI3_GATING</name>
              <description>Gating Clock for TWI3 
0: Mask 
1: Pass </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI2_GATING</name>
              <description>Gating Clock for TWI2 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI1_GATING</name>
              <description>Gating Clock for TWI1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI0_GATING</name>
              <description>Gating Clock for TWI0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_BGR_REG</name>
          <description>UART Bus Gating Reset Register</description>
          <addressOffset>0x90C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F003F</resetMask>
          <fields>
            <field>
              <name>UART5_RST</name>
              <description>UART5 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART4_RST</name>
              <description>UART4 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART3_RST</name>
              <description>UART3 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART2_RST</name>
              <description>UART2 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART1_RST</name>
              <description>UART1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART0_RST</name>
              <description>UART0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART5_GATING</name>
              <description>Gating Clock for UART5 
0: Mask 
1: Pass </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART4_GATING</name>
              <description>Gating Clock for UART4 
0: Mask 
1: Pass </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART3_GATING</name>
              <description>Gating Clock for UART3 
0: Mask 
1: Pass </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART2_GATING</name>
              <description>Gating Clock for UART2 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART1_GATING</name>
              <description>Gating Clock for UART1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART0_GATING</name>
              <description>Gating Clock for UART0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB0_CLK_REG</name>
          <description>USB0 Clock Register</description>
          <addressOffset>0xA70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC3000000</resetMask>
          <fields>
            <field>
              <name>USB0_CLKEN</name>
              <description>Gating Special Clock for OHCI0 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY0_RSTN</name>
              <description>USB PHY0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB0_CLK12M_SEL</name>
              <description>OHCI0 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: RTC_32K 
11: / </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB1_CLK_REG</name>
          <description>USB1 Clock Register</description>
          <addressOffset>0xA74</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC3000000</resetMask>
          <fields>
            <field>
              <name>USB1_CLKEN</name>
              <description>Gating Special Clock for OHCI1 
0: Clock is OFF 
1: Clock is ON </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY1_RSTN</name>
              <description>USB PHY1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB1_CLK12M_SEL</name>
              <description>OHCI0 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: RTC_32K 
11: / </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_BGR_REG</name>
          <description>USB Bus Gating Reset Register</description>
          <addressOffset>0xA8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1330133</resetMask>
          <fields>
            <field>
              <name>USBDRD0_RST</name>
              <description>USBDRD0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI1_RST</name>
              <description>USBEHCI1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI0_RST</name>
              <description>USBEHCI0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI1_RST</name>
              <description>USBOHCI1 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI0_RST</name>
              <description>USBOHCI0 Reset 
0: Assert 
1: De-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBDRD0_GATING</name>
              <description>Gating Clock for USBDRD0 
0: Mask 
1: Pass </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI1_GATING</name>
              <description>Gating Clock for USBEHCI1 
0: Mask 
1: Pass </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI0_GATING</name>
              <description>Gating Clock for USBEHCI0 
0: Mask 
1: Pass </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI1_GATING</name>
              <description>Gating Clock for USBOHCI1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI0_GATING</name>
              <description>Gating Clock for USBOHCI0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VE_BGR_REG</name>
          <description>VE Bus Gating Reset Register</description>
          <addressOffset>0x69C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>VE_RST</name>
              <description>VE Reset for VE_PROT 
0: Assert 
1: DE-assert </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>DE-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VE_GATING</name>
              <description>Gating Clock for VE_PROT 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VE_CLK_REG</name>
          <description>VE Clock Register</description>
          <addressOffset>0x690</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100001F</resetMask>
          <fields>
            <field>
              <name>VE_CLK_GATING</name>
              <description>Gating Clock 
0: Clock is OFF 
1: Clock is ON  VE_CLK = Clock Source/M. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON  VE_CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_VE 
1: PLL_PERI(2X) </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VE</name>
                  <description>PLL_VE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI(2X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M  M= FACTOR_M +1    FACTOR_M is from 0 to 31.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S/PCM0</name>
      <description>I2S/PCM0</description>
      <groupName>generic</groupName>
      <baseAddress>0x2032000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>ASRCEN</name>
          <description>ASRCEN</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ASRC</name>
              <description>Function Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ASRCFIFOSTAT</name>
          <description>ASRC FIFO Level Status Register</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>ASRC_RX_FIFO_FULL_LEVAL</name>
              <description>ASRC RXFIFO Full Level  The manually-configured FIFO fill level for the ratio value of the  received data.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ASRCMANCFG</name>
          <description>ASRC Manual Ratio Configuration Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ASRC_RATIO_MANUAL_EN</name>
              <description>Manual Configuration of ASRC Ratio Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASRC_RATIO_VALUE_MANUAL_CFG</name>
              <description>ASRC Ratio Value Manual Configure  The ratio value is an unsigned 26-bit number and uses 4.22 data  format, which means there are 4 bits to the left of the decimal  point and 22 bits to the right of the decimal point.   </description>
              <bitRange>[25:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ASRCMBISTCFG</name>
          <description>ASRC MBIST Test Configuration Register</description>
          <addressOffset>0x9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>ASRC_RAM_BIST_EN</name>
              <description>ASRC RAM BIST Enable  Enable the RAM BIST. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASRC_ROM_BIST_EN</name>
              <description>ASRC ROM BIST Enable  Enable the ROM BIST. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ASRCMBISTSTA</name>
          <description>ASRCMBISTSTA</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0x700FF</resetMask>
          <fields>
            <field>
              <name>ROM_BIST_ERROR_XOR</name>
              <description>ROM BIST error xor </description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ROM_BIST_ERROR_SUM</name>
              <description>ROM BIST error sum </description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ROM_BUSY_STATUS</name>
              <description>ROM BUSY STATUS 
1: ROM busy 
0: ROM idle </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ROM</name>
                  <description>ROM busy</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ROM_idle</name>
                  <description>ROM idle</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAM_BIST_ERR_STATUS</name>
              <description>RAM BIST error status 
1: Error 
0: No effect </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Error</name>
                  <description>Error</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAM_BIST_ERROR_PATTERN</name>
              <description>RAM BIST error pattern </description>
              <bitRange>[6:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RAM_BIST_ERROR_CYCLE</name>
              <description>RAM BIST error cycle </description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RAM_STOP_STATUS</name>
              <description>RAM stop status 
1: Stop 
0: Running </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Running</name>
                  <description>Running</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAM_BUSY_STATUS</name>
              <description>RAM busy status 
1: RAM busy 
0: RAM idle       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM</name>
                  <description>RAM busy</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_idle</name>
                  <description>RAM idle</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ASRCRATIOSTAT</name>
          <description>ASRC Status Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x400000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ASRC_BUF_OVERFLOW_STA</name>
              <description>ASRC Receive Data Buffer Overflow State  It can control the mute with lock. 
0: No overflow 
1: Overflow </description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_overflow</name>
                  <description>No overflow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Overflow</name>
                  <description>Overflow</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADAPT_COMPUT_LOCK</name>
              <description>Adaptive Ratio Computational Lock 
0: Unlocked 
1: Locked </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADAPT_COMPUT_VALUE</name>
              <description>Adaptive Ratio Computational Value   </description>
              <bitRange>[25:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FsinEXTCFG</name>
          <description>ASRC Input Sample Pulse Extend Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EXTEND_ENABLE</name>
              <description>Extend Enable 
0: Disabled 
1: Enabled  Enable the bit when using ASRC. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled  Enable the bit when using ASRC.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_CHCFG</name>
          <description>I2S_PCM_CHCFG</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>TX_SLOT_HIZ</name>
              <description>0: Normal mode for the last half-cycle of BCLK in the slot 
1: Turn to Hi-Z state for the last half-cycle of BCLK in the slot </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode for the last half-cycle of BCLK in the slot</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Turn</name>
                  <description>Turn to Hi-Z state for the last half-cycle of BCLK in the slot</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_STATE</name>
              <description>0: Transfer level 0 in non-transferring slot 
1: Turn to Hi-Z State (TDM) in non-transferring slot </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transfer_level</name>
                  <description>Transfer level 0 in non-transferring slot</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Turn</name>
                  <description>Turn to Hi-Z State (TDM) in non-transferring slot</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_SLOT_NUM</name>
              <description>RX Channel/Slot number between CPU/DMA and RXFIFO 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_SLOT_NUM</name>
              <description>TX Channel/Slot number between CPU/DMA and TXFIFO 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ...  1111:16 channels or slots   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_CLKD</name>
          <description>I2S_PCM_CLKD</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>MCLKO_EN</name>
              <description>0: Disable MCLK Output 
1: Enable MCLK Output  Note: Whether in slave or master mode, when this bit is set to  &#8216;1&#8217;, MCLK should be output. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable MCLK Output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable MCLK Output  Note: Whether in slave or master mode, when this bit is set to  &#8216;1&#8217;, MCLK should be output.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCLKDIV</name>
              <description>BCLK Divide Ratio from PLL_AUDIO 
0000: Reserved 
0001: Divide by 1 
0010: Divide by 2 
0011: Divide by 4 
0100: Divide by 6 
0101: Divide by 8 
0110: Divide by 12 
0111: Divide by 16 
1000: Divide by 24 
1001: Divide by 32 
1010: Divide by 48 
1011: Divide by 64 
1100: Divide by 96 
1101: Divide by 128 
1110: Divide by 176 
1111: Divide by 192 </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Divide_by_1</name>
                  <description>Divide by 1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_2</name>
                  <description>Divide by 2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_4</name>
                  <description>Divide by 4</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_6</name>
                  <description>Divide by 6</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_8</name>
                  <description>Divide by 8</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_12</name>
                  <description>Divide by 12</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_16</name>
                  <description>Divide by 16</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_24</name>
                  <description>Divide by 24</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_32</name>
                  <description>Divide by 32</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_48</name>
                  <description>Divide by 48</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_64</name>
                  <description>Divide by 64</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_96</name>
                  <description>Divide by 96</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_128</name>
                  <description>Divide by 128</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_176</name>
                  <description>Divide by 176</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_192</name>
                  <description>Divide by 192</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCLKDIV</name>
              <description>MCLK Divide Ratio from PLL_AUDIO 
0000: Reserved 
0001: Divide by 1 
0010: Divide by 2 
0011: Divide by 4 
0100: Divide by 6 
0101: Divide by 8 
0110: Divide by 12 
0111: Divide by 16 
1000: Divide by 24 
1001: Divide by 32 
1010: Divide by 48 
1011: Divide by 64 
1100: Divide by 96 
1101: Divide by 128 
1110: Divide by 176 
1111: Divide by 192   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Divide_by_1</name>
                  <description>Divide by 1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_2</name>
                  <description>Divide by 2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_4</name>
                  <description>Divide by 4</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_6</name>
                  <description>Divide by 6</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_8</name>
                  <description>Divide by 8</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_12</name>
                  <description>Divide by 12</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_16</name>
                  <description>Divide by 16</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_24</name>
                  <description>Divide by 24</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_32</name>
                  <description>Divide by 32</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_48</name>
                  <description>Divide by 48</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_64</name>
                  <description>Divide by 64</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_96</name>
                  <description>Divide by 96</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_128</name>
                  <description>Divide by 128</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_176</name>
                  <description>Divide by 176</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_192</name>
                  <description>Divide by 192</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_CTL</name>
          <description>I2S_PCM_CTL</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x60000</resetValue>
          <resetMask>0x360F7F</resetMask>
          <fields>
            <field>
              <name>RX_SYNC_EN_START</name>
              <description>The bit takes effect only when RX_SYNC_EN is set to 1.  I2S0/I2S1/I2S2 Synchronize Enable Start.     
0: Disabled 
1: Enabled </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_SYNC_EN</name>
              <description>I2S RX Synchronize Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCLK_OUT</name>
              <description>Bit Clock Direction Select 
0: Input 
1: Output </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Input</name>
                  <description>Input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Output</name>
                  <description>Output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRCK_OUT</name>
              <description>LRCK Direction Select 
0: Input 
1: Output </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Input</name>
                  <description>Input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Output</name>
                  <description>Output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DOUT3_EN</name>
              <description>Data3 Output Enable 
0: Disabled, Hi-Z State 
1: Enabled </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled, Hi-Z State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DOUT2_EN</name>
              <description>Data2 Output Enable 
0: Disabled, Hi-Z State 
1: Enabled </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled, Hi-Z State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DOUT1_EN</name>
              <description>Data1 Output Enable 
0: Disabled, Hi-Z State 
1: Enabled </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled, Hi-Z State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DOUT0_EN</name>
              <description>Data0 Output Enable 
0: Disabled, Hi-Z State 
1: Enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled, Hi-Z State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT_MUTE</name>
              <description>Data Output Mute Enable 
0: Normal Transfer 
1: Force DOUT to output 0 </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Transfer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Force</name>
                  <description>Force DOUT to output 0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE_SEL</name>
              <description>Mode Selection 
00: PCM Mode (offset 0: Long Frame; offset 1: Short Frame) 
01: Left Mode (offset 0: LJ Mode; offset 1: I2S Mode) 
10: Right-Justified Mode 
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PCM</name>
                  <description>PCM Mode (offset 0: Long Frame; offset 1: Short Frame)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Left</name>
                  <description>Left Mode (offset 0: LJ Mode; offset 1: I2S Mode)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>right_Justified</name>
                  <description>Right-Justified Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loopback Test 
0: Normal Mode 
1: Loopback Test  When set to &#8216;1&#8217;, the bit indicates that the DOUT is connected to  the DIN. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback Test  When set to &#8216;1&#8217;, the bit indicates that the DOUT is connected to  the DIN.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEN</name>
              <description>Transmitter Block Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXEN</name>
              <description>Receiver Block Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEN</name>
              <description>Globe Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_FCTL</name>
          <description>I2S_PCM_FCTL</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x400F0</resetValue>
          <resetMask>0x8307F3F7</resetMask>
          <fields>
            <field>
              <name>HUB_EN</name>
              <description>Audio Hub Enable  The bit takes effect only when TXEN is set to 1.  I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.     
0: Disabled 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FTX</name>
              <description>Write &#8216;1&#8217; to flush TXFIFO, self clear to &#8216;0&#8217;. </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRX</name>
              <description>Write &#8216;1&#8217; to flush RXFIFO, self clear to &#8216;0&#8217;. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXTL</name>
              <description>TXFIFO Empty Trigger Level  Interrupt  and  DMA  request  trigger  level  for  TXFIFO  normal  condition.  Trigger Level = TXTL </description>
              <bitRange>[18:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXTL</name>
              <description>RXFIFO Trigger Level  Interrupt  and  DMA  request  trigger  level  for  RXFIFO  normal  condition.  Trigger Level = RXTL + 1 </description>
              <bitRange>[9:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIM</name>
              <description>TXFIFO Input Mode (Mode 0, 1) 
0: Valid data at the MSB of TXFIFO register 
1: Valid data at the LSB of TXFIFO register  Example for 20-bit transmitted audio sample:  Mode 0: TXFIFO[31:0] = {APB_WDATA[31:12], 12&#8217;h0}  Mode 1: TXFIFO[31:0] = {APB_WDATA[19:0], 12&#8217;h0} </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Valid_data_at_the_MSB</name>
                  <description>Valid data at the MSB of TXFIFO register</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid_data_at_the_LSB</name>
                  <description>Valid data at the LSB of TXFIFO register  Example for 20-bit transmitted audio sample:  Mode 0: TXFIFO[31:0] = {APB_WDATA[31:12], 12&#8217;h0}  Mode 1: TXFIFO[31:0] = {APB_WDATA[19:0], 12&#8217;h0}</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOM</name>
              <description>RXFIFO Output Mode (Mode 0, 1, 2, 3) 
00: Expanding &#8216;0&#8217; at LSB of RXFIFO register 
01:  Expanding  received  sample  sign  bit  at  MSB  of  RXFIFO  register 
10:  Truncating  received  samples  at  high  half-word  of  RXFIFO  register and low half-word of RXFIFO register is filled by &#8216;0&#8217; 
11:  Truncating  received  samples  at  low  half-word  of  RXFIFO  register and high half-word of RXFIFO register is expanded by  its sign bit  Example for 20-bit received audio sample:  Mode 0: APB_RDATA[31:0] = {RXFIFO[31:12], 12&#8217;h0}  Mode 1: APB_RDATA[31:0] = {12{RXFIFO[31]}, RXFIFO[31:12]}  Mode 2: APB_RDATA [31:0] = {RXFIFO[31:16], 16&#8217;h0}  Mode 3: APB_RDATA[31:0] = {16{RXFIFO[31], RXFIFO[31:16]}   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Expanding__quote_0_quote__at_LSB_of</name>
                  <description>Expanding &#8216;0&#8217; at LSB of RXFIFO register</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Expanding_received_sample_sign_bit</name>
                  <description>Expanding  received  sample  sign  bit  at  MSB  of  RXFIFO  register</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Truncating_received_samples_at_high</name>
                  <description>Truncating  received  samples  at  high  half-word  of  RXFIFO  register and low half-word of RXFIFO register is filled by &#8216;0&#8217;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Truncating_received_samples_at_low</name>
                  <description>Truncating  received  samples  at  low  half-word  of  RXFIFO  register and high half-word of RXFIFO register is expanded by  its sign bit  Example for 20-bit received audio sample:  Mode 0: APB_RDATA[31:0] = {RXFIFO[31:12], 12&#8217;h0}  Mode 1: APB_RDATA[31:0] = {12{RXFIFO[31]}, RXFIFO[31:12]}  Mode 2: APB_RDATA [31:0] = {RXFIFO[31:16], 16&#8217;h0}  Mode 3: APB_RDATA[31:0] = {16{RXFIFO[31], RXFIFO[31:16]}</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_FMT0</name>
          <description>I2S_PCM_FMT0</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x33</resetValue>
          <resetMask>0x400BFFFF</resetMask>
          <fields>
            <field>
              <name>LRCK_WIDTH</name>
              <description>LRCK Width (only applies to the PCM mode) 
0: LRCK = 1 BCLK Width (Short Frame) 
1: LRCK = 2 BCLK Width (Long Frame) </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRCK__equals__1</name>
                  <description>LRCK = 1 BCLK Width (Short Frame)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRCK__equals__2</name>
                  <description>LRCK = 2 BCLK Width (Long Frame)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRCK_POLARITY</name>
              <description>In I2S/Left-Justified/Right-Justified mode: 
0: Left Channel when LRCK is low. 
1: Left channel when LRCK is high.  In PCM mode: 
0: PCM LRCK asserted at the negative edge. 
1: PCM LRCK asserted at the positive edge. </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Left_Channel_when_LRCK_is_low</name>
                  <description>Left Channel when LRCK is low.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Left_channel_when_LRCK_is_high</name>
                  <description>Left channel when LRCK is high.  In PCM mode:</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCM_LRCK_asserted_at_the_negative</name>
                  <description>PCM LRCK asserted at the negative edge.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCM_LRCK_asserted_at_the_positive</name>
                  <description>PCM LRCK asserted at the positive edge.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRCK_PERIOD</name>
              <description>It is used to program the number of BCLKs per channel of the  sample frame. This value is interpreted as follows.  PCM  mode:  Number  of  BCLKs  within  (Left  +  Right)  channel  width.  I2S/Left-Justified/Right-Justified  mode:  Number  of  BCLKs  within each channel width (Left or Right).  For example:  N = 7:    8 BCLKs width  &#8230;  N = 1023:    1024 BCLKs width </description>
              <bitRange>[17:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BCLK_POLARITY</name>
              <description>0: Normal mode, DOUT drives data at negative edge 
1: Invert mode, DOUT drives data at positive edge </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal mode, DOUT drives data at negative edge</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert mode, DOUT drives data at positive edge</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SR</name>
              <description>Sample Resolution 
000: Reserved 
001: 8-bit 
010: 12-bit 
011: 16-bit 
100: 20-bit 
101: 24-bit 
110: 28-bit 
111: 32-bit </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_bit</name>
                  <description>12-bit</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bit</name>
                  <description>20-bit</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bit</name>
                  <description>24-bit</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_bit</name>
                  <description>28-bit</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bit</name>
                  <description>32-bit</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE_TRANSFER</name>
              <description>Edge Transfer 
0: DOUT drives data and DIN sample data at the different BCLK  edge 
1:  DOUT  drives  data  and  DIN  sample  data  at  the  same  BCLK  edge  BCLK_POLARITY = 0, EDGE_TRANSFER = 0, DIN sample data at  positive edge;  BCLK_POLARITY = 0, EDGE_TRANSFER = 1, DIN sample data at  negative edge;  BCLK_POLARITY = 1, EDGE_TRANSFER = 0, DIN sample data at  negative edge;  BCLK_POLARITY = 1, EDGE_TRANSFER = 1, DIN sample data at  positive edge. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DOUT_drives_data_and_DIN_sample_data_at_the_different</name>
                  <description>DOUT drives data and DIN sample data at the different BCLK  edge</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DOUT_drives_data_and_DIN_sample_data_at_the_same</name>
                  <description>DOUT  drives  data  and  DIN  sample  data  at  the  same  BCLK  edge  BCLK_POLARITY = 0, EDGE_TRANSFER = 0, DIN sample data at  positive edge;  BCLK_POLARITY = 0, EDGE_TRANSFER = 1, DIN sample data at  negative edge;  BCLK_POLARITY = 1, EDGE_TRANSFER = 0, DIN sample data at  negative edge;  BCLK_POLARITY = 1, EDGE_TRANSFER = 1, DIN sample data at  positive edge.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SW</name>
              <description>Slot Width Select 
000: Reserved 
001: 8-bit 
010: 12-bit 
011: 16-bit 
100: 20-bit 
101: 24-bit 
110: 28-bit 
111: 32-bit   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_bit</name>
                  <description>12-bit</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bit</name>
                  <description>20-bit</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bit</name>
                  <description>24-bit</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_bit</name>
                  <description>28-bit</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bit</name>
                  <description>32-bit</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_FMT1</name>
          <description>I2S_PCM_FMT1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x30</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RX</name>
              <description>MLS  MSB/LSB First Select 
0: MSB First 
1: LSB First </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB First</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB First</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>MLS  MSB/LSB First Select 
0: MSB First 
1: LSB First </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB First</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB First</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEXT</name>
              <description>Sign Extend in Slot [Sample Resolution &lt; Slot Width] 
00: Zeros or audio gain padding at LSB position 
01: Sign extension at MSB position 
10: Reserved 
11: Transfer 0 after each sample in each Slot </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Zeros</name>
                  <description>Zeros or audio gain padding at LSB position</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sign</name>
                  <description>Sign extension at MSB position</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer 0 after each sample in each Slot</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_PDM</name>
              <description>PCM Data Mode 
00: Linear PCM 
01: Reserved 
10: 8-bit u-law 
11: 8-bit A-law </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear_PCM</name>
                  <description>Linear PCM</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_ulaw</name>
                  <description>8-bit u-law</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_Alaw</name>
                  <description>8-bit A-law</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_PDM</name>
              <description>PCM Data Mode 
00: Linear PCM 
01: Reserved 
10: 8-bit u-law 
11: 8-bit A-law   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear_PCM</name>
                  <description>Linear PCM</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_ulaw</name>
                  <description>8-bit u-law</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_Alaw</name>
                  <description>8-bit A-law</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_FSTA</name>
          <description>I2S_PCM_FSTA</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x10800080</resetValue>
          <resetMask>0x10FF01FF</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>TXFIFO Empty 
0: No room for new sample in TXFIFO 
1: More than one room for new sample in TXFIFO (&gt;= 1 Word) </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_room</name>
                  <description>No room for new sample in TXFIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>More</name>
                  <description>More than one room for new sample in TXFIFO (&gt;= 1 Word)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_CNT</name>
              <description>TXFIFO Empty Space Word Counter </description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXA</name>
              <description>RXFIFO Available 
0: No available data in RXFIFO 
1: More than one sample in RXFIFO (&gt;= 1 Word) </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_available</name>
                  <description>No available data in RXFIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>More</name>
                  <description>More than one sample in RXFIFO (&gt;= 1 Word)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLACE_HOLDER</name>
              <description>NO Meaning </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXA_CNT</name>
              <description>RXFIFO available sample word counter   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_INT</name>
          <description>I2S_PCM_INT</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TX_DRQ</name>
              <description>TXFIFO Empty DRQ Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXUI_EN</name>
              <description>TXFIFO Underrun Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXOI_EN</name>
              <description>TXFIFO Overrun Interrupt Enable 
0: Disabled 
1: Enabled  When set to &#8216;1&#8217;, an interrupt happens when writing new audio  data if TXFIFO is full. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled  When set to &#8216;1&#8217;, an interrupt happens when writing new audio  data if TXFIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEI_EN</name>
              <description>TXFIFO Empty Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_DRQ</name>
              <description>RXFIFO Data Available DRQ Enable 
0: Disabled 
1: Enabled  When set to &#8216;1&#8217;, RXFIFO DMA request line is asserted if data is  available in RXFIFO. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled  When set to &#8216;1&#8217;, RXFIFO DMA request line is asserted if data is  available in RXFIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXUI_EN</name>
              <description>RXFIFO Underrun Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXOI_EN</name>
              <description>RXFIFO Overrun Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXAI_EN</name>
              <description>RXFIFO Data Available Interrupt Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_ISTA</name>
          <description>I2S_PCM_ISTA</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x77</resetMask>
          <fields>
            <field>
              <name>TXU_INT</name>
              <description>TXFIFO Underrun Pending Interrupt 
0: No pending interrupt 
1: TXFIFO underrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXFIFO</name>
                  <description>TXFIFO underrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXO_INT</name>
              <description>TXFIFO Overrun Pending Interrupt 
0: No pending interrupt 
1: TXFIFO overrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXFIFO</name>
                  <description>TXFIFO overrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_INT</name>
              <description>TXFIFO Empty Pending Interrupt 
0: No pending IRQ 
1: TXFIFO empty pending interrupt when data in TXFIFO are less  than TX trigger level </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXFIFO_empty</name>
                  <description>TXFIFO empty pending interrupt when data in TXFIFO are less  than TX trigger level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXU_INT</name>
              <description>RXFIFO Underrun Pending Interrupt 
0: No pending interrupt 
1: RXFIFO underrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXFIFO</name>
                  <description>RXFIFO underrun pending interrupt  Write &#8216;1&#8217; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXO_INT</name>
              <description>RXFIFO Overrun Pending Interrupt 
0: No pending IRQ 
1: RXFIFO overrun pending IRQ    Write &#8216;1&#8217; to clear this interrupt. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXFIFO</name>
                  <description>RXFIFO overrun pending IRQ    Write &#8216;1&#8217; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXA_INT</name>
              <description>RXFIFO Data Available Pending Interrupt 
0: No pending IRQ 
1: Data available pending IRQ when data in RXFIFO are more  than RX trigger level   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Data_available</name>
                  <description>Data available pending IRQ when data in RXFIFO are more  than RX trigger level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCHMAP0</name>
          <description>I2S_PCM_RXCHMAP0</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RX_CH15_SELECT</name>
              <description>RX Channel 15 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH15_MAP</name>
              <description>RX Channel 15 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH14_SELECT</name>
              <description>RX Channel 14 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH14_MAP</name>
              <description>RX Channel 14 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH13_SELECT</name>
              <description>RX Channel 13 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH13_MAP</name>
              <description>RX Channel 13 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH12_SELECT</name>
              <description>RX Channel 12 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH12_MAP</name>
              <description>RX Channel 12 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCHMAP1</name>
          <description>I2S_PCM_RXCHMAP1</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RX_CH11_SELECT</name>
              <description>RX Channel 11 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH11_MAP</name>
              <description>RX Channel 11 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH10_SELECT</name>
              <description>RX Channel 10 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH10_MAP</name>
              <description>RX Channel 10 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH9_SELECT</name>
              <description>RX Channel 9 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH9_MAP</name>
              <description>RX Channel 9 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH8_SELECT</name>
              <description>RX Channel 8 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH8_MAP</name>
              <description>RX Channel 8 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCHMAP2</name>
          <description>I2S_PCM_RXCHMAP2</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RX_CH7_SELECT</name>
              <description>RX Channel 7 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH7_MAP</name>
              <description>RX Channel 7 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH6_SELECT</name>
              <description>RX Channel 6 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH6_MAP</name>
              <description>RX Channel 6 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH5_SELECT</name>
              <description>RX Channel 5 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH5_MAP</name>
              <description>RX Channel 5 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH4_SELECT</name>
              <description>RX Channel 4 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH4_MAP</name>
              <description>RX Channel 4 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCHMAP3</name>
          <description>I2S_PCM_RXCHMAP3</description>
          <addressOffset>0x74</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RX_CH3_SELECT</name>
              <description>RX Channel 3 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH3_MAP</name>
              <description>RX Channel 3 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH2_SELECT</name>
              <description>RX Channel 2 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH2_MAP</name>
              <description>RX Channel 2 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH1_SELECT</name>
              <description>RX Channel 1 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH1_MAP</name>
              <description>RX Channel 1 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH0_SELECT</name>
              <description>RX Channel 0 Select 
00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CH0_MAP</name>
              <description>RX Channel 0 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCHSEL</name>
          <description>I2S_PCM_RXCHSEL</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F0000</resetMask>
          <fields>
            <field>
              <name>RX_OFFSET</name>
              <description>RX Offset Tune (RX Data offset to LRCK) 
0: No offset  n: Data is offset by n BCLKs to LRCK </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_CHSEL</name>
              <description>RX Channel (Slot) Number Select for Input 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXCNT</name>
          <description>I2S_PCM_RXCNT</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_CNT</name>
              <description>RX Sample Counter  The  audio  sample  number  of  writing  into  RXFIFO.  When  one  sample  is  written  by  Digital  Audio  Engine,  the  RX  sample  counter  register  increases  by  one.  The  RX  sample  counter  register can be set to any initial value at any time. After being  updated by the initial value, the counter register should count  on the base of this initial value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_RXFIFO</name>
          <description>I2S_PCM_RXFIFO</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_DATA</name>
              <description>RX Sample  The host can get one sample by reading this register. The left  channel sample data is first and then the right channel sample.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX0CHMAP0</name>
          <description>I2S_PCM_TX0CHMAP0</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX0_CH15_MAP</name>
              <description>TX0 Channel 15 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH14_MAP</name>
              <description>TX0 Channel 14 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH13_MAP</name>
              <description>TX0 Channel 13 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH12_MAP</name>
              <description>TX0 Channel 12 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH11_MAP</name>
              <description>TX0 Channel 11 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH10_MAP</name>
              <description>TX0 Channel 10 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH9_MAP</name>
              <description>TX0 Channel 9 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH8_MAP</name>
              <description>TX0 Channel 8 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX0CHMAP1</name>
          <description>I2S_PCM_TX0CHMAP1</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX0_CH7_MAP</name>
              <description>TX0 Channel 7 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH6_MAP</name>
              <description>TX0 Channel 6 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH5_MAP</name>
              <description>TX0 Channel 5 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH4_MAP</name>
              <description>TX0 Channel 4 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH3_MAP</name>
              <description>TX0 Channel 3 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH2_MAP</name>
              <description>TX0 Channel 2 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH1_MAP</name>
              <description>TX0 Channel 1 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CH0_MAP</name>
              <description>TX0 Channel 0 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX0CHSEL</name>
          <description>I2S_PCM_TX0CHSEL</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>TX0_OFFSET</name>
              <description>TX0 Offset Tune (TX0 Data offset to LRCK)   
0: No offset  n: Data is offset by n BCLKs to LRCK </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX0_CHSEL</name>
              <description>TX0 Channel (Slot) Number Select for Each Output 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX0_CHEN</name>
              <description>TX0 Channel (Slot) Enable  The bit[15:0] refer to Slot [15:0]. When one or more slots are  disabled, the affected slots are set to the disable state. 
0: Disabled 
1: Enabled   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX1CHMAP0</name>
          <description>I2S_PCM_TX1CHMAP0</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX1_CH15_MAP</name>
              <description>TX1 Channel 15 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH14_MAP</name>
              <description>TX1 Channel 14 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH13_MAP</name>
              <description>TX1 Channel 13 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH12_MAP</name>
              <description>TX1 Channel 12 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH11_MAP</name>
              <description>TX1 Channel 11 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH10_MAP</name>
              <description>TX1 Channel 10 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH9_MAP</name>
              <description>TX1 Channel 9 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH8_MAP</name>
              <description>TX1 Channel 8 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX1CHMAP1</name>
          <description>I2S_PCM_TX1CHMAP1</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX1_CH7_MAP</name>
              <description>TX1 Channel 7 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH6_MAP</name>
              <description>TX1 Channel 6 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH5_MAP</name>
              <description>TX1 Channel 5 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH4_MAP</name>
              <description>TX1 Channel 4 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH3_MAP</name>
              <description>TX1 Channel 3 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH2_MAP</name>
              <description>TX1 Channel 2 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH1_MAP</name>
              <description>TX1 Channel 1 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CH0_MAP</name>
              <description>TX1 Channel 0 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX1CHSEL</name>
          <description>I2S_PCM_TX1CHSEL</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>TX1_OFFSET</name>
              <description>TX1 Offset Tune (TX1 Data offset to LRCK)   
0: No offset  n: Data is offset by n BCLKs to LRCK </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX1_CHSEL</name>
              <description>TX1 Channel (Slot) Number Select for Each Output 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX1_CHEN</name>
              <description>TX1 Channel (Slot) Enable  The bit[15:0] refers to Slot [15:0]. When one or more slots are  disabled, the affected slots are set to the disable state. 
0: Disabled 
1: Enabled   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX2CHMAP0</name>
          <description>I2S_PCM_TX2CHMAP0</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX2_CH15_MAP</name>
              <description>TX2 Channel 15 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH14_MAP</name>
              <description>TX2 Channel 14 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH13_MAP</name>
              <description>TX2 Channel 13 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH12_MAP</name>
              <description>TX2 Channel 12 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH11_MAP</name>
              <description>TX2 Channel 11 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH10_MAP</name>
              <description>TX2 Channel 10 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH9_MAP</name>
              <description>TX2 Channel 9 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH8_MAP</name>
              <description>TX2 Channel 8 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX2CHMAP1</name>
          <description>I2S_PCM_TX2CHMAP1</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX2_CH7_MAP</name>
              <description>TX2 Channel 7 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH6_MAP</name>
              <description>TX2 Channel 6 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH5_MAP</name>
              <description>TX2 Channel 5 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH4_MAP</name>
              <description>TX2 Channel 4 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH3_MAP</name>
              <description>TX2 Channel 3 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH2_MAP</name>
              <description>TX2 Channel 2 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH1_MAP</name>
              <description>TX2 Channel 1 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CH0_MAP</name>
              <description>TX2 Channel 0 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX2CHSEL</name>
          <description>I2S_PCM_TX2CHSEL</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>TX2_OFFSET</name>
              <description>TX2 Offset Tune (TX2 Data offset to LRCK)   
0: No offset  n: Data is offset by n BCLKs to LRCK </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX2_CHSEL</name>
              <description>TX2 Channel (Slot) Number Select for Each Output 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX2_CHEN</name>
              <description>TX2 Channel (Slot) Enable  The bit[15:0] refers to Slot [15:0]. When one or more slots are  disabled, the affected slots are set to the disable state. 
0: Disabled 
1: Enabled   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX3CHMAP0</name>
          <description>I2S_PCM_TX3CHMAP0</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX3_CH15_MAP</name>
              <description>TX3 Channel 15 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH14_MAP</name>
              <description>TX3 Channel 14 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH13_MAP</name>
              <description>TX3 Channel 13 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH12_MAP</name>
              <description>TX3 Channel 12 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH11_MAP</name>
              <description>TX3 Channel 11 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH10_MAP</name>
              <description>TX3 Channel 10 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH9_MAP</name>
              <description>TX3 Channel 9 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH8_MAP</name>
              <description>TX3 Channel 8 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX3CHMAP1</name>
          <description>I2S_PCM_TX3CHMAP1</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX3_CH7_MAP</name>
              <description>TX3 Channel 7 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH6_MAP</name>
              <description>TX3 Channel 6 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH5_MAP</name>
              <description>TX3 Channel 5 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH4_MAP</name>
              <description>TX3 Channel 4 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH3_MAP</name>
              <description>TX3 Channel 3 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH2_MAP</name>
              <description>TX3 Channel 2 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH1_MAP</name>
              <description>TX3 Channel 1 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CH0_MAP</name>
              <description>TX3 Channel 0 Mapping 
0000: The first sample  &#8230; 
0111: The eighth sample 
1000: The ninth sample  ... 
1111: The sixteenth sample   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>first_sample</name>
                  <description>The first sample  &#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>eighth_sample</name>
                  <description>The eighth sample</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ninth_sample</name>
                  <description>The ninth sample  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sixteenth_sample</name>
                  <description>The sixteenth sample</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TX3CHSEL</name>
          <description>I2S_PCM_TX3CHSEL</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>TX3_OFFSET</name>
              <description>TX3 Offset Tune (TX3 Data offset to LRCK)   
0: No offset  n: Data is offset by n BCLKs to LRCK </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX3_CHSEL</name>
              <description>TX3 Channel (Slot) Number Select for Each Output 
0000: 1 channel or slot  ... 
0111: 8 channels or slots 
1000: 9 channels or slots  ... 
1111: 16 channels or slots </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot  ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots  ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX3_CHEN</name>
              <description>TX3 Channel (Slot) Enable  The bit[15:0] refers to Slot [15:0]. When one or more slots are  disabled, the affected slots are set to the disable state. 
0: Disabled 
1: Enabled   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TXCNT</name>
          <description>I2S_PCM_TXCNT</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_CNT</name>
              <description>TX Sample Counter  The audio sample number of sending into TXFIFO. When one  sample is put into TXFIFO by DMA or by host IO, the TX sample  counter  register  increases  by  one.  The  TX  sample  counter  register can be set to any initial value at any time. After being  updated by the initial value, the counter register should count  on the base of this initial value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_PCM_TXFIFO</name>
          <description>I2S_PCM_TXFIFO</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DATA</name>
              <description>TX Sample  Transmitting left, right channel sample data should be written  to this register one by one. The left channel sample data is first  and then the right channel sample.   </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MCLKCFG</name>
          <description>ASRC MCLK Configuration Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF000F</resetMask>
          <fields>
            <field>
              <name>ASRC_MCLK_GATE</name>
              <description>ASRC Clock Gate Enable Control 
0: Gated 
1: Not gated   </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Gated</name>
                  <description>Gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_gated</name>
                  <description>Not gated</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASRC_MCLK_FREQ_DIV_COE</name>
              <description>Frequency Division Coefficient  4&#8217;d0 = Res (no output),    4&#8217;d1 = 1x,    4&#8217;d2 = 1/2x,    4&#8217;d3 = 1/4x,    4&#8217;d4 = 1/6x,    4&#8217;d5 = 1/8x,    4&#8217;d6 = 1/12x,    4&#8217;d7 = 1/16x,    4&#8217;d8 = 1/24x,    4&#8217;d9 = 1/32x,    4&#8217;d10 = 1/48,    4&#8217;d11 = 1/64x,    4&#8217;d12 = 1/96x,    4&#8217;d13 = 1/128x,    4&#8217;d14 = 1/176x,    4&#8217;d15 = 1/192x,    others = Res   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="I2S/PCM0">
      <name>I2S/PCM1</name>
      <description>I2S/PCM1</description>
      <groupName>generic</groupName>
      <baseAddress>0x2033000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="I2S/PCM0">
      <name>I2S/PCM2</name>
      <description>I2S/PCM2</description>
      <groupName>generic</groupName>
      <baseAddress>0x2034000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>USB1</name>
      <description>USB1</description>
      <groupName>generic</groupName>
      <baseAddress>0x4200000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <name>HCI CONTROLLER AND PHY INTERFACE REGISTER</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>HCI_CTRL3</name>
            <description>HCI Control Register</description>
            <addressOffset>0x808</addressOffset>
            <resetValue>0x10000</resetValue>
            <resetMask>0x1000B</resetMask>
            <fields>
              <field>
                <name>LINESTATE_CHANGE_DETECT</name>
                <description>Linestate Change Detect 
0: Linestate change not dected 
1: Linestate change dected  Write &#8216;1&#8217; to clear. </description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Linestate_change_not_dected</name>
                    <description>Linestate change not dected</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Linestate_change_dected</name>
                    <description>Linestate change dected  Write &#8216;1&#8217; to clear.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>REMOTE_WAKEUP_ENABLE</name>
                <description>Remote Wakeup Enable 
1: Enable 
0: Disable </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINESTATE_CHANGE_INTERRUPT_ENABLE</name>
                <description>Linestate Change Interrupt Enable 
1: Enable 
0: Disable </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINESTATE_CHANGE_DETECT_ENABLE</name>
                <description>Linestate Change Detect Enable 
1: Enable 
0: Disable   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>PHY_STATUS</name>
            <description>PHY Status Register</description>
            <addressOffset>0x824</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x30001</resetMask>
            <fields>
              <field>
                <name>BIST_ERROR</name>
                <description>Bist_error </description>
                <bitRange>[17:17]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>BIST_DONE</name>
                <description>bist_done </description>
                <bitRange>[16:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>VC_DO</name>
                <description>vc_do   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>ASYNCLISTADDR</name>
          <description>ASYNCLISTADDR</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFE0</resetMask>
          <fields>
            <field>
              <name>LINK</name>
              <description>Link Pointer (LP)  This  field  contains  the  address  of  the  next  asynchronous  queue  head to be executed.    These  bits  correspond  to  memory  address  signals  [31:5],  respectively. </description>
              <bitRange>[31:5]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CAPLENGTH</name>
          <description>CAPLENGTH</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CAPLENGTH</name>
              <description>The value in these bits indicates an offset to add to register base to  find the beginning of the Operational Register Space.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIGFLAG</name>
          <description>CONFIGFLAG</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>CONFIGURE</name>
              <description>Configure Flag (CF)  Host  software  sets  this  bit  as  the  last  action  in  its  process  of  configuring the Host Controller. This bit controls the default port- routing control logic as follow:  Value  Meaning  0  Port routing control logic default-routs each port to an  implementation dependent classic host controller.  1  Port routing control logic default-routs all ports to this  host controller.  The default value of this field is &#8216;0&#8217;.  This register is not used in the normal implementation. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FRINDEX</name>
          <description>FRINDEX</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>FRAME</name>
              <description>Frame Index  The value in this register increment at the end of each time frame  (e.g.  micro-frame).  Bits[N:3]  are  used  for  the  Frame  List  current  index. It means that each location of the frame list is accessed 8  times (frames or Micro-frames) before moving to the next index.  The  following  illustrates  values  of  N  based  on  the  value  of  the  Frame List Size field in the USBCMD register.  USBCMD[Frame List Size]  Number Elements  N  00b  1024  12  01b  512  11  10b  256  10  11b  Reserved    This register must be written as a DWord. Byte writes produce undefined results. </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCCPARAMS</name>
          <description>HCCPARAMS</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xA026</resetValue>
          <resetMask>0xFFF6</resetMask>
          <fields>
            <field>
              <name>EHCI</name>
              <description>Extended Capabilities Pointer (EECP)  This  optional field  indicates  the  existence  of  a  capabilities  list.  A  value of 00b indicates no extended capabilities are implemented.  A  non-zero  value  in  this  register  indicates  the  offset  in  PCI  configuration  space  of  the  first  EHCI  extended  capabiliby.  The  pointer value must be 40h or greater if implemented to maintain  to consistency of the PCI header defined for this calss of device.  The value of this field is always &#8216;00b&#8217;. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ISOCHRONOUS</name>
              <description>Isochronous Scheduling Threshold  This field indicates, relative to the current position of the executing  host  controller,  where  software  can  reliably  update  the  isochronous schedule.  When bit[7] is zero, the value of the least significant 3 bits indicates  the  number  of  micro-frames  a  host  controller  can  hold  a  set  of  isochronous  data  structures(one  or  more)  before  flushing  the  state. When bit[7] is a one, then host software assumes the host  controller may cache an isochronous data structure for an entire  frame. </description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ASYNCHRONOUS</name>
              <description>Asynchronous Schedule Park Capability  If this bit is set to a one, then the host controller supports the park  feature for high-speed queue heads in the Asynchronous Schedule.  The feature can be disabled or enabled and set to a specific level  by  using  the  Asynchronous  Schedule  Park  Mode  Enable  and  Asynchronous  Schedule  Park  Mode  Count  fields  in  the  USBCMD  register. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PROGRAMMABLE</name>
              <description>Programmable Frame List Flag  If this bit is set to a zero, then system software must use a frame  list length of 1024 elements with this host controller. The USBCMD  register Frame List Size field is a read-only register and should be  set to zero.  If set to 1, then system software can specify and use the frame list  in the USBCMD register Frame List Size field to cofigure the host  controller.  The  frame  list  must  always aligned on a 4K  page  boundary. This  requirement  ensures  that  the  frame  list  is  always  physically  contiguous. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCIVERSION</name>
          <description>HCIVERSION</description>
          <addressOffset>0x2</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>HCIVERSION</name>
              <description>This  is  a  16-bit  register  containing  a  BCD  encoding  of  the  EHCI  revision  number  supported  by  this  host  controller.  The  most  significant byte of this register represents a major revision and the  least significant byte is the minor revision.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCSPARAMS</name>
          <description>HCSPARAMS</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x1101</resetValue>
          <resetMask>0xF0FF8F</resetMask>
          <fields>
            <field>
              <name>DEBUG_PORT_NUMBER_THIS_REGISTER_IDENTIFIES</name>
              <description>Debug Port Number  This  register  identifies  which  of  the  host  controller  ports  is  the  debug port. The value is the port number (one based) of the debug  port.  This field will always be &#8216;0&#8217;. </description>
              <bitRange>[23:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMBER_OF_COMPANION_CONTROLLER_THIS</name>
              <description>Number of Companion Controller (N_CC)  This  field  indicates  the  number  of  companion  controllers  associated  with  this  USB2.0  host  controller.  A  zero  in  this  field  indicates  there  are  no  companion  host  controllers.  And  a  value  larger than zero in this field indicates there are companion USB1.1  host controller(s).  This field will always be &#8216;0&#8217;. </description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMBER_OF_PORT_PER_COMPANION_CONTROLLER</name>
              <description>Number of Port per Companion Controller (N_PCC)  This field indicates the number of ports supported per companion  host  controller  host  controller.  It  is  used  to  indicate  the  port  routing configuration to system software.  This field will always fix with &#8216;0&#8217;. </description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>N_PORTS</name>
              <description>This  field  specifies  the  number  of  physical  downstream  ports  implemented  on  this  host  controller.  The  value  of  this  field  determines  how  many  port  registers  are  addressable  in  the  Operational Register Space. Valid values are in the range of 0x1 to  0x0f.  This field is always 1.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCSP_PORTROUTE</name>
          <description>HCSP_PORTROUTE</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HCSP-PORTROUTE</name>
              <description>This  optional  field  is  valid  only  if  Port  Routing  Rules  field  in  HCSPARAMS register is set to a one.  This  field  is  used  to  allow  a  host  controller  implementation  to  explicitly  describe  to  which  companion  host  controller  each  implemented  port  is  mapped.  This  field  is  a  15-element  nibble  array  (each  4  bit  is  one  array  element).  Each  array  location  corresponds one-to-one with a physical port provided by the host  controller  (e.g.  PORTROUTE  [0]  corresponds  to  the  first  PORTSC  port, PORTROUTE [1] to the second PORTSC port, etc.). The value  of each element indicates to which the companion host controllers  this  port  is  routed.  Only  the  first  N_PORTS  elements  have  valid  information. A value of zero indicates that the port is routed to the  lowest numbered function companion host controller. A value of  one indicates that the port is routed to the next lowest numbered  function companion host controller, and so on.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcBulkCurrentED_BCED_</name>
          <description>HcBulkCurrentED_BCED_</description>
          <addressOffset>0x42C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>ADVANCED_TO_THE_NEXT</name>
              <description>This is advanced to the next ED after the HC has served the present  one. HC continues processing the list from where it left off in the  last Frame. When it reaches the end of the Bulk list, HC checks the  ControlListFilled  of  HcControl.  If  set,  it  copies  the  content  of  to  and clears the bit. If it is not  set,  it  does  nothing.  HCD  is  only  allowed  to  modify  this  register  when  the  BulkListEnable  of  is  cleared.  When  set,  the  HCD  only  reads  the  instantaneous  value  of  this  register.  This  is  initially set to zero to indicate the end of the Bulk list. </description>
              <bitRange>[31:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BULKCURRENTED</name>
              <description>BulkCurrentED [3:0]  Because the general TD length is 16 bytes, the memory structure  for the TD must be aligned to a 16-byte boundary. So the lower  bits in the PCED, through bit 0 to bit 3 must be zero in this field.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcBulkHeadED_BHED_</name>
          <description>HcBulkHeadED_BHED_</description>
          <addressOffset>0x428</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcCommandStatus</name>
          <description>HcCommandStatus</description>
          <addressOffset>0x408</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000F</resetMask>
          <fields>
            <field>
              <name>SCHEDULINGOVERRUNCOUNT</name>
              <description>SchedulingOverrunCount  These bits are incremented on each scheduling overrun error. It is  initialized  to  00b  and  wraps  around  at  11b.  This  will  be  incremented  when  a  scheduling  overrun  is  detected  even  if  SchedulingOverrun  in  has  already  been  set.  This is used by HCD to monitor any persistent scheduling problem. </description>
              <bitRange>[17:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>OWERSHIPCHANGEREQUEST</name>
              <description>OwershipChangeRequest  This bit is set by an OS HCD to request a change of control of the  HC.  When  set  HC  will  set  the  OwnershipChange  field  in  .  After  the  changeover,  this  bit  is  cleared  and  remains so until the next request from OS HCD. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BULKLLISTFILLED</name>
              <description>BulklListFilled  This bit is used to indicate whether there are any TDs on the Bulk  list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.    When HC begins to process the head of the Bulk list, it checks BLF.  As long as  BulkListFilled  is 0, HC will not start processing the Bulk  list. If  BulkListFilled  is 1, HC will start processing the Bulk list and  will  set  BF  to  0.  If  HC  finds  a  TD  on  the  list,  then  HC  will  set  BulkListFilled  to 1 causing the Bulk list processing to continue. If  no  TD  is  found  on  the  Bulk  list,  and  if  HCD  does  not  set  BulkListFilled ,  then  BulkListFilled  will  still  be  0  when  HC  completes  processing  the  Bulk  list  and  Bulk  list  processing  will  stop. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTROLLISTFILLED</name>
              <description>ControlListFilled  This  bit  is  used  to  indicate  whether  there  are  any  TDs  on  the  Control list. It is set by HCD whenever it adds a TD to an ED in the  Control list.  When HC begins to process the head of the Control list, it checks  CLF. As long as  ControlListFilled  is 0, HC will not start processing  the Control list. If CF is 1, HC will start processing the Control list  and will set  ControlListFilled  to 0. If HC finds a TD on the list, then  HC will set  ControlListFilled  to 1 causing the Control list processing  to continue. If no TD is found on the Control list, and if the HCD  does not set  ControlListFilled , then  ControlListFilled  will still be 0  when  HC  completes  processing  the  Control  list  and  Control  list  processing will stop. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOSTCONTROLLERRESET</name>
              <description>HostControllerReset  This bit is by HCD to initiate a software reset of HC. Regardless of  the  functional state  of  HC,  it  moves to  the  USBSuspend  state  in  which  most  of  the  operational  registers  are  reset  except  those  stated otherwise; e.g, the InteruptRouting field of HcControl, and  no Host bus accesses are allowed. This bit is cleared by HC upon  the completion of the reset operation. The reset operation must  be completed within 10 ms. This bit, when set, should not cause a  reset to the Root Hub and no subsequent reset signaling should  be asserted to its downstream ports.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcControlCurrentED_CCED_</name>
          <description>HcControlCurrentED_CCED_</description>
          <addressOffset>0x424</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcControlHeadED_CHED_</name>
          <description>HcControlHeadED_CHED_</description>
          <addressOffset>0x420</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcDoneHead</name>
          <description>HcDoneHead</description>
          <addressOffset>0x430</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcFmInterval_Register</name>
          <description>HcFmInterval_Register</description>
          <addressOffset>0x434</addressOffset>
          <resetValue>0x2EDF</resetValue>
          <resetMask>0xFFFF3FFF</resetMask>
          <fields>
            <field>
              <name>FRAMEINTERVALTOGGLER</name>
              <description>FrameIntervalToggler  HCD  toggles  this  bit  whenever  it  loads  a  new  value  to  FrameInterval . </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FSLARGESTDATAPACKET</name>
              <description>FSLargestDataPacket  This field specifies a value which is loaded into the Largest Data  Packet Counter at the beginning of each frame. The counter value  represents the largest amount of data in bits which can be sent or  received  by  the  HC  in  a  single  transaction  at  any  given  time  without causing scheduling overrun. The field value is calculated  by the HCD. </description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAMEINTERVAL</name>
              <description>FrameInterval  This  specifies  the  interval  between  two  consecutive  SOFs  in  bit  times. The nominal value is set to be 11,999. HCD should store the  current  value  of  this  field  before  resetting  HC.  By  setting  the  HostControllerReset  field of  as this will cause  the HC to reset this field to its nominal value. HCD may choose to  restore  the  stored  value  upon  the  completion  of  the  Reset  sequence.   </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcFmNumber</name>
          <description>HcFmNumber</description>
          <addressOffset>0x43C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>FRAMENUMBER</name>
              <description>FrameNumber  This is incremented when  is re-loaded. It will be  rolled  over  to  0x0  after  0x0ffff.  When  entering  the  USBOPERATIONAL  state,  this  will be  incremented  automatically.  The content will be written to HCCA after HC has incremented the  FrameNumber  at each frame boundary and sent a SOF but before  HC reads the first ED in that Frame. After writing to HCCA, HC will  set the  StartofFrame  in     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcFmRemaining</name>
          <description>HcFmRemaining</description>
          <addressOffset>0x438</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80003FFF</resetMask>
          <fields>
            <field>
              <name>FRAMEREMAINING</name>
              <description>FrameRemaining Toggle  This  bit  is  loaded  from  the  FrameIntervalToggle  field  of  whenever  FrameRemaining  reaches  0.  This  bit  is  used by HCD for the synchronization between  FrameInterval  and  FrameRemaining . </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FRAMREMAINING</name>
              <description>FramRemaining  This  counter  is  decremented  at  each  bit  time.  When  it  reaches  zero,  it  is  reset  by  loading  the  FrameInterval  value  specified  in  at the next bit time boundary. When entering the  USBOPERATIONAL  state,  HC  re-loads  the  content  with  the  FrameInterval of  and uses the updated value from  the next SOF.   </description>
              <bitRange>[13:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcHCCA</name>
          <description>HcHCCA</description>
          <addressOffset>0x418</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcInterruptDisable_Register</name>
          <description>HcInterruptDisable_Register</description>
          <addressOffset>0x414</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>MASTERINTERRUPTENABLE</name>
              <description>MasterInterruptEnable  A written &#8216;0&#8217; to this field is ignored by HC. A &#8216;1&#8217; written to this field  disables interrupt generation due events specified in the other bits  of this register. This field is set after a hardware or software reset. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ROOTHUBSTATUSCHANGE</name>
              <description>RootHubStatusChange Interrupt Disable  0  Ignore;  1  Disable  interrupt  generation  due  to  Root  Hub  Status  Change; </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAMENUMBEROVERFLOW</name>
              <description>FrameNumberOverflow Interrupt Disable  0  Ignore;  1  Disable interrupt generation due to Frame Number Over  Flow; </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLEERROR</name>
              <description>UnrecoverableError Interrupt Disable  0  Ignore;  1  Disable interrupt generation due to Unrecoverable Error; </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUMEDETECTED</name>
              <description>ResumeDetected Interrupt Disable  0  Ignore;  1  Disable interrupt generation due to Resume Detected; </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOFFRAME</name>
              <description>StartofFrame Interrupt Disable  0  Ignore;  1  Disable interrupt generation due to Start of    Flame; </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACKDONEHEAD</name>
              <description>WritebackDoneHead Interrupt Disable  0  Ignore;  1  Disable  interrupt  generation  due  to  Write  back  Done  Head; </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULINGOVERRUN</name>
              <description>SchedulingOverrun Interrupt Disable  0  Ignore;  1  Disable interrupt generation due to Scheduling Overrun;   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcInterruptEnable_Register</name>
          <description>HcInterruptEnable_Register</description>
          <addressOffset>0x410</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>MASTERINTERRUPTENABLE</name>
              <description>MasterInterruptEnable  A &#8216;0&#8217; writtern to this field is ignored by HC. A &#8216;1&#8217; written to this field  enables interrupt generation due to events specified in the other  bits of this register. This is used by HCD as Master Interrupt Enable. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ROOTHUBSTATUSCHANGE</name>
              <description>RootHubStatusChange Interrupt Enable  0  Ignore;  1  Enable  interrupt  generation  due  to  Root  Hub  Status  Change; </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAMENUMBEROVERFLOW</name>
              <description>FrameNumberOverflow Interrupt Enable  0  Ignore;  1  Enable  interrupt  generation  due  to  Frame  Number  Over  Flow; </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLEERROR</name>
              <description>UnrecoverableError Interrupt Enable  0  Ignore;  1  Enable interrupt generation due to Unrecoverable Error; </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUMEDETECTED</name>
              <description>ResumeDetected Interrupt Enable  0  Ignore;  1  Enable interrupt generation due to Resume Detected; </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOFFRAME</name>
              <description>StartofFrame Interrupt Enable  0  Ignore;  1  Enable interrupt generation due to Start of    Flame; </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACKDONEHEAD</name>
              <description>WritebackDoneHead Interrupt Enable  0  Ignore;  1  Enable interrupt generation due to Write back Done Head; </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULINGOVERRUN</name>
              <description>SchedulingOverrun Interrupt Enable  0  Ignore;  1  Enable interrupt generation due to Scheduling Overrun;   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcInterruptStatus</name>
          <description>HcInterruptStatus</description>
          <addressOffset>0x40C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>ROOTHUBSTATUSCHANGE</name>
              <description>RootHubStatusChange  This bit is set when the content of  or the content of  any of  [ NumberofDownstreamPort ] has changed. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAMENUMBEROVERFLOW</name>
              <description>FrameNumberOverflow  This  bit  is  set  when  the  MSb  of  (bit  15)  changes  value, from 0 to 1 or from 1 to 0, and after   has  been updated. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLEERROR</name>
              <description>UnrecoverableError  This bit is set when HC detects a system error not related to USB.  HC should not proceed with any processing nor signaling before  the system error has been corrected. HCD clears this bit after HC  has been reset. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUMEDETECTED</name>
              <description>ResumeDetected  This bit is set when HC detects that a device on the USB is asserting  resume signaling. It is the transition from no resume signaling to  resume signaling causing this bit to be set. This bit is not set when  HCD sets the USBRseume state. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOFFRAME</name>
              <description>StartofFrame  This bit is set by HC at each start of frame and after the update of  HccaFrameNumber.  HC  also  generates  a  SOF  token  at  the  same  time. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACKDONEHEAD</name>
              <description>WritebackDoneHead  This  bit  is  set  immediately after  HC  has  written  to  .  Further  updates  of  the  will  not  occur until this bit has been cleared. HCD should only clear this bit  after it has saved the content of  . </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULINGOVERRUN</name>
              <description>SchedulingOverrun  This  bit  is  set  when  the  USB  schedule  for  the  current  Frame  overruns  and  after  the  update  of  .  A  scheduling overrun will also cause the  SchedulingOverrunCount  of  to be incremented.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcLSThreshold</name>
          <description>HcLSThreshold</description>
          <addressOffset>0x444</addressOffset>
          <resetValue>0x628</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>LSTHRESHOLD</name>
              <description>LSThreshold  This  field  contains  a  value  which  is  compared  to  the  FrameRemaining  field prior to initiating a Low Speed transaction.  The transaction is started only if  FrameRemaining  this field. The  value is calculated by HCD with the consideration of transmission  and setup overhead.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcPeriodCurrentED_PCED_</name>
          <description>HcPeriodCurrentED_PCED_</description>
          <addressOffset>0x41C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields/>
        </register>
        <register>
          <name>HcPeriodicStatus</name>
          <description>HcPeriodicStatus</description>
          <addressOffset>0x440</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PERIODICSTART</name>
              <description>PeriodicStart  After a hardware reset, this field is cleared. This is then set by HCD  during the HC initialization. The value is calculated roughly as 10%  off from  . A typical value will be 0x2A3F (or 0x3e67).  When  reaches the value specified, processing of  the periodic lists will have priority over Control/Bulk processing.  HC  will  therefore  start  processing  the  Interrupt  list  after  completing  the  current  Control  or  Bulk  transaction  that  is  in  progress.   </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRevision</name>
          <description>HcRevision</description>
          <addressOffset>0x404</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x53F</resetMask>
          <fields>
            <field>
              <name>HC_SUPPORTS_REMOTE_WAKEUP_SIGNALING</name>
              <description>This bit indicates whether HC supports remote wakeup signaling. If  remote  wakeup  is  supported  and  used  by  the  system,  it  is  the  responsibility  of  system  firmware  to  set  this  bit  during  POST.  HC  clear the bit upon a hardware reset but does not alter it upon a  software  reset.  Remote  wakeup  signaling  of  the  host  system  is  host-bus-specific and is not described in this specification. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTERRUPTROUTING_THIS_BIT_DETERMINES_THE_ROUTING</name>
              <description>InterruptRouting  This bit determines the routing of interrupts generated by events  registered in HcInterruptStatus. If clear, all interrupt are routed to  the  normal  host  bus  interrupt  mechanism.  If  set  interrupts  are  routed to the System Management Interrupt. HCD clears this bit  upon  a  hardware  reset,  but  it  does  not  alter  this  bit  upon  a  software reset. HCD uses this bit as a tag to indicate the ownership  of HC. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USBRESET_USBRESUME_USBOPERATIONAL</name>
              <description>00b  USBReset  01b  USBResume  10b  USBOperational  11b  USBSuspend  A  transition  to  USBOperational  from  another  state  causes  SOF  generation to begin 1 ms later. HCD may determine whether HC  has begun sending SOFs by reading the StartoFrame field of    HcInterruptStatus.  This field may be changed by HC only when in the USBSUSPEND  state.  HC  may  move  from  the  USBSUSPEND  state  to  the  USBRESUME  state  after  detecting  the  resume  signaling  from  a  downstream port.  HC enters USBSUSPEND after a software reset, whereas it enters  USBRESET after a hardware reset. The latter also resets the Root  Hub and asserts subsequent reset signaling to downstream ports. </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ISOCHRONOUSENABLE_THIS_BIT_IS_USED_PROCESSING</name>
              <description>IsochronousEnable  This bit is used by HCD to enable/disable processing of isochronous  EDs. While processing the periodic list in a Frame, HC checks the  status  of  this  bit  when  it  finds  an  Isochronous  ED  (F=1).  If  set  (enabled), HC continues processing the EDs. If cleared (disabled),  HC halts processing of the periodic list (which now contains only  isochronous EDs) and begins processing the Bulk/Control lists.  Setting this bit is guaranteed to take effect in the next Frame (not  the current Frame). </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTROLBULKSERVICERATIO_THIS_SPECIFIES_THE_SERVICE_RATIO</name>
              <description>ControlBulkServiceRatio  This  specifies  the  service  ratio  between  Control  and  Bulk  EDs.  Before processing any of the nonperiodic lists, HC must compare  the ratio specified with its internal count on how many nonempty  Control  EDs  have  been  processed,  in  determining  whether  to  continue serving another Control ED or switching to Bulk EDs. The  internal count will be retained when crossing the frame boundary.  In case of reset, HCD is responsible for restoring this value.  CBSR  No. of Control EDs Over Bulk EDs Served  0                                1:1  1                                2:1  2                                3:1  3                                4:1  The default value is 0x0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhDescriptorA</name>
          <description>HcRhDescriptorA</description>
          <addressOffset>0x448</addressOffset>
          <resetValue>0x2001201</resetValue>
          <resetMask>0xFF001FFF</resetMask>
          <fields>
            <field>
              <name>POWERONTOPOWERGOODTIME</name>
              <description>PowerOnToPowerGoodTime[POTPGT]  This byte specifies the duration HCD has to wait before accessing  a powered-on port of the Root Hub. It is implementation-specific.  The unit of time is 2 ms. The duration is calculated as POTPGT *  2ms. </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NOOVERCURRENTPROTECTION</name>
              <description>NoOverCurrentProtection  This  bit  describes  how  the  overcurrent  status  for  the  Root  Hub  ports  are  reported.  When  this  bit  is  cleared,  the  OverCurrentProtectionMode  field  specifies  global  or  per-port  reporting.  0    Over-current  status  is  reported  collectively  for  all  downstream ports.  1  No overcurrent protection supported. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERCURRENTPROTECTIONMODE</name>
              <description>OverCurrentProtectionMode  This  bit  describes  how  the  overcurrent  status  for  the  Root  Hub  ports are reported. At reset, these fields should reflect the same  mode  as  PowerSwitchingMode .  This  field  is  valid  only  if  the NoOverCurrentProtection  field is cleared.  0  Over-current  status  is  reported  collectively  for  all  downstream ports.  1  Over-current status is reported on per-port basis. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEVICE</name>
              <description>Device Type  This bit specifies that the Root Hub is not a compound device. The  Root  Hub  is  not  permitted  to  be  a  compound  device.  This  field  should always read/write 0. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>POWERSWITCHINGMODE</name>
              <description>PowerSwitchingMode  This bit is used to specify how the power switching of the Root  Hub ports is controlled. It is implementation-specific. This field is  only valid if the  NoPowerSwitching  field is cleared.  0  All ports are powered at the same time.  1  Each port  is  powered  individually.  This  mode  allows  port  power to be controlled by either the global switch or per- port  switching. If the  PortPowerControlMask  bit is set, the port  responds  only  to  port  power  commands  ( Set/ClearPortPower ). If the port mask is cleared, then the  port  is  controlled  only  by  the  global  power  switch  ( Set/ClearGlobalPower ). </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NOPOWERSWITHCING</name>
              <description>NoPowerSwithcing  These  bits  are  used  to  specify  whether  power  switching  is  supported  or  ports  are  always  powered.  It  is  implementation- specific.  When  this  bit  is  cleared,  the  PowerSwitchingMode   specifies global or per-port switching.  0  Ports are power switched.  1  Ports are always powered on when the HC is powered on. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NUMBERDOWNSTREAMPORTS</name>
              <description>NumberDownstreamPorts  These bits specify the number of downstream ports supported by  the  Root  Hub.  It  is  implementation-specific.  The  minimum  number of ports is 1. The maximum number of ports supported.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhDescriptorB_Register</name>
          <description>HcRhDescriptorB_Register</description>
          <addressOffset>0x44C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PORTPOWERCONTROLMASK</name>
              <description>PortPowerControlMask  Each bit indicates if a port is affected by a global power control  command  when  PowerSwitchingMode  is  set.  When  set,  the  port's  power  state  is  only  affected  by  per-port  power  control  ( Set/ClearPortPower ). When cleared, the port is controlled by the  global  power  switch  ( Set/ClearGlobalPower ).  If  the  device  is  configured to global switching mode ( PowerSwitchingMode  = 0 ),  this field is not valid.  Bit0  Reserved  Bit1  Ganged-power mask on Port #1.  Bit2  Ganged-power mask on Port #2.  &#8230;    Bit15  Ganged-power mask on Port #15. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEVICEREMOVABLE</name>
              <description>DeviceRemovable  Each bit is dedicated to a port of the Root Hub. When cleared, the  attached  device  is  removable.  When  set,  the  attached  device  is  not removable.  Bit0  Reserved  Bit1  Device attached to Port #1.  Bit2  Device attached to Port #2.  &#8230;    Bit15  Device attached to Port #15.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhPortStatus</name>
          <description>HcRhPortStatus</description>
          <addressOffset>0x454</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>FULL_RESUME_SEQUENCE_HAS_BEEN_COMPLETED</name>
              <description>This bit is set when the full resume sequence has been completed.  This sequence includes the 20-s resume pulse, LS EOP, and 3-ms  resychronization  delay.  The  HCD  writes  a  &#8216;1&#8217;  to  clear  this  bit.  Writing  a  &#8216;0&#8217;  has  no  effect.  This  bit  is  also  cleared  when  ResetStatusChange  is set.  0  resume is not completed  1  resume completed </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HARDWARE_EVENTS_CAUSE_THE_PORTENABLESTATUS_BIT</name>
              <description>This bit is set when hardware events cause the  PortEnableStatus  bit to be cleared. Changes from HCD writes do not set this bit. The  HCD writes a &#8216;1&#8217; to clear this bit. Writing a &#8216;0&#8217; has no effect. 0  no change in  PortEnableStatus   1  change in  PortEnableStatus  </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WHENEVER_A_CONNECT_OR_DISCONNECT_EVENT</name>
              <description>This bit is set whenever a connect or disconnect event occurs. The  HCD  writes  a  &#8216;1&#8217;  to  clear  this  bit.  Writing  a  &#8216;0&#8217;  has  no  effect.  If  CurrentConnectStatus  is  cleared  when  a  SetPortReset,SetPortEnable ,  or  SetPortSuspend  write  occurs,  this  bit  is  set  to force  the  driver  to  re-evaluate  the  connection  status  since  these writes  should  not  occur  if  the  port  is  disconnected.  0  no change in  PortEnableStatus   1  change in  PortEnableStatus     Note: If the DeviceRemovable[NDP] bit is set, this bit is set only  after a Root Hub reset to inform the system that the device is  attached.  </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOWSPEEDDEVICEATTACHED_THIS_BIT_INDICATES_THE_SPEED</name>
              <description>LowSpeedDeviceAttached   This  bit  indicates the  speed  of  the  device  attached to  this  port.  When set, a Low Speed device is attached to this port. When clear,  a Full Speed device is attached to this port. This field is valid only  when the  CurrentConnectStatus  is set.  0  full speed device attached  1  low speed device attached    (write) ClearPortPower  The HCD clears the  PortPowerStatus  bit by writing a &#8216;1&#8217; to this bit.  Writing a &#8216;0&#8217; has no effect. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORTRESETSTATUS_WHEN_THIS_BIT_IS_SET</name>
              <description>PortResetStatus   When this bit is set by a write to  SetPortReset , port reset signaling  is  asserted.  When  reset  is  completed,  this  bit  is  cleared  when  PortResetStatusChange  is set. This bit cannot be set if  CurrentConnectStatus  is cleared.  0  port reset signal is not active  1  port reset signal is active    (write) SetPortReset   The HCD sets the port reset signaling by writing a &#8216;1&#8217; to this bit.  Writing a &#8216;0&#8217; has no effect. If  CurrentConnectStatus  is cleared, this  write  does  not  set  PortResetStatus ,  but  instead  sets  ConnectStatusChange . This informs the driver that it attempted  to reset a disconnected port. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORTOVERCURRENTINDICATOR_THIS_BIT_IS_ONLY_VALID</name>
              <description>PortOverCurrentIndicator   This bit is only valid when the Root Hub is configured in such a way  that  overcurrent  conditions  are  reported  on  a  per-port  basis.  If  per-port overcurrent reporting is not supported, this bit is set to  0. If cleared, all power operations are normal for this port. If set,  an  overcurrent  condition  exists  on  this  port.  This  bit  always  reflects the overcurrent input signal.  0  no overcurrent condition.  1  overcurrent condition detected.    (write) ClearSuspendStatus  The  HCD  writes  a  &#8216;1&#8217;  to  initiate  a  resume.  Writing  a  &#8216;0&#8217;  has  no  effect. A resume is initiated only if  PortSuspendStatus  is set. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORTSUSPENDSTATUS_THIS_BIT_INDICATES_THE_PORT</name>
              <description>PortSuspendStatus   This bit indicates the port is suspended or in the resume sequence.  It is set by a  SetSuspendState  write and cleared when  PortSuspendStatusChange  is  set  at  the  end  of  the  resume  interval. This bit cannot be set if  CurrentConnectStatus  is cleared.  This bit is also cleared when  PortResetStatusChange  is set at the  end of the port reset or when the HC is placed in the USBRESUME  state. If an upstream resume is in progress, it should propagate to  the HC.  0  port is not suspended  1  port is suspended    (write) SetPortSuspend  The HCD sets the  PortSuspendStatus  bit by writing a &#8216;1&#8217; to this bit.  Writing a &#8216;0&#8217; has no effect. If  CurrentConnectStatus  is cleared, this  write  does  not  set  PortSuspendStatus ;  instead  it  sets  ConnectStatusChange . This informs the driver that it attempted  to suspend a disconnected port. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CURRENTCONNECTSTATUS_THIS_BIT_REFLECTS_THE_CURRENT</name>
              <description>CurrentConnectStatus  This bit reflects the current state of the downstream port.  0  No device connected  1  Device connected  (write) ClearPortEnable  The HCD writes a &#8216;1&#8217; to clear the PortEnableStatus bit. Writing &#8216;0&#8217;  to this bit has no effect. The CurrentConnectStatus is not affected  by any write.  Note:  This  bit  is  always  read  &#8216;1&#8217;  when  the  attached  device  is  nonremovalble (DviceRemoveable[NumberDownstreamPort]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhStatus_Register</name>
          <description>HcRhStatus_Register</description>
          <addressOffset>0x450</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80038001</resetMask>
          <fields>
            <field>
              <name>WRITE_A_CLEARS_DEVICEREMOTEWAKEUPENABLE</name>
              <description>(write)ClearRemoteWakeupEnable  Write a &#8216;1&#8217; clears  DeviceRemoteWakeupEnable.  Writing a &#8216;0&#8217; has  no effect. </description>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>THE_ROOT_HUB_DOES_NOT</name>
              <description>(read)LocalPowerStartusChange  The Root Hub does not support the local power status features,  thus, this bit is always read as &#8216;0&#8217;.  (write)SetGlobalPower  In  global  power  mode  ( PowerSwitchingMode =0),  This  bit  is  written  to  &#8216;1&#8217;  to  turn  on  power  to  all  ports  (clear  PortPowerStatus ).  In  per-port  power  mode,  it  sets  PortPowerStatus  only on ports whose  PortPowerControlMask  bit  is not set. Writing a &#8216;0&#8217; has no effect. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THIS_BIT_ENABLES_A_CONNECTSTATUSCHANGE</name>
              <description>(read)DeviceRemoteWakeupEnable  This  bit  enables  a  ConnectStatusChange  bit  as  a  resume  event,  causing  a  USBSUSPEND  to  USBRESUME  state  transition  and  setting the  ResumeDetected  interrupt.  0  ConnectStatusChange  is not a remote wakeup event.  1  ConnectStatusChange  is a remote wakeup event.    (write)SetRemoteWakeupEnable  Writing a &#8216;1&#8217; sets DeviceRemoveWakeupEnable. Writing a &#8216;0&#8217; has  no effect. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>REPORTS_OVERCURRENT_CONDITIONS_WHEN_THE_GLOBAL</name>
              <description>This bit reports overcurrent conditions when the global reporting  is implemented. When set, an overcurrent condition exists. When  cleared, all power operations are normal.    If  per-port  overcurrent  protection  is  implemented  this  bit  is  always &#8216;0&#8217; </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>WHEN_READ</name>
              <description>(Read)LocalPowerStatus  When read, this bit returns the LocalPowerStatus of the Root Hub.  The  Root  Hub  does  not  support  the  local  power  status  feature;  thus, this bit is always read as &#8216;0&#8217;.  (Write)ClearGlobalPower  When write, this bit is operated as the ClearGlobalPower. In global  power mode ( PowerSwitchingMode =0), This bit is written to &#8216;1&#8217;  to turn off power to all ports (clear  PortPowerStatus ). In per-port  power  mode,  it  clears  PortPowerStatus  only  on  ports  whose  PortPowerControlMask  bit is not set. Writing a &#8216;0&#8217; has no effect.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PERIODICLISTBASE</name>
          <description>PERIODICLISTBASE</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>BASE</name>
              <description>Base Address  These  bits  correspond  to  memory  address  signals  [31:12],  respectively.  This register contains the beginning address of the Periodic Frame  List in the system memory.    System software loads this register prior to starting the schedule  execution  by  the  Host  Controller.  The  memory  structure  referenced  by  this  physical  memory  pointer  is  assumed  to  be  4  Kbyte aligned. The contents of this register are combined with the  Frame Index Register (FRINDEX) to enable the Host Controller to  step through the Periodic Frame List in sequence. </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PHY_CTRL</name>
          <description>PHY_CTRL</description>
          <addressOffset>0x810</addressOffset>
          <resetValue>0x8</resetValue>
          <resetMask>0x1FF89</resetMask>
          <fields>
            <field>
              <name>VC_ADDR</name>
              <description>vc_addr </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VC_DI</name>
              <description>vc_di </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIDDQ</name>
              <description>1: Write 1 to disable phy 
0: Write 0 to enable phy </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write_1</name>
                  <description>Write 1 to disable phy</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write_0</name>
                  <description>Write 0 to enable phy</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VC_CLK</name>
              <description>vc_clk   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PORTSC</name>
          <description>PORTSC</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0x3F2DFF</resetMask>
          <fields>
            <field>
              <name>WAKE_ON_DISCONNECT_ENABLE_WRITING</name>
              <description>Wake on Disconnect Enable (WKDSCNNT_E)  Writing this bit to a one enables the port to be sensitive to device  disconnects as wake-up events.  This field is zero if Port Power is zero.  The default value in this field is &#8216;0&#8217;. </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKE_ON_CONNECT_ENABLE_WRITING</name>
              <description>Wake on Connect Enable (WKCNNT_E)  Writing this bit to a one enable the port to be sensitive to device  connects as wake-up events.  This field is zero if Port Power is zero.  The default value in this field is &#8216;0&#8217;. </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_TEST_CONTROL_THE_VALUE_IN</name>
              <description>Port Test Control  The  value  in  this  field  specifies  the  test  mode  of  the  port.  The  encoding of the test mode bits are as follows:  Bits  Test Mode  0000b  The port is NOT operating in a test mode.  0001b  Test J_STATE  0010b  Test K_STATE  0011b  Test SE0_NAK  0100b  Test Packet  0101b  Test FORCE_ENABLE  0110b-  1111b    Reserved  The default value in this field is &#8216;0000b&#8217;. </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_OWNER_THIS_BIT_UNCONDITIONALLY_GOES</name>
              <description>Port Owner  This bit unconditionally goes to a 0b when the Configured bit in the  CONFIGFLAG  register  makes  a  0b  to  1b  transition.  This  bit  unconditionally goes to 1b whenever the Configured bit is zero.  System software uses this field to release ownership of the port to  selected host controller (in the event that the attached device is  not a high-speed device).Software writes a one to this bit when the  attached device is not a high-speed device. A one in this bit means  that a companion host controller owns and controls the port.  Default Value = 1b. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_RESET_IS_IN_RESET</name>
              <description>Port Reset  1=Port is in Reset. 0=Port is not in Reset. Default value = 0.  When software writes a one to this bit (from a zero), the bus reset  sequence  as  defined  in  the  USB  Specification  Revision  2.0  is  started.  Software  writes  a  zero  to  this  bit  to  terminate  the  bus  reset sequence. Software must keep this bit at a one long enough  to ensure the reset sequence, as specified in the USB Specification  Revision 2.0, completes.      Note that when software writes a zero to this bit there may be a  delay before the bit status changes to a zero. The bit status will not  read as a zero until after the reset has completed. If the port is in  high-speed mode after reset is complete, the host controller will  automatically  enable  this  port  (e.g.  set  the  Port  Enable  bit  to  a  one). A host controller must terminate the reset and stabilize the  state of the port within 2 milliseconds of software transitioning this  bit from a one to a zero. For example: if the port detects that the  attached  device  is  high-speed  during  reset,  then  the  host  controller  must  have  the  port  in  the  enabled  state  with  2ms  of  software writing this bit to a zero.  The HC Halted bit in the USBSTS register should be a zero before  software attempts to use this bit. The host controller may hold Port  Reset asserted to a one when the HC Halted bit is a one.  This field is zero if Port Power is zero. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SUSPEND_PORT_ENABLED_BIT_AND_SUSPEND</name>
              <description>Suspend  Port Enabled Bit and Suspend bit of this register define the port  states as follows:  Bits[Port  Enables,  Suspend]  Port State            0x  Disable            10  Enable            11  Suspend  When  in  suspend  state,  downstream  propagation  of  data  is  blocked on this port, except for port reset. The blocking occurs at  the end of the current transaction, if a transaction was in progress  when  this  bit  was written  to  1.  In  the  suspend  state,  the  port  is  sensitive  to  resume  detection.  Not  that  the  bit  status  does  not  change until the port is suspend and that there may be a delay in  suspending a port if there is a transaction currently in progress on  the USB.  A write of zero to this bit is ignored by the host controller. The host  controller will unconditionally set this bit to a zero when:  &#9312; Software sets the Force Port Resume bit to a zero(from a one).  &#9313; Software sets the Port Reset bit to a one(from a zero).  If  host  software  sets  this  bit  to  a  one  when  the  port  is  not  enabled(i.e. Port enabled bit is a zero), the results are undefined.  This field is zero if Port Power is zero.  The default value in this field is &#8216;0&#8217;. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCE_PORT_RESUME_RESUME</name>
              <description>Force Port Resume  1  =  Resume  detected/driven  on  port.  0  =  No  resume  (K-state)  detected/driven on port. Default value = 0.  This functionality defined for manipulating this bit depends on the  value of the Suspend bit. For example, if the port is not suspend  and software transitions this bit to a one, then the effects on the  bus are undefined.  Software  sets  this  bit  to  1  to  drive  resume  signaling.  The  Host  Controller sets this bit to a 1 if a J-to-K transition is detected while  the port is in the Suspend state. When this bit transitions to a one  because a J-to-K transition is detected, the Port Change Detect bit  in the USBSTS register is also set to a one. If software sets this bit  to a one, the host controller must not set the Port Change Detect  bit.  Note  that  when  the  EHCI  controller  owns  the  port,  the  resume  sequence  follows  the  defined  sequence  documented  in  the  USB  Specification Revision 2.0. The resume signaling (Full-speed &#8216;K&#8217;) is  driven on the port as long as this remains a one. Software must  appropriately time the Resume and set this bit to a zero when the  appropriate amount of time has elapsed. Writing a zero (from one)  causes the port to return high-speed mode (forcing the bus below  the port into a high-speed idle). This bit will remain a one until the  port  has  switched  to  high-speed  idle.  The  host  controller  must  complete this transition within 2 milliseconds of software setting  this bit to a zero.  This field is zero if Port Power is zero. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVER-CURRENT_CHANGE_THIS_BIT_GETS_SET</name>
              <description>Over-current Change  This bit gets set to a one when there is a change to Over-current  Active. Software clears this bit by writing a one to this bit position. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>OVER-CURRENT_ACTIVE_THIS_PORT</name>
              <description>Over-current Active  0 = This port does not have an over-current condition    1 = This port currently has an over-current condition    This bit will automatically transition from a one to a zero when the  over current condition is removed.  The default value of this bit is &#8216;0&#8217;. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PORT_ENABLE/DISABLE_CHANGE_PORT</name>
              <description>Port Enable/Disable Change  1 = Port enabled/disabled status has changed    0 = No change  For  the  root  hub,  this  bit  gets  set  to  a  one  only  when  a  port  is  disabled  due  to  the  appropriate  conditions  existing  at  the  EOF2  point (See Chapter 11 of the USB Specification for the definition of  a Port Error). Software clears this bit by writing a 1 to it.  This field is zero if Port Power is zero. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>PORT_ENABLED/DISABLED_PORTS_CAN</name>
              <description>Port Enabled/Disabled  1=Enable    0=Disable    Ports can only be enabled by the host controller as a part of the  reset and enable. Software cannot enable a port by writing a one  to this field. The host controller will only set this bit to a one when  the reset sequence determines that the attached device is a high- speed device.  Ports can be disabled by either a fault condition(disconnect event  or  other  fault  condition)  or  by  host  software.  Note  that  the  bit  status does not change until the port state actually changes. There  may be a delay in disabling or enabling a port due to other host  controller and bus events.    When  the  port  is  disabled,  downstream  propagation  of  data  is  blocked on this port except for reset.  The default value of this field is &#8216;0&#8217;.  This field is zero if Port Power is zero. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONNECT_STATUS_CHANGE_IN_CURRENT</name>
              <description>Connect Status Change  1=Change in Current Connect Status    0=No change  Indicates a change has occurred in the current connect status of  the port. The host controller sets this bit for all changes to the port  device connect status, even if system software has not cleared an  existing connect status change. For example, the insertion status  changes  twice  before  system  software  has  cleared  the  changed  condition,  hub  hardware  will  be  &#8220;setting&#8221;  an  already-set  bit.  Software sets this bit to 0 by writing a 1 to it.  This field is zero if Port Power is zero. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>CURRENT_CONNECT_STATUS_DEVICE_IS_PRESENT</name>
              <description>Current Connect Status  Device is present on port when the value of this field is a one, and  no device is present on port when the value of this field is a zero.  This  value  reflects  the  current  state  of  the  port,  and  may  not  correspond directly to the event that caused the Connect Status  Change(Bit 1) to be set.  This field is zero if Port Power zero.  This register is only reset by hardware or in response to a host controller reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBCMD</name>
          <description>USBCMD</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x80B00</resetValue>
          <resetMask>0xFF0BFF</resetMask>
          <fields>
            <field>
              <name>INTERRUPT_THRESHOLD_CONTROL_THE_VALUE_IN</name>
              <description>Interrupt Threshold Control  The  value  in  this  field  is  used  by  system  software  to  select  the  maximum  rate  at which  the  host  controller  will issue  interrupts.  The only valid values are defined below:  Value  Minimum Interrupt Interval  0x00  Reserved  0x01  1 micro-frame  0x02  2 micro-frame  0x04  4 micro-frame  0x08  8 micro-frame(default, equates to 1 ms)  0x10  16 micro-frame(2ms)  0x20  32 micro-frame(4ms)  0x40  64 micro-frame(8ms)  Any other value in this register yields undefined results.  The default value in this field is 0x08 .  Software modifications to this bit while HC Halted bit is equal to  zero results in undefined behavior. </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE</name>
              <description>Asynchronous Schedule Park Mode Enable (OPTIONAL)  If the Asynchronous Park Capability bit in the HCCPARAMS register  is a one, then this bit defaults to a 1 and is R/W. Otherwise the bit  must be a zero and is Read Only. Software uses this bit to enable  or disable Park mode. When this bit is one, Park mode is enabled.  When this bit is zero, Park mode is disabled. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNT</name>
              <description>Asynchronous Schedule Park Mode Count (OPTIONAL)  Asynchronous Park Capability bit in the HCCPARAMS register is a  one,  then  this  field  defaults  to  0x3  and  is  W/R.  Otherwise  it  defaults  to  zero  and  is  R.  It  contains  a  count  of  the  number  of  successive transactions the host controller is allowed to execute  from  a  high-speed  queue  head  on  the  Asynchronous  schedule  before continuing traversal of the Asynchronous schedule.  Valid value are 0x1 to 0x3.Software must not write a zero to this  bit when Park Mode Enable is a one as it will result in undefined  behavior. </description>
              <bitRange>[9:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LIGHT_HOST_CONTROLLER_RESET_THIS</name>
              <description>Light Host Controller Reset (OPTIONAL)  This control bit is not required.  If  implemented,  it  allows  the  driver  to  reset  the  EHCI  controller  without  affecting  the  state  of  the  ports  or  relationship  to  the  companion  host  controllers.  For  example,  the  PORSTC  registers  should not be reset to their default values and the CF bit setting  should not go to zero (retaining port ownership relationships).  A  host  software  read  of  this  bit  as  zero  indicates  the  Light  Host  Controller Reset has completed and it si safe for software to re- initialize the host controller. A host software read of this bit as a  one indicates the Light Host   </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL_THIS</name>
              <description>Interrupt on Async Advance Doorbell  This bit is used as a doorbell by software to tell the host controller  to  issue  an  interrupt  the  next  time  it  advances  asynchronous  schedule. Software must write a 1 to this bit to ring the doorbell.  When  the  host  controller  has  evicted  all  appropriate  cached  schedule state, it sets the Interrupt on Async Advance status bit in  the  USBSTS.  if  the  Interrupt  on  Async  Advance  Enable  bit  in  the  USBINTR  register  is  a  one  then the  host  controller  will  assert  an  interrupt at the next interrupt threshold.  The  host  controller  sets  this  bit  to  a  zero  after  it  has  set  the  Interrupt on Async Advance status bit in the USBSTS register to a  one.  Software should not write a one to this bit when the asynchronous  schedule is disabled. Doing so will yield undefined results. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_ENABLE_THIS_BIT_CONTROLS</name>
              <description>Asynchronous Schedule Enable  This bit controls whether the host controller skips processing the  Asynchronous Schedule. Values mean:  Bit Value  Meaning  0  Do not process the Asynchronous Schedule.    1  Use  the  ASYNLISTADDR  register  to  access  the  Asynchronous Schedule.  The default value of this field is &#8216;0b&#8217;. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PERIODIC_SCHEDULE_ENABLE_THIS_BIT_CONTROLS</name>
              <description>Periodic Schedule Enable  This bit controls whether the host controller skips processing the  Periodic Schedule. Values mean:  Bit Value  Meaning  0  Do not process the Periodic Schedule.    1  Use  the  PERIODICLISTBASE  register  to  access  the  Periodic Schedule.  The default value of this field is &#8216;0b&#8217;. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOST_CONTROLLER_RESET_THIS_CONTROL_BIT</name>
              <description>Host Controller Reset  This control bit is used by software to reset the host controller. The  effects of this on Root Hub registers are similar to a Chip Hardware  Reset.  When software writes a one to this bit, the Host Controller resets  its internal pipelines, timers, counters, state machines, etc. to their  initial  value.  Any  transaction  currently  in  progress  on  USB  is  immediately terminated. A USB reset is not driven on downstream  ports.  All  operational  registers,  including  port  registers  and  port  state  machines are set to their initial values. Port ownership reverts to  the  companion  host  controller(s).  Software  must  reinitialize  the  host controller as described in Section 4.1 of the CHEI Specification  in order to return the host controller to an operational state.  This bit is set to zero by the Host Controller when the reset process  is complete. Software cannot terminate the reset process early by  writing a zero to this register.  Software should not set this bit to a one when the HC Halted bit in  the  USBSTS  register  is  a  zero.  Attempting  to  reset  an  actively  running host controller will result in undefined behavior. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RUN/STOP_WHEN_SET_TO_A_1</name>
              <description>Run/Stop  When set to a 1, the Host Controller proceeds with execution of  the  schedule.  When  set  to  0,  the  Host  Controller  completes  the  current  and  any  actively  pipelined  transactions  on  the  USB  and  then halts. The Host Controller must halt within 16 micro-frames  after software clears this bit.  The HC Halted bit indicates when the Host Controller has finished  its  pending  pipelined  transactions  and  has  entered  the  stopped  state.  Software  must  not  write  a  one  to  this  field  unless  the  Host  Controller is in the Halt State.  The default value is 0x0.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBINTR</name>
          <description>USBINTR</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>HOST_SYSTEM_ERROR_ENABLE_WHEN_THIS</name>
              <description>Host System Error Enable  When  this  bit  is  1,  and  the  Host  System  Error  Status  bit  in  the  USBSTS register is 1, the host controller will issue an interrupt. The  interrupt  is  acknowledged  by  software  clearing  the  Host  System  Error bit. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_LIST_ROLLOVER_ENABLE_WHEN_THIS</name>
              <description>Frame List Rollover Enable  When this bit is 1, and the Frame List Rollover bit in the USBSTS  register  is  1,  the  host  controller  will  issue  an  interrupt.  The  interrupt  is  acknowledged  by  software  clearing  the  Frame  List  Rollover bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_CHANGE_INTERRUPT_ENABLE_WHEN_THIS</name>
              <description>Port Change Interrupt Enable  When  this  bit  is  1,  and  the  Port  Chang  Detect  bit  in  the  USBSTS  register  is  1,  the  host  controller  will  issue  an  interrupt.  The  interrupt  is  acknowledged  by  software  clearing  the  Port  Chang  Detect bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USB</name>
              <description>Error Interrupt Enable  When this bit is 1, and the USBERRINT bit in the USBSTS register is  1,the  host  controller  will issue  an  interrupt  at  the  next  interrupt  threshold.  The interrupt is acknowledged by software clearing the USBERRINT  bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USB</name>
              <description>Interrupt Enable  When this bit is 1, and the USBINT bit in the USBSTS register is 1,the  host  controller  will  issue  an  interrupt  at  the  next  interrupt  threshold.  The interrupt is acknowledged by software clearing the USBINT bit   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBSTS</name>
          <description>USBSTS</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x1000</resetValue>
          <resetMask>0xF03F</resetMask>
          <fields>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_STATUS_THE_BIT_REPORTS</name>
              <description>Asynchronous Schedule Status  The bit reports the current real status of Asynchronous Schedule.  If this bit is a zero then the status of the Asynchronous Schedule is  disabled. If this bit is a one then the status of the Asynchronous  Schedule  is  enabled.  The  Host  Controller  is  not  required  to  immediately disable or enable the Asynchronous Schedule when  software transitions the Asynchronous Schedule Enable bit in the  USBCMD register. When this bit and the Asynchronous Schedule  Enable bit are the same value, the Asynchronous Schedule is either  enabled (1) or disabled (0).   </description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIODIC_SCHEDULE_STATUS_THE_BIT_REPORTS</name>
              <description>Periodic Schedule Status  The bit reports the current real status of the Periodic Schedule. If  this bit is a zero then the status of the Periodic Schedule is disabled.  If  this  bit  is  a  one  then  the  status  of  the  Periodic  Schedule  is  enabled.  The  Host  Controller  is  not  required  to  disable or enable the Periodic Schedule when software transitions  the  bit in the USBCMD register. When this  bit and the  bit are the same value, the  Periodic Schedule is either enabled (1) or disabled (0). </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RECLAMATION_THIS_IS_A_READ-ONLY_STATUS</name>
              <description>Reclamation  This  is  a  read-only  status  bit,  which  is  used  to  detect  an  empty  asynchronous schedule. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HC</name>
              <description>Halted  This  bit  is  a  zero  whenever  the  Run/Stop  bit  is  a  one.  The  Host  Controller Sets this bit to one after it has stopped executing as a  result of the Run/Stop bit being set to 0, either by software or by  the Host Controller Hardware (e.g. internal error).  The default value is &#8216;1&#8217;. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INTERRUPT_ON_ASYNC_ADVANCE_SYSTEM_SOFTWARE</name>
              <description>Interrupt on Async Advance  System software can force the host controller to issue an interrupt  the  next  time  the  host  controller  advances  the  asynchronous  schedule  by  writing  a  one  to  the  Interrupt  on  Async  Advance  Doorbell bit in the USBCMD register. This status bit indicates the  assertion of that interrupt source. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>HOST_SYSTEM_ERROR_THE_HOST_CONTROLLER</name>
              <description>Host System Error  The Host Controller set this bit to 1 when a serious error occurs  during a host system access involving the Host Controller module.  When this error occurs, the Host Controller clears the Run/Stop bit  in  the  Command  register  to  prevent  further  execution  of  the  scheduled TDs. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>FRAME_LIST_ROLLOVER_THE_HOST_CONTROLLER</name>
              <description>Frame List Rollover  The Host Controller sets this bit to a one when the Frame List Index  rolls over from its maximum value to zero. The exact value at which  the rollover occurs depends on the frame list size. For example, if  the frame list size is 1024, the Frame Index Register rolls over every  time  FRINDEX  [13]  toggles.  Similarly,  if  the  size  is  512,  the  Host  Controller sets this bit to a one every time FRINDEX [12] toggles. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>PORT_CHANGE_DETECT_THE_HOST_CONTROLLER</name>
              <description>Port Change Detect  The Host Controller sets this bit to a one when any port for which  the Port Owner bit is set to zero has a change bit transition from a  zero to a one or a Force Port Resume bit transition from a zero to  a one as a result of a J-K transition detected on a suspended port.  This  bit  will  also  be  set  as  a  result  of  the  Connect  Status  Chang  being  set  to  a  one  after  system  software  has  relinquished  ownership  of a  connected port  by  writing  a  one  to  a port&#8217;s  Port  Owner bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>USB</name>
              <description>Error Interrupt(USBERRINT)  The  Host  Controller  sets  this  bit  to  1  when  completion  of  USB  transaction  results  in  an  error  condition(e.g.  error  counter  underflow).If  the  TD  on  which  the  error  interrupt  occurred  also  had its IOC bit set, both.  This bit and USBINT bit are set. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>USB</name>
              <description>Interrupt(USBINT)  The Host Controller sets this bit to a one on the completion of a  USB  transaction,  which  results  in  the  retirement  of  a  Transfer  Descriptor that had its IOC bit set.  The Host Controller also sets this bit to 1 when a short packet is  detected  (actual  number  of  bytes  received  was  less  than  the  expected number of bytes) </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_CTRL</name>
          <description>USB_CTRL</description>
          <addressOffset>0x800</addressOffset>
          <resetValue>0x10000000</resetValue>
          <resetMask>0x12041F01</resetMask>
          <fields>
            <field>
              <name>DMA</name>
              <description>Transfer Status Enable 
0: Disable 
1: Enable </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI</name>
              <description>count select 
1: Simulation mode. The counters will be much shorter then real  time 
0: Normal mode. The counters will count full time </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Simulation</name>
                  <description>Simulation mode. The counters will be much shorter then real  time</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal mode. The counters will count full time</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PP2VBUS</name>
              <description>1: ULPI wrapper interface will automatically set or clear DrvVbus  register in ULPI PHY according to the port power status form the  root hub 
0: ULPI wrapper will ignore the difference between power status  of root hub and ULPI PHY </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ULPI_wrapper_interface</name>
                  <description>ULPI wrapper interface will automatically set or clear DrvVbus  register in ULPI PHY according to the port power status form the  root hub</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ULPI_wrapper_will_ignore</name>
                  <description>ULPI wrapper will ignore the difference between power status  of root hub and ULPI PHY</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB</name>
              <description>Master interface INCR16 enable 
1: Use INCR16 when appropriate 
0: Do not use INCR16, use other enabled INCRX or unspecified  length burst INCR </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR16</name>
                  <description>Use INCR16 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Do_not_use_INCR16</name>
                  <description>Do not use INCR16, use other enabled INCRX or unspecified  length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB</name>
              <description>Master interface INCR8 enable 
1: Use INCR8 when appropriate 
0:  Do  not  use  INCR8,  use  other  enabled  INCRX  or  unspecified  length burst INCR </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR8</name>
                  <description>Use INCR8 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Do_not_use_INCR8</name>
                  <description>Do  not  use  INCR8,  use  other  enabled  INCRX  or  unspecified  length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB</name>
              <description>Master interface burst type INCR4 enable 
1: Use INCR4 when appropriate 
0:  Do  not  use  INCR4,  use  other  enabled  INCRX  or  unspecified  length burst INCR </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR4</name>
                  <description>Use INCR4 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Do_not_use_INCR4</name>
                  <description>Do  not  use  INCR4,  use  other  enabled  INCRX  or  unspecified  length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB</name>
              <description>Master interface INCRX align enable 
1: Start INCRx burst only on burst x-align address 
0: Start burst on any double word boundary  Note: This bit must enable if any bit of bit[11:9] is enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Start_INCRx</name>
                  <description>Start INCRx burst only on burst x-align address</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_burst</name>
                  <description>Start burst on any double word boundary  Note: This bit must enable if any bit of bit[11:9] is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ULPI</name>
              <description>bypass enable 
1: Enable UTMI interface, disable ULPI interface 
0: Enable ULPI interface, disable UTMI interface   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_UTMI</name>
                  <description>Enable UTMI interface, disable ULPI interface</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable_ULPI</name>
                  <description>Enable ULPI interface, disable UTMI interface</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_SPDCR</name>
          <description>USB_SPDCR</description>
          <addressOffset>0x828</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10013</resetMask>
          <fields>
            <field>
              <name>SE0</name>
              <description>Status  This bit is set when no-se0 is detected before SOF when bit[1:0]  is 10b or 11b </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_SEL</name>
              <description>resume_sel  When  set  k-se0  transition  2  us,  setting  this  bit  to  1,  which  is  cooperated with ss_utmi_backward_enb_i. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT</name>
              <description>Port Disable Control 
00: Port Disable when no-se0 detect before SOF 
01: Port Disable when no-se0 detect before SOF 
10: No Port Disable when no-se0 detect before SOF 
11: Port Disable when no-se0 3 time detect before SOF during 8    frames     </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Timer</name>
      <description>Timer</description>
      <groupName>generic</groupName>
      <baseAddress>0x2050000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>AVS_CNT0_REG</name>
          <description>AVS Counter 0 Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT0</name>
              <description>The higher 32 bits of AVS counter0.    AVS counter0 is a 33-bit up counter. The initial value consists of two  parts: this register forms the bit[32:1] of AVS counter0 and the bit[0] is  zero.  You can set the initial value of the AVS counter0 by software. The initial  value can be updated at anytime. You can also pasuse the counter by  setting AVS_CNT0_PS to &#8221;1&#8221;. The counter value will not increase when  it is paused. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT1_REG</name>
          <description>AVS Counter 1 Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1</name>
              <description>The higher 32 bits of AVS counter1.    AVS counter1 is a 33-bit up counter. The initial value consists of two  parts: this register forms the bit[32:1] of AVS counter0 and the bit[0] is  zero.  You can set the initial value of the AVS counter1 by software. The initial  value can be updated at anytime. You can also pasuse the counter by  setting AVS_CNT1_PS to &#8221;1&#8221;. The counter value will not increase when  it is paused. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT_CTL_REG</name>
          <description>AVS Control Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x303</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1_PS</name>
              <description>Audio/Video Sync Counter 1 Pause Control 
0: Do not pause. 
1: Pause the AVS counter1. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_pause</name>
                  <description>Do not pause.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pause</name>
                  <description>Pause the AVS counter1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT0_PS</name>
              <description>Audio/Video Sync Counter 0 Pause Control 
0: Do not pause. 
1: Pause the AVS counter0. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_pause</name>
                  <description>Do not pause.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pause</name>
                  <description>Pause the AVS counter0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT1_EN</name>
              <description>Audio/Video Sync Counter 1 Enable/Disable    The clock source is OSC24M. 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT0_EN</name>
              <description>Audio/Video Sync Counter 0 Enable/Disable    The clock source is OSC24M. 
0: Disabled 
1: Enabled </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT_DIV_REG</name>
          <description>AVS Divisor Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x5DB05DB</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1_D</name>
              <description>N1, the divisor factor for AVS1.  The clock for AVS1 is 24 MHz/N1.  N1 = Bit[27:16] + 1.  The valid value for N1 is from 1 to 0x7ff.    There is an internal 12-bit counter maintained by the engine of the 33- bit AVS1. The 12-bit counter is used for counting the cycle number of  the clock OSC24M. When the value of the 12-bit counter reaches N1,  the  internal  33-bit  counter  register  will  increase  1  and  the  12-bit  counter will reset to zero and restart again.  You can change the value of N1 via the software at any time. </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AVS_CNT0_D</name>
              <description>N0, the divisor factor for AVS0.  The clock for AVS0 is 24MHz/N0.  N0 = Bit[11:0] + 1.  The valid value for N0 is from 1 to 0x7ff.    There is an internal 12-bit counter maintained by the engine of the 33- bit AVS0. The 12-bit counter is used for counting the cycle number of  the clock OSC24M. When the value of the 12-bit counter reaches N0,  the  internal  33-bit  counter  register  will  increase  1  and  the  12-bit  counter will reset to zero and restart again.  You can change the value of N0 via the software at any time.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_CTRL_REG</name>
          <description>Timer0 Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TMR0_MODE</name>
              <description>Select the timing mode for timer0 
0: Periodic mode. When the interval value of the timer 0 is reached,  the timer will restart another round of counting automatically. 
1: Single counting mode. When the interval value of the timer 0 is  reached, the timer will stop counting. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Periodic</name>
                  <description>Periodic mode. When the interval value of the timer 0 is reached,  the timer will restart another round of counting automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single counting mode. When the interval value of the timer 0 is  reached, the timer will stop counting.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_CLK_PRES</name>
              <description>Select the pre-scale of timer0 clock source 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: /32 
110: /64 
111: /128 </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_CLK_SRC</name>
              <description>Select the clock source for timer0 
00: LOSC 
01: OSC24M 
10: / 
11: / </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_RELOAD</name>
              <description>Timer0 Reload 
0: No effect 
1: Reload the Interval value for timer0  After the bit is set, it can not be written again before it is cleared  automatically. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload the Interval value for timer0  After the bit is set, it can not be written again before it is cleared  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_EN</name>
              <description>Timer0 Enable 
0: Stop/Pause 
1: Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start to down-count from the updated interval value, set both  the reload bit and enable bit to 1.  Additionally,  in  the  single  counting  mode,  after  the  count  value  reaches 0, the system will automatically change the bit to 0 to stop  the timer.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start to down-count from the updated interval value, set both  the reload bit and enable bit to 1.  Additionally,  in  the  single  counting  mode,  after  the  count  value  reaches 0, the system will automatically change the bit to 0 to stop  the timer.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_CUR_VALUE_REG</name>
          <description>Timer0 Current Value Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR0_CUR_VALUE</name>
              <description>Timer0 Current Value  Timer0 current value is a 32-bit down-counter (from interval value  to 0).   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_INTV_VALUE_REG</name>
          <description>Timer0 Interval Value Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR0_INTV_VALUE</name>
              <description>Timer0 Interval Value   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_CTRL_REG</name>
          <description>Timer1 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TMR1_MODE</name>
              <description>Select the timing mode for timer1 
0: Periodic mode. When the interval value of the timer 1 is reached,  the timer will restart another round of counting automatically. 
1: Single counting mode. When the interval value of the timer 1 is  reached, the timer will stop counting. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Periodic</name>
                  <description>Periodic mode. When the interval value of the timer 1 is reached,  the timer will restart another round of counting automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single counting mode. When the interval value of the timer 1 is  reached, the timer will stop counting.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_CLK_PRES</name>
              <description>Select the pre-scale of timer1 clock source 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: /32 
110: /64 
111: /128 </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_CLK_SRC</name>
              <description>Select the pre-scale of timer1 clock source 
00: LOSC 
01: OSC24M 
10: / 
11: / </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_RELOAD</name>
              <description>Timer1 Reload 
0: No effect   
1: Reload the interval value for timer1  After the bit is set, it can not be written again before it is cleared  automatically. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload the interval value for timer1  After the bit is set, it can not be written again before it is cleared  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_EN</name>
              <description>Timer1 Enable 
0: Stop/Pause 
1: Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start to down-count from the updated interval value, set both  the reload bit and enable bit to 1.  Additionally,  in  the  single  counting  mode,  after  the  count  value  reaches 0, the system will automatically change the bit to 0 to stop  the timer.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start to down-count from the updated interval value, set both  the reload bit and enable bit to 1.  Additionally,  in  the  single  counting  mode,  after  the  count  value  reaches 0, the system will automatically change the bit to 0 to stop  the timer.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_CUR_VALUE_REG</name>
          <description>Timer1 Current Value Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR1_CUR_VALUE</name>
              <description>Timer1 Current Value  Timer1 current value is a 32-bit down-counter (from interval value  to 0).   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_INTV_VALUE_REG</name>
          <description>Timer1 Interval Value Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR1_INTV_VALUE</name>
              <description>Timer1 Interval Value   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR_IRQ_EN_REG</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>TMR1_IRQ_EN</name>
              <description>Timer1 Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_IRQ_EN</name>
              <description>Timer0 Interrupt Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR_IRQ_STA_REG</name>
          <description>Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>TMR1_IRQ_PEND</name>
              <description>The IRQ pending bit for Timer1   
0: No effect 
1:  Pending,  indicates  that  the  interval  value  of  the  timer  1  is  reached.  Write 1 to clear the pending status. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending,  indicates  that  the  interval  value  of  the  timer  1  is  reached.  Write 1 to clear the pending status.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_IRQ_PEND</name>
              <description>The IRQ pending bit for Timer0 
0: No effect 
1:  Pending,  indicates  that  the  interval  value  of  the  timer  0  is  reached.  Write 1 to clear the pending status.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending,  indicates  that  the  interval  value  of  the  timer  0  is  reached.  Write 1 to clear the pending status.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_CFG_REG</name>
          <description>Watchdog Configuration Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xFFFF0103</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field    To change the value of bit[15:0], this field should be filled with  0x16AA. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WDOG_CLK_SRC</name>
              <description>Select the clock source for the watchdog. 
0: HOSC_32K, that is, OSC24M/750. It is a 32 KHz clock divided  from the OSC24M. 
1: LOSC_32K. A clock provided by the LOSC. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC_32K</name>
                  <description>HOSC_32K, that is, OSC24M/750. It is a 32 KHz clock divided  from the OSC24M.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOSC_32K</name>
                  <description>LOSC_32K. A clock provided by the LOSC.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WDOG_MODE</name>
              <description>Configure the operating mode for the watchdog 
00: / 
01: To whole system 
10: Only interrupt mode 
11: /   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>To_whole</name>
                  <description>To whole system</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Only_interrupt</name>
                  <description>Only interrupt mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_CTRL_REG</name>
          <description>Watchdog Control Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>WDOG_KEY_FIELD</name>
              <description>Watchdog Key Field  It should be written to 0xA57. Writing any other value in this field  aborts the write operation. </description>
              <bitRange>[12:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WDOG_RESTART</name>
              <description>Watchdog Restart 
0: No effect 
1: Restart the watchdog     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Restart</name>
                  <description>Restart the watchdog</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_IRQ_EN_REG</name>
          <description>Watchdog IRQ Enable Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>WDOG_IRQ_EN</name>
              <description>Watchdog Interrupt Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_IRQ_STA_REG</name>
          <description>Watchdog Status Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>WDOG_IRQ_PEND</name>
              <description>The IRQ pending bit for the watchdog    Write 1 to clear the pending status. 
0: No effect 
1:  Pending,  indicates  that  the  interval  value  of  the  watchdog  is  reached.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending,  indicates  that  the  interval  value  of  the  watchdog  is  reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_MODE_REG</name>
          <description>Watchdog Mode Register</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF00F1</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field    To change the value of bit[15:0], this field should be filled with  0x16AA. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WDOG_INTV_VALUE</name>
              <description>Watchdog Interval Value 
0000: 16000 cycles (0.5 s) 
0001: 32000 cycles (1 s) 
0010: 64000 cycles (2 s) 
0011: 96000 cycles (3 s) 
0100: 128000 cycles (4 s) 
0101: 160000 cycles (5 s) 
0110: 192000 cycles (6 s) 
0111: 256000 cycles (8 s) 
1000: 320000 cycles (10 s) 
1001: 384000 cycles (12 s) 
1010: 448000 cycles (14 s) 
1011: 512000 cycles (16 s)  Others: Reserved  Note: The corresponding clock cycles for the interval value (IV)  depends on the frequency of the clock: Cycles = F  * IV.  For example, to get a interval value of 0.5 second, if the clock  source  is  HOSC_32K  (whose  frequency  is  32  KHz),  the  cycle  number  is  16,000;  if  the  clock  source  is  LOSC_32K  (whose  frequency is 32.768 kHz), the cycle number is 16,384. </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16000_cycles</name>
                  <description>16000 cycles (0.5 s)</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32000_cycles</name>
                  <description>32000 cycles (1 s)</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64000_cycles</name>
                  <description>64000 cycles (2 s)</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96000_cycles</name>
                  <description>96000 cycles (3 s)</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128000_cycles</name>
                  <description>128000 cycles (4 s)</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_160000_cycles</name>
                  <description>160000 cycles (5 s)</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192000_cycles</name>
                  <description>192000 cycles (6 s)</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256000_cycles</name>
                  <description>256000 cycles (8 s)</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_320000_cycles</name>
                  <description>320000 cycles (10 s)</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_384000_cycles</name>
                  <description>384000 cycles (12 s)</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_448000_cycles</name>
                  <description>448000 cycles (14 s)</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_512000_cycles</name>
                  <description>512000 cycles (16 s)</description>
                  <value>0b1011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WDOG_EN</name>
              <description>Watchdog Enable 
0: No effect 
1: Enable the Watchdog   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the Watchdog</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_OUTPUT_CFG_REG</name>
          <description>Watchdog Output Configuration Register</description>
          <addressOffset>0xBC</addressOffset>
          <resetValue>0x1F</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>WDOG</name>
              <description>OUTPUT CONFIG  Configure the valid time for the watchdog reset signal.  T = 1/32ms*(N + 1)  The default value is 1 ms.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_SOFT_RST_REG</name>
          <description>Watchdog Software Reset Register</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF0001</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field    To  change  the  value  of  bit[0],  this  field  should  be  filled  with  0x16AA. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>SOFT</name>
              <description>Soft Reset Enable 
0: De-assert 
1: Reset the system   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset the system</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM</name>
      <description>PWM</description>
      <groupName>generic</groupName>
      <baseAddress>0x2000C00</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>8</dim>
          <dimIncrement>32</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x104</addressOffset>
          <register>
            <name>CCR</name>
            <description>(N= 0&#8211;7)  Capture Control Register</description>
            <addressOffset>0xC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1F</resetMask>
            <fields>
              <field>
                <name>CRLF</name>
                <description>When  the  capture  channel  captures  a  rising  edge,  the  current  value of the 16-bit up-counter is latched to CRLR, and then this bit  is set 1 by hardware.  Write 1 to clear this bit. </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>CFLF</name>
                <description>When  the  capture  channel  captures  a  falling  edge,  the  current  value of the 16-bit up-counter is latched to CFLR, and then this bit  is set 1 by hardware.  Write 1 to clear this bit. </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>CRTE</name>
                <description>Rising edge capture trigger enable </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CFTE</name>
                <description>Falling edge capture trigger enable </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CAPINV</name>
                <description>Inverse  the  signal  input  from  capture  channel  before  16-bit  counter of capture channel. 
0: not inverse 
1: inverse   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>not_inverse</name>
                    <description>not inverse</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>inverse</name>
                    <description>inverse</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>CFLR</name>
            <description>(N= 0&#8211;7)  Capture Fall Lock Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>CFLR</name>
                <description>When  the  capture  channel  captures  a  falling  edge,  the  current  value of the 16-bit up-counter is latched to the register.       </description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>CRLR</name>
            <description>(N= 0&#8211;7)  Capture Rise Lock Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>CRLR</name>
                <description>When  the  capture  channel  captures  a  rising  edge,  the  current  value of the 16-bit up-counter is latched to the register.   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PCNTR</name>
            <description>(N= 0&#8211;7)  PWM Count Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PWM_COUNTER_START</name>
                <description>PWM counter value is set for phase control. </description>
                <bitRange>[31:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>PWM_COUNTER_STATUS</name>
                <description>On PWM output or capture input, reading this register could get  the current value of the PWM 16-bit up-counter.   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PPR</name>
            <description>(N= 0&#8211;7)  PWM Period Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PWM_ENTIRE_CYCLE</name>
                <description>Number of the entire cycles in the PWM clock. 
0: 1 cycle 
1: 2 cycles  &#8230;  N: N+1 cycles  If the register needs to be modified dynamically, the PCLK should  be faster than the PWM CLK. </description>
                <bitRange>[31:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>PWM_ACT_CYCLE</name>
                <description>Number of the active cycles in the PWM clock. 
0: 0 cycle 
1: 1 cycle  &#8230;  N: N cycles   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>CER</name>
          <description>Capture Enable Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CAP7_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel7 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP6_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel6 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP5_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel5 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP4_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel4 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP3_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel3 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP2_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel2 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP1_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel1 is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP0_EN</name>
              <description>When  enabling  the  capture  function,  the  16-bit  up-counter  starts  working, and the capture channel is permitted to capture external  falling edge or rising edge. 
0: Capture disable 
1: Capture enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIER</name>
          <description>Capture IRQ Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CFIE7</name>
              <description>If the enable bit is set to 1, when the capture channel 7 captures  falling edge, it generates a capture channel 7 pending. 
0: Capture channel 7 fall lock interrupt disable 
1: Capture channel 7 fall lock interrupt enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_7_fall_lock_interrupt_disable</name>
                  <description>Capture channel 7 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_7_fall_lock_interrupt_enable</name>
                  <description>Capture channel 7 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE7</name>
              <description>If the enable bit is set to 1, when the capture channel 7 captures  rising edge, it generates a capture channel 7 pending. 
0: Capture channel 7 rise lock interrupt disable 
1: Capture channel 7 rise lock interrupt enable </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_7_rise_lock_interrupt_disable</name>
                  <description>Capture channel 7 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_7_rise_lock_interrupt_enable</name>
                  <description>Capture channel 7 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE6</name>
              <description>If the enable bit is set to 1, when the capture channel 6 captures  falling edge, it generates a capture channel 6 pending. 
0: Capture channel 6 fall lock interrupt disable 
1: Capture channel 6 fall lock interrupt enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_6_fall_lock_interrupt_disable</name>
                  <description>Capture channel 6 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_6_fall_lock_interrupt_enable</name>
                  <description>Capture channel 6 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE6</name>
              <description>If the enable bit is set to 1, when the capture channel 6 captures  rising edge, it generates a capture channel 6 pending. 
0: Capture channel 6 rise lock interrupt disable 
1: Capture channel 6 rise lock interrupt enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_6_rise_lock_interrupt_disable</name>
                  <description>Capture channel 6 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_6_rise_lock_interrupt_enable</name>
                  <description>Capture channel 6 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE5</name>
              <description>If the enable bit is set to 1, when the capture channel 5 captures  falling edge, it generates a capture channel 5 pending. 
0: Capture channel 5 fall lock interrupt disable 
1: Capture channel 5 fall lock interrupt enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_5_fall_lock_interrupt_disable</name>
                  <description>Capture channel 5 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_5_fall_lock_interrupt_enable</name>
                  <description>Capture channel 5 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE5</name>
              <description>If the enable bit is set to 1, when the capture channel 5 captures  rising edge, it generates a capture channel 5 pending. 
0: Capture channel 5 rise lock interrupt disable 
1: Capture channel 5 rise lock interrupt enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_5_rise_lock_interrupt_disable</name>
                  <description>Capture channel 5 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_5_rise_lock_interrupt_enable</name>
                  <description>Capture channel 5 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE4</name>
              <description>If the enable bit is set to 1, when the capture channel 4 captures  falling edge, it generates a capture channel 4 pending. 
0: Capture channel 4 fall lock interrupt disable 
1: Capture channel 4 fall lock interrupt enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_4_fall_lock_interrupt_disable</name>
                  <description>Capture channel 4 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_4_fall_lock_interrupt_enable</name>
                  <description>Capture channel 4 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE4</name>
              <description>If the enable bit is set to 1, when the capture channel 4 captures  rising edge, it generates a capture channel 4 pending. 
0: Capture channel 4 rise lock interrupt disable 
1: Capture channel 4 rise lock interrupt enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_4_rise_lock_interrupt_disable</name>
                  <description>Capture channel 4 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_4_rise_lock_interrupt_enable</name>
                  <description>Capture channel 4 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE3</name>
              <description>If the enable bit is set to 1, when the capture channel 3 captures  falling edge, it generates a capture channel 3 pending. 
0: Capture channel 3 fall lock interrupt disable 
1: Capture channel 3 fall lock interrupt enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_3_fall_lock_interrupt_disable</name>
                  <description>Capture channel 3 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_3_fall_lock_interrupt_enable</name>
                  <description>Capture channel 3 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE3</name>
              <description>If the enable bit is set to 1, when the capture channel 3 captures  rising edge, it generates a capture channel 3 pending. 
0: Capture channel 3 rise lock interrupt disable 
1: Capture channel 3 rise lock interrupt enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_3_rise_lock_interrupt_disable</name>
                  <description>Capture channel 3 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_3_rise_lock_interrupt_enable</name>
                  <description>Capture channel 3 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE2</name>
              <description>If the enable bit is set to 1, when the capture channel 2 captures  falling edge, it generates a capture channel 2 pending. 
0: Capture channel 2 fall lock interrupt disable 
1: Capture channel 2 fall lock interrupt enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_2_fall_lock_interrupt_disable</name>
                  <description>Capture channel 2 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_2_fall_lock_interrupt_enable</name>
                  <description>Capture channel 2 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE2</name>
              <description>If the enable bit is set to 1, when the capture channel 2 captures  rising edge, it generates a capture channel 2 pending. 
0: Capture channel 2 rise lock interrupt disable 
1: Capture channel 2 rise lock interrupt enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_2_rise_lock_interrupt_disable</name>
                  <description>Capture channel 2 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_2_rise_lock_interrupt_enable</name>
                  <description>Capture channel 2 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE1</name>
              <description>If the enable bit is set to 1, when the capture channel 1 captures  falling edge, it generates a capture channel 1 pending. 
0: Capture channel 1 fall lock interrupt disable 
1: Capture channel 1 fall lock interrupt enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_1_fall_lock_interrupt_disable</name>
                  <description>Capture channel 1 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_1_fall_lock_interrupt_enable</name>
                  <description>Capture channel 1 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE1</name>
              <description>If the enable bit is set to 1, when the capture channel 1 captures  rising edge, it generates a capture channel 1 pending. 
0: Capture channel 1 rise lock interrupt disable 
1: Capture channel 1 rise lock interrupt enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_1_rise_lock_interrupt_disable</name>
                  <description>Capture channel 1 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_1_rise_lock_interrupt_enable</name>
                  <description>Capture channel 1 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE0</name>
              <description>If the enable bit is set to 1, when the capture channel 0 captures  falling edge, it generates a capture channel 0 pending. 
0: Capture channel 0 fall lock interrupt disable 
1: Capture channel 0 fall lock interrupt enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_0_fall_lock_interrupt_disable</name>
                  <description>Capture channel 0 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_0_fall_lock_interrupt_enable</name>
                  <description>Capture channel 0 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE0</name>
              <description>If the enable bit is set to 1, when the capture channel 0 captures  rising edge, it generates a capture channel 0 pending. 
0: Capture channel 0 rise lock interrupt disable 
1: Capture channel 0 rise lock interrupt enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_0_rise_lock_interrupt_disable</name>
                  <description>Capture channel 0 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_0_rise_lock_interrupt_enable</name>
                  <description>Capture channel 0 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CISR</name>
          <description>Capture IRQ Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CFIS7</name>
              <description>Status of the capture channel 7 falling lock interrupt      When the capture channel 7 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 7 interrupt is not pending.  Reads 1: The capture channel 7 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 7 interrupt. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS7</name>
              <description>Status of the capture channel 7 rising lock interrupt      When the capture channel 7 captures rising edge, if the rise lock  interrupt ( ) is enabled, this bit is set to 1 by hardware. Write  1 to clear this bit.  Reads 0: The capture channel 7 interrupt is not pending.  Reads 1: The capture channel 7 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 7 interrupt. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS6</name>
              <description>Status of the capture channel 6 falling lock interrupt      When the capture channel 6 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 6 interrupt is not pending.  Reads 1: The capture channel 6 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 6 interrupt. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS6</name>
              <description>Status of the capture channel 6 rising lock interrupt.      When the capture channel 6 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 6 interrupt is not pending.  Reads 1: The capture channel 6 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 6 interrupt. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS5</name>
              <description>Status of the capture channel 5 falling lock interrupt      When the capturing channel 5 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 5 interrupt is not pending.  Reads 1: The capture channel 5 interrupt is pending.  Writes 0: No effect.  Reads 1: Clear the status of the capture channel 5 interrupt. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS5</name>
              <description>Status of the capture channel 5 rising lock interrupt      When the capture channel 5 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 5 interrupt is not pending.  Reads 1: The capture channel 5 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 5 interrupt. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS4</name>
              <description>Status of the capture channel 4 falling lock interrupt      When the capture channel 4 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 4 interrupt is not pending.  Reads 1: The capture channel 4 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear the status of the capture channel 4 interrupt. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS4</name>
              <description>Status of the capture channel 4 rising lock interrupt.      When the capture channel 4 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 4 interrupt is not pending.  Reads 1: The capture channel 4 interrupt is pending.  Writes 0: No effect.  Writes  1:  Clear  the  status  of  the  capture  channel  4  interrupt  status. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS3</name>
              <description>Status of the capture channel 3 falling lock interrupt.      When the capture channel 3 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 3 interrupt is not pending.  Reads 1: The capture channel 3 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 3 interrupt. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS3</name>
              <description>Status of the capture channel 3 rising lock interrupt      When the capture channel 3 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 3 interrupt is not pending.  Reads 1: The capture channel 3 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 3 interrupt. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS2</name>
              <description>Status of the capture channel 2 falling lock interrupt      When the capture channel 2 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 2 interrupt is not pending.  Reads 1: The capture channel 2 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 2 interrupt. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS2</name>
              <description>Status of the capture channel 2 rising lock interrupt.      When the capture channel 2 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 2 interrupt is not pending.  Reads 1: The capture channel 2 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 2 interrupt. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS1</name>
              <description>Status of the capture channel 1 falling lock interrupt      When the capture channel 1 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 1 interrupt is not pending.  Reads 1: The capture channel 1 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 1 interrupt. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS1</name>
              <description>Status of the capture channel 1 rising lock interrupt.      When the capture channel 1 captures rising edge, if the rise lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 1 interrupt is not pending.  Reads 1: The capture channel 1 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 1 interrupt. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS0</name>
              <description>Status of the capture channel 0 falling lock interrupt      When the capture channel 0 captures falling edge, if the fall lock  interrupt  ( )  is  enabled,  this  bit  is  set  to  1  by  hardware.  Writing 1 to clear this bit.  Reads 0: The capture channel 0 interrupt is not pending.  Reads 1: The capture channel 0 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 0 interrupt. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS0</name>
              <description>Status of the capture channel 0 rising lock interrupt      When the capture channel 0 captures rising edge, if the rise lock  interrupt ( ) is enabled, this bit is set 1 by hardware. Writing  1 to clear this bit.  Reads 0: The capture channel 0 interrupt is not pending.  Reads 1: The capture channel 0 interrupt is pending.  Writes 0: no effect.  Writes 1: Clear the status of the capture channel 0 interrupt.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR01</name>
          <description>PWM01 Clock Configuration Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x18F</resetMask>
          <fields>
            <field>
              <name>PWM01_CLK_SRC</name>
              <description>Select PWM01 Clock Source 
00: HOSC 
01: APB0    Others: Reserved </description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM01_CLK_DIV_M</name>
              <description>PWM01 Clock Divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR23</name>
          <description>PWM23 Clock Configuration Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x18F</resetMask>
          <fields>
            <field>
              <name>PWM23_CLK_SRC_SEL</name>
              <description>Select PWM23 Clock Source 
00: HOSC 
01: APB0  Others: Reserved </description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM23_CLK_DIV_M</name>
              <description>PWM23 Clock Divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR45</name>
          <description>PWM45 Clock Configuration Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x18F</resetMask>
          <fields>
            <field>
              <name>PWM45_CLK_SRC_SEL</name>
              <description>Select PWM45 Clock Source 
00: HOSC 
01: APB0  Others: Reserved </description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM45_CLK_DIV_M</name>
              <description>PWM45 Clock Divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR67</name>
          <description>PWM67 Clock Configuration Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x18F</resetMask>
          <fields>
            <field>
              <name>PWM67_CLK_SRC_SEL</name>
              <description>Select PWM67 Clock Source 
00: HOSC 
01: APB0  Others: Reserved </description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB0</name>
                  <description>APB0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM67_CLK_DIV_M</name>
              <description>PWM67 Clock Divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCGR</name>
          <description>PWM Clock Gating Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF00FF</resetMask>
          <fields>
            <field>
              <name>PWM7_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM7 output 
0: not bypass 
1: bypass </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM6_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM6 output 
0: not bypass 
1: bypass </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM5_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM5 output 
0: not bypass 
1: bypass </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM4_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM4 output 
0: not bypass 
1: bypass </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM3_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM3 output 
0: not bypass 
1: bypass </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM2_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM2 output 
0: not bypass 
1: bypass </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM1_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM1 output 
0: not bypass 
1: bypass </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM0_CLK_BYPASS</name>
              <description>Bypass clock source (after pre-scale) to PWM0 output 
0: not bypass 
1: bypass </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM7_CLK_GATING</name>
              <description>Gating clock for PWM7 
0: Mask 
1: Pass </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM6_CLK_GATING</name>
              <description>Gating clock for PWM6 
0: Mask 
1: Pass </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM5_CLK_GATING</name>
              <description>Gating clock for PWM5 
0: Mask 
1: Pass </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM4_CLK_GATING</name>
              <description>Gating clock for PWM4 
0: Mask 
1: Pass </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM3_CLK_GATING</name>
              <description>Gating clock for PWM3 
0: Mask 
1: Pass </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM2_CLK_GATING</name>
              <description>Gating clock for PWM2 
0: Mask 
1: Pass </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM1_CLK_GATING</name>
              <description>Gating clock for PWM1 
0: Mask 
1: Pass </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM0_CLK_GATING</name>
              <description>Gating clock for PWM0 
0: Mask 
1: Pass   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR01</name>
          <description>PWM01 Dead Zone Control Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM01_DZ_INTV</name>
              <description>PWM01 Dead Zone Interval Value </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM01_DZ_EN</name>
              <description>PWM01 Dead Zone Enable 
0: Dead Zone disable 
1: Dead Zone enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR23</name>
          <description>PWM23 Dead Zone Control Register</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM23_DZ_INTV</name>
              <description>PWM23 Dead Zone Interval Value </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM23_DZ_EN</name>
              <description>PWM23 Dead Zone Enable 
0: Dead Zone disable 
1: Dead Zone enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR45</name>
          <description>PWM45 Dead Zone Control Register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM45_DZ_INTV</name>
              <description>PWM45 Dead Zone Interval Value </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM45_DZ_EN</name>
              <description>PWM45 Dead Zone Enable 
0: Dead Zone disable 
1: Dead Zone enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR67</name>
          <description>PWM67 Dead Zone Control Register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM67_DZ_INTV</name>
              <description>PWM67 Dead Zone Interval Value </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM67_DZ_EN</name>
              <description>PWM67 Dead Zone Enable 
0: Dead Zone disable 
1: Dead Zone enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PER</name>
          <description>PWM Enable Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PWM7_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel7 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM6_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel6 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM5_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel5 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM4_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel4 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM3_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel3 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM2_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel2 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM1_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel1 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM0_EN</name>
              <description>When PWM is enabled, the 16-bit up-counter starts working and  PWM channel0 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PGR0</name>
          <description>PWM Group0 Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PWMG0_START</name>
              <description>The  PWM  channels  selected  in    start  to  output  PWM  waveform at the same time.   </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG0_EN</name>
              <description>PWM Group0 Enable. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG0_CS</name>
              <description>If bit[i] is set, the PWM i is selected as one channel of PWM Group0.     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PGR1</name>
          <description>PWM Group1 Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PWMG1_START</name>
              <description>The  PWM  channels  selected  in    start  to  output  PWM  waveform at the same time.   </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG1_EN</name>
              <description>PWM Group1 Enable. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG1_CS</name>
              <description>If bit[i] is set, the PWM i is selected as one channel of PWM Group1.     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PGR2</name>
          <description>PWM Group2 Register</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PWMG2_START</name>
              <description>The  PWM  channels  selected  in   start  to  output  PWM  waveform at the same time.   </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG2_EN</name>
              <description>PWM Group2 Enable. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG2_CS</name>
              <description>If bit[i] is set, the PWM i is selected as one channel of PWM Group2.     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PGR3</name>
          <description>PWM Group3 Register</description>
          <addressOffset>0x9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PWMG3_START</name>
              <description>The  PWM  channels  selected  in   start  to  output  PWM  waveform at the same time.   </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG3_EN</name>
              <description>PWM Group3 Enable. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWMG3_CS</name>
              <description>If bit[i] is set, the PWM i is selected as one channel of PWM Group3.     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PIER</name>
          <description>PWM IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF00FF</resetMask>
          <fields>
            <field>
              <name>PGIE3</name>
              <description>PWM Group 3 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PGIE2</name>
              <description>PWM Group 2 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PGIE1</name>
              <description>PWM Group 1 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PGIE0</name>
              <description>PWM Group 0 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE7</name>
              <description>PWM Channel 7 Interrupt Enable 
0: PWM Channel 7 Interrupt Disable 
1: PWM Channel 7 Interrupt Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_7_Interrupt_Disable</name>
                  <description>PWM Channel 7 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_7_Interrupt_Enable</name>
                  <description>PWM Channel 7 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE6</name>
              <description>PWM Channel 6 Interrupt Enable   
0: PWM Channel 6 Interrupt Disable 
1: PWM Channel 6 Interrupt Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_6_Interrupt_Disable</name>
                  <description>PWM Channel 6 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_6_Interrupt_Enable</name>
                  <description>PWM Channel 6 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE5</name>
              <description>PWM Channel 5 Interrupt Enable 
0: PWM Channel 5 Interrupt Disable 
1: PWM Channel 5 Interrupt Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_5_Interrupt_Disable</name>
                  <description>PWM Channel 5 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_5_Interrupt_Enable</name>
                  <description>PWM Channel 5 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE4</name>
              <description>PWM Channel 4 Interrupt Enable 
0: PWM Channel 4 Interrupt Disable 
1: PWM Channel 4 Interrupt Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_4_Interrupt_Disable</name>
                  <description>PWM Channel 4 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_4_Interrupt_Enable</name>
                  <description>PWM Channel 4 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE3</name>
              <description>PWM Channel 3 Interrupt Enable 
0: PWM Channel 3 Interrupt Disable 
1: PWM Channel 3 Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_3_Interrupt_Disable</name>
                  <description>PWM Channel 3 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_3_Interrupt_Enable</name>
                  <description>PWM Channel 3 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE2</name>
              <description>PWM Channel 2 Interrupt Enable 
0: PWM Channel 2 Interrupt Disable 
1: PWM Channel 2 Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_2_Interrupt_Disable</name>
                  <description>PWM Channel 2 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_2_Interrupt_Enable</name>
                  <description>PWM Channel 2 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE1</name>
              <description>PWM Channel 1 Interrupt Enable 
0: PWM Channel 1 Interrupt Disable 
1: PWM Channel 1 Interrupt Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_1_Interrupt_Disable</name>
                  <description>PWM Channel 1 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_1_Interrupt_Enable</name>
                  <description>PWM Channel 1 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE0</name>
              <description>PWM Channel 0 Interrupt Enable 
0: PWM Channel 0 Interrupt Disable 
1: PWM Channel 0 Interrupt Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_Channel_0_Interrupt_Disable</name>
                  <description>PWM Channel 0 Interrupt Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_Channel_0_Interrupt_Enable</name>
                  <description>PWM Channel 0 Interrupt Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PISR</name>
          <description>PWM IRQ Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF00FF</resetMask>
          <fields>
            <field>
              <name>PGIS3</name>
              <description>PWM Group 3 Interrupt Status </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PGIS2</name>
              <description>PWM Group 2 Interrupt Status </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PGIS1</name>
              <description>PWM Group 1 Interrupt Status </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PGIS0</name>
              <description>PWM Group 0 Interrupt Status </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS7</name>
              <description>PWM Channel 7 Interrupt Status  When  the  PWM  channel  7  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 7 interrupt is not pending.  Reads 1: PWM channel 7 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 7 interrupt status. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS6</name>
              <description>PWM Channel 6 Interrupt Status    When  the  PWM  channel  6  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 6 interrupt is not pending.  Reads 1: PWM channel 6 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 6 interrupt status. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS5</name>
              <description>PWM Channel 5 Interrupt Status  When  the  PWM  channel  5  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 5 interrupt is not pending.  Reads 1: PWM channel 5 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 5 interrupt status. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS4</name>
              <description>PWM Channel 4 Interrupt Status    When  the  PWM  channel  4  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 4 interrupt is not pending.  Reads 1: PWM channel 4 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 4 interrupt status. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS3</name>
              <description>PWM Channel 3 Interrupt Status    When  the  PWM  channel  3  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 3 interrupt is not pending.  Reads 1: PWM channel 3 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 3 interrupt status. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS2</name>
              <description>PWM Channel 2 Interrupt Status    When  the  PWM  channel  2  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 2 interrupt is not pending.  Reads 1: PWM channel 2 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 2 interrupt status. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS1</name>
              <description>PWM Channel 1 Interrupt Status  When  the  PWM  channel  1  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 1 interrupt is not pending.  Reads 1: PWM channel 1 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 1 interrupt status. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS0</name>
              <description>PWM Channel 0 Interrupt Status  When  the  PWM  channel  0  counter  reaches  the  Entire  Cycle  Value, this bit is set 1 by hardware. Writing 1 to clear this bit.  Reads 0: PWM channel 0 interrupt is not pending.  Reads 1: PWM channel 0 interrupt is pending.  Writes 0: No effect.  Writes 1: Clear PWM channel 0 interrupt status.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC_CCU</name>
      <description>CSIC_CCU</description>
      <groupName>generic</groupName>
      <baseAddress>0x5800000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CCU_CLK_MODE_REG</name>
          <description>CCU Clock Mode Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x80000000</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>CCU_CLK_GATING_DISABLE</name>
              <description>0: CCU Clock Gating Registers(0x0004~0x0010) effect 
1: CCU Clock Gating Registers(0x0004~0x0010) not effect   </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CCU_Clock_Gating_Registers_openingparen_0x0004_tilde_0x0010_closingparen__effect</name>
                  <description>CCU Clock Gating Registers(0x0004~0x0010) effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CCU_Clock_Gating_Registers_openingparen_0x0004_tilde_0x0010_closingparen__not_effect</name>
                  <description>CCU Clock Gating Registers(0x0004~0x0010) not effect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCU_PARSER_CLK_EN_REG</name>
          <description>CCU Parser Clock Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>MCSI_PARSER0_CLK_ENABLE</name>
              <description>0: CSI Parser0 clock disable 
1: CSI Parser0 clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CSI_Parser0_clock_disable</name>
                  <description>CSI Parser0 clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CSI_Parser0_clock_enable</name>
                  <description>CSI Parser0 clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCU_POST0_CLK_EN_REG</name>
          <description>CCU Post0 Clock Enable Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10003</resetMask>
          <fields>
            <field>
              <name>MCSI_POST0_CLK_ENABLE</name>
              <description>0: POST0 clock disable 
1: POST0 clock enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POST0_clock_disable</name>
                  <description>POST0 clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>POST0_clock_enable</name>
                  <description>POST0 clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCSI_BK1_CLK_ENABLE</name>
              <description>0: BK1 clock disable 
1: BK1 clock enable,when MCSI_POST0_CLK_ENABLE is 1 </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BK1_clock_disable</name>
                  <description>BK1 clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BK1_clock</name>
                  <description>BK1 clock enable,when MCSI_POST0_CLK_ENABLE is 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCSI_BK0_CLK_ENABLE</name>
              <description>0: BK0 clock disable 
1: BK0 clock enable,when MCSI_POST0_CLK_ENABLE is 1   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BK0_clock_disable</name>
                  <description>BK0 clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BK0_clock</name>
                  <description>BK0 clock enable,when MCSI_POST0_CLK_ENABLE is 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC_TOP</name>
      <description>CSIC_TOP</description>
      <groupName>generic</groupName>
      <baseAddress>0x5800800</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CSIC_BIST_CS_REG</name>
          <description>CSIC BIST CS Register</description>
          <addressOffset>0xDC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>BIST_CS</name>
              <description>000: Set when BK0 memory bist 
001: Set when BK1 memory bist  Others: Reserved   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set_when_BK0</name>
                  <description>Set when BK0 memory bist</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Set_when_BK1</name>
                  <description>Set when BK1 memory bist</description>
                  <value>0b001</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_BIST_DATA_MASK_REG</name>
          <description>CSIC BIST Data Mask Register</description>
          <addressOffset>0xEC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BIST_DATA_MASK</name>
              <description>BIST Data Mask 
0: Unmask 
1: Mask   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA0_INPUT_SEL_REG</name>
          <description>CSIC DMA0 Input Select Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>DMA0</name>
              <description>Input Select 
0000: input from ISP0 CH0 
0001: input from ISP0 CH1 
0010: input from ISP0 CH2 
0011: input from ISP0 CH3  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input_from_ISP0_CH0</name>
                  <description>input from ISP0 CH0</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH1</name>
                  <description>input from ISP0 CH1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH2</name>
                  <description>input from ISP0 CH2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH3</name>
                  <description>input from ISP0 CH3</description>
                  <value>0b0011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA1_INPUT_SEL_REG</name>
          <description>CSIC DMA1 Input Select Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>DMA1</name>
              <description>Input Select 
0000: input from ISP0 CH0 
0001: input from ISP0 CH1 
0010: input from ISP0 CH2 
0011: input from ISP0 CH3  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input_from_ISP0_CH0</name>
                  <description>input from ISP0 CH0</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH1</name>
                  <description>input from ISP0 CH1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH2</name>
                  <description>input from ISP0 CH2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>input_from_ISP0_CH3</name>
                  <description>input from ISP0 CH3</description>
                  <value>0b0011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_MBUS_REQ_MAX_REG</name>
          <description>CSIC MBUS REQ MAX Register</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0xF</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>MCSI_MEM_REQ_MAX</name>
              <description>Maximum  of  request  commands  for  the  master  granted  in  MCSI_MEM arbiter is N+1.     </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_MULF_INT_REG</name>
          <description>CSIC Multi-Frame Interrupt Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>MULF_ERR_PD</name>
              <description></description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>MULF_DONE_PD</name>
              <description></description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>MULF_ERR_EN</name>
              <description></description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MULF_DONE_EN</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_MULF_MOD_REG</name>
          <description>CSIC Multi-Frame Mode Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF00FF01</resetMask>
          <fields>
            <field>
              <name>MULF_STATUS</name>
              <description></description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MULF_CS</name>
              <description></description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MULF_EN</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PTN_ADDR_REG</name>
          <description>CSIC Pattern Generation Address Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PTN_ADDR</name>
              <description>The pattern DRAM address when generating pattern.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PTN_CTRL_REG</name>
          <description>CSIC Pattern Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xF</resetValue>
          <resetMask>0x33F03FF</resetMask>
          <fields>
            <field>
              <name>PTN_PORT_SEL</name>
              <description>Pattern Generator output port selection  010:NCSIC0  others:reserved </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PTN_GEN_DATA_WIDTH</name>
              <description>00:8-bit  01:10-bit  10:12-bit  11:reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PTN_MODE</name>
              <description>Pattern mode selection  0000~0011:reserved  0100:NCSIC YUV 8 bits width  0101:NCSIC YUV 16 bits width  0110:reserved  0111:reserved  1000:BT656 8 bits width  1001:BT656 16 bits width  1010:reserved  1011:reserved  1100:BAYER 12 bits for ISPFE  1101:UYVY422 12 bits for ISPFE  1110:UYVY420 12 bits for ISPFE  1111:reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PTN_GEN_CLK_DIV</name>
              <description>Packet generator clock divider </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PTN_GEN_DLY</name>
              <description>Clocks delayed before pattern generating start.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PTN_GEN_EN_REG</name>
          <description>CSIC Pattern Generation Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF0011</resetMask>
          <fields>
            <field>
              <name>PTN_CYCLE</name>
              <description>Pattern generating cycle counter.  The  pattern  in  dram  will  be  generated  in  cycles  of  PTN_CYCLE+1. </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PTN_START</name>
              <description>CSIC Pattern Generating Start 
0: Finish  other: Start  Software write this bit to &#8220;1&#8221; to start pattern generating from  DRAM. When finished, the hardware will clear this bit to &#8220;0&#8221;  automatically. Generating cycles depends on PTN_CYCLE. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Finish</name>
                  <description>Finish  other: Start  Software write this bit to &#8220;1&#8221; to start pattern generating from  DRAM. When finished, the hardware will clear this bit to &#8220;0&#8221;  automatically. Generating cycles depends on PTN_CYCLE.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PTN_GEN_EN</name>
              <description>Pattern Generation Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PTN_ISP_SIZE_REG</name>
          <description>CSIC Pattern ISP Size Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF1FFF</resetMask>
          <fields>
            <field>
              <name>HEIGHT</name>
              <description>Height  Vertical size, only valid for ISP mode pattern generation. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WIDTH</name>
              <description>Width  Horizontal size, only valid for ISP mode pattern generation.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PTN_LEN_REG</name>
          <description>CSIC Pattern Generation Length Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PTN_LEN</name>
              <description>The pattern length in byte when generating pattern.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_TOP_EN_REG</name>
          <description>CSIC TOP Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x5</resetMask>
          <fields>
            <field>
              <name>BIST_MODE_EN</name>
              <description>0: Closed 
1: EN BIST TEST </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Closed</name>
                  <description>Closed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EN</name>
                  <description>EN BIST TEST</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSIC_TOP_EN</name>
              <description>0: Reset and disable the CSIC module 
1: Enable the CSIC module   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reset_and</name>
                  <description>Reset and disable the CSIC module</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the CSIC module</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC_PARSER0</name>
      <description>CSIC_PARSER0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5801000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG</name>
          <description>CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x3020100</resetValue>
          <resetMask>0xF0F0F0F</resetMask>
          <fields>
            <field>
              <name>CH3_ID</name>
              <description>The low 4-bit of BT656 header for channel 3  Only valid in BT656 multi-channel mode </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CH2_ID</name>
              <description>The low 4-bit of BT656 header for channel 2  Only valid in BT656 multi-channel mode </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CH1_ID</name>
              <description>The low 4-bit of BT656 header for channel 1  Only valid in BT656 multi-channel mode </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CH0_ID</name>
              <description>The low 4-bit of BT656 header for channel 0  Only valid in BT656 multi-channel mode   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG</name>
          <description>CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG</description>
          <addressOffset>0x500</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F1F1F1F</resetMask>
          <fields>
            <field>
              <name>FILED_DLY</name>
              <description>Filed_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VSYNC_DLY</name>
              <description>Vsync_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HSYNC_DLY</name>
              <description>Hsync_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCLK_DLY</name>
              <description>Pclk_dly  32 Step for adjust, 1 step = 0.2 ns   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG</name>
          <description>CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG</description>
          <addressOffset>0x514</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F1F1F1F</resetMask>
          <fields>
            <field>
              <name>D7_DLY</name>
              <description>D7_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D6_DLY</name>
              <description>D6_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D5_DLY</name>
              <description>D5_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D4_DLY</name>
              <description>D4_dly  32 Step for adjust, 1 step = 0.2 ns   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG</name>
          <description>CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG</description>
          <addressOffset>0x518</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F1F1F1F</resetMask>
          <fields>
            <field>
              <name>D3_DLY</name>
              <description>D3_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D2_DLY</name>
              <description>D2_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D1_DLY</name>
              <description>D1_dly  32 Step for adjust, 1 step = 0.2 ns </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D0_DLY</name>
              <description>D0_dly  32 Step for adjust, 1 step = 0.2 ns   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_PRS_SIGNAL_STA_REG</name>
          <description>CSIC Parser Signal Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF</resetMask>
          <fields>
            <field>
              <name>PCLK_STA</name>
              <description>Indicates the pclk status 
0: low 
1: high </description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_STA</name>
              <description>Indicates the Dn status (n=0&#8211;23), MSB for D23, LSB for D0 
0: low 
1: high   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_CAP_REG</name>
          <description>Parser Capture Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>CH3_FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[29:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH3_VCAP_ON</name>
              <description>Video capture control: Capture the video image data stream on  channel 3. 
0: Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.   
1: Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame. </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH3_SCAP_ON</name>
              <description>Still  capture  control:  Capture  a  single  still  image  frame  on  channel 3. 
0: Disable still capture 
1: Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable still capture</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH2_FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[21:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH2_VCAP_ON</name>
              <description>Video capture control: Capture the video image data stream on  channel 2. 
0: Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.   
1: Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH2_SCAP_ON</name>
              <description>Still  capture  control:  Capture  a  single  still  image  frame  on  channel 2. 
0: Disable still capture 
1: Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable still capture</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_VCAP_ON</name>
              <description>Video capture control: Capture the video image data stream on  channel 1. 
0: Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.   
1: Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_SCAP_ON</name>
              <description>Still  capture  control:  Capture  a  single  still  image  frame  on  channel 1. 
0: Disable still capture 
1: Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable still capture</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[5:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_VCAP_ON</name>
              <description>Video capture control: Capture the video image data stream on  channel 0. 
0: Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.   
1: Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable video capture  If video capture is in progress, the CSI stops capturing image data  at the end of the current frame, and all of the current frame data  is written to output FIFO.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable video capture  The  CSI  starts  capturing  image  data  at  the  start  of  the  next  frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_SCAP_ON</name>
              <description>Still  capture  control:  Capture  a  single  still  image  frame  on  channel 0. 
0: Disable still capture. 
1: Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable still capture.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable still capture    The CSI module starts capturing image data at the start of the  next frame. The CSI module captures only one frame of image  data. This bit is self cleared and always reads as a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_CH0_LINE_TIME_REG</name>
          <description>Parser Channel_0 Line Time Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRS_CH0_HBLK_TIME</name>
              <description>Time of H Blanking when vsync is valid  The unit is csi_top_clk cycle </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PRS_CH0_HSYN_TIME</name>
              <description>Time of H SYNC when vsync is valid  The unit is csi_top_clk cycle   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_CH1_LINE_TIME_REG</name>
          <description>Parser Channel_1 Line Time Register</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRS_CH1_HBLK_TIME</name>
              <description>Time of H Blanking when vsync is valid  The unit is csi_top_clk cycle. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PRS_CH1_HSYN_TIME</name>
              <description>Time of H SYNC when vsync is valid  The unit is csi_top_clk cycle.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_CH2_LINE_TIME_REG</name>
          <description>Parser Channel_2 Line Time Register</description>
          <addressOffset>0x248</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRS_CH2_HBLK_TIME</name>
              <description>Time of H Blanking when vsync is valid  The unit is csi_top_clk cycle </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PRS_CH2_HSYN_TIME</name>
              <description>Time of H SYNC when vsync is valid  The unit is csi_top_clk cycle   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_CH3_LINE_TIME_REG</name>
          <description>Parser Channel_3 Line Time Register</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>PRS_CH3_HSYN_TIME</name>
              <description>Time of H SYNC when vsync is valid  The unit is csi_top_clk cycle   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PRS_EN_REG</name>
          <description>Parser Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x18007</resetMask>
          <fields>
            <field>
              <name>NCSIC_EN</name>
              <description>0: Reset and disable the NCSIC module 
1: Enable the NCSIC module </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reset_and</name>
                  <description>Reset and disable the NCSIC module</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the NCSIC module</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCLK_EN</name>
              <description>0: Gate pclk input 
1: Enable pclk input </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Gate</name>
                  <description>Gate pclk input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable pclk input</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRS_CH_MODE</name>
              <description>0: Parser output channel 0&#8211;3 corresponding from input channel  0&#8211;3   
1:  Parser  output  channel  0&#8211;3  all  from  input  channel  0  (MIPI  SEHDR) </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parser_output_channel_0_3_corresponding</name>
                  <description>Parser output channel 0&#8211;3 corresponding from input channel  0&#8211;3</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parser_output_channel_0_3_all</name>
                  <description>Parser  output  channel  0&#8211;3  all  from  input  channel  0  (MIPI  SEHDR)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRS_MODE</name>
              <description>0: Reserved 
1: MCSI </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MCSI</name>
                  <description>MCSI</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRS_EN</name>
              <description>0: Reset and disable the parser module 
1: Enable the parser module   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reset_and</name>
                  <description>Reset and disable the parser module</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the parser module</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC_DMA0</name>
      <description>CSIC_DMA0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5809000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</name>
          <description>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ACC_CLK_CNT</name>
              <description>The  accumulated  value  of  FRM_CLK_CNT  for  software  frame  rate  statics.  Every  interrupt  of  frame  is  done,  the  software  checks  this  accumulated  value  and  clears  it  to  0.  If  the  ACC_CLK_CNT is larger than 1, the software has lost frame.      When  frame  done  or  vsync  comes,  ACC_CLK_CNT  =  ACC_CLK_CNT + 1, and cleared to 0 when writing this register. </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>ITNL_CLK_CNT</name>
              <description>The instant value of internal frame clock counter.    When frame done interrupt comes, the software can query this  counter  for  judging  whether  it  is  the  time  for  updating  the  double buffer address registers. </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO0 for input frames to be stored,  only used in Buffer Addr FIFO Mode   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO1 for input frames to be stored,  only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO2 for input frames to be stored,  only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO2_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO2, only  used in Buffer Addr FIFO Mode. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO1_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO1, only  used in Buffer Addr FIFO Mode. </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO0_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO0, only  used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_LEN_REG</name>
          <description>CSIC DMA Buffer Length Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x2800500</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>BUF_LEN_C</name>
              <description>DMA_MODE: Buffer length of chroma C in a line. Unit is byte.  LBC_MODE: Buffer length Stride of luminance Y in ONLY Y line.  Unit is byte.  Only Readable when BUF_LENGTH_CFG_MODE is set 0. </description>
              <bitRange>[29:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUF_LEN</name>
              <description>DMA_MODE:Buffer length of luminance Y in a line. Unit is byte.  LBC_MODE: Buffer length Stride of luminance Y and chroma C in  YC line. Unit is byte.  Only Readable when BUF_LENGTH_CFG_MODE is set 0. </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_TH_REG</name>
          <description>CSIC DMA BUF Threshold Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x200000</resetValue>
          <resetMask>0x3F003F</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_STORED_FRM_THRESHOLD</name>
              <description>when  stored  frame  counter  value  reaches  the  threshold  ,  counter is cleared to 0 , only used in Buffer Addr FIFO Mode. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO_THRESHOLD</name>
              <description>when content in Buffer Address FIFO less than the threshold, an  interrupt is set, only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_CAP_STA_REG</name>
          <description>CSIC DMA Capture Status Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>FIELD_STA</name>
              <description>The status of the received field 
0: Field 0 
1: Field 1 </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Field_0</name>
                  <description>Field 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Field_1</name>
                  <description>Field 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCAP_STA</name>
              <description>Video capture in progress  Indicates the CSI is capturing video image data (multiple frames).  The bit is set at the start of the first frame after enabling video  capture.  When  software  disables  video  capture,  it  clears  itself  after the last pixel of the current frame is captured. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCAP_STA</name>
              <description>Still capture in progress  Indicates the CSI is capturing still image data (single frame). The  bit is set at the start of the first frame after enabling still frame  capture.  It  clears  itself  after  the  last  pixel  of  the  first  frame  is  captured.  For CCIR656 interface, if the output format is frame planar YCbCr  420 mode, the frame end means the field2 end, the other frame  end means filed end.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_CFG_REG</name>
          <description>CSIC DMA Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF3F3FC3</resetMask>
          <fields>
            <field>
              <name>PAD_VAL</name>
              <description>Padding value when OUTPUT_FMT is prgb888  0x00&#8211;0xff </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YUV</name>
              <description>10-bit input cut to 8-bit 
0: Disable 
1: Enable </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV</name>
              <description>10-bit store configuration 
0: YUV 10-bit stored in low 10-bit of a 16-bit word 
1: YUV 10-bit stored in high 10-bit of a 16-bit word </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>10_bit_stored_in_low</name>
                  <description>YUV 10-bit stored in low 10-bit of a 16-bit word</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10_bit_stored_in_high</name>
                  <description>YUV 10-bit stored in high 10-bit of a 16-bit word</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUTPUT_FMT</name>
              <description>Output data format  When the input format is set to RAW stream 
0000: field-raw-8 
0001: field-raw-10 
0010: field-raw-12 
0011: reserved 
0100: field-rgb565 
0101: field-rgb888 
0110: field-prgb888 
0111: reserved 
1000: frame-raw-8 
1001: frame-raw-10 
1010: frame-raw-12 
1011: reserved 
1100: frame-rgb565 
1101: frame-rgb888 
1110: frame-prgb888 
1111: reserved    When the input format is set to YUV422 
0000: field planar YCbCr 422 
0001: field planar YCbCr 420 
0010: frame planar YCbCr 420 
0011: frame planar YCbCr 422 
0100: field planar YCbCr 422 UV combined (UV sequence) 
0101: field planar YCbCr 420 UV combined (UV sequence) 
0110: frame planar YCbCr 420 UV combined (UV sequence) 
0111: frame planar YCbCr 422 UV combined (UV sequence) 
1000: filed planar YCbCr 422 UV combined (VU sequence) 
1001: field planar YCbCr 420 UV combined (VU sequence) 
1010: frame planar YCbCr 420 UV combined (VU sequence) 
1011: frame planar YCbCr 422 UV combined (VU sequence) 
1100: reserved 
1101: field YCbCr 400   
1110: reserved 
1111: frame YCbCr 400      When the input format is set to YUV420 
0000: reserved 
0001: field planar YCbCr 420 
0010: frame planar YCbCr 420 
0011: reserved 
0100: reserved 
0101: field planar YCbCr 420 UV combined (UV sequence) 
0110: frame planar YCbCr 420 UV combined (UV sequence)  0111~1000: reserved 
1001: field planar YCbCr 420 UV combined (VU sequence) 
1010: frame planar YCbCr 420 UV combined (VU sequence)  1011~1100: reserved 
1101: field YCbCr 400   
1110: reserved 
1111: frame YCbCr 400 </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VFLIP_EN</name>
              <description>Vertical flip enable  When enabled, the received data will be arranged in vertical flip. 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HFLIP_EN</name>
              <description>Horizontal flip enable  When enabled, the received data will be arranged in horizontal  flip. 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIELD_SEL</name>
              <description>Field selection   
00: Capturing with field 0 
01: Capturing with field 1 
10: Capturing with either field 
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_with_field_0</name>
                  <description>Capturing with field 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_with_field_1</name>
                  <description>Capturing with field 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_with_either_field</name>
                  <description>Capturing with either field</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MIN_SDR_WR_SIZE</name>
              <description>Minimum size of SDRAM block write 
00: 256 bytes (if hflip is enabled, always select 256 bytes) 
01: 512 bytes   
10: 1K bytes 
11: 2K bytes   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 bytes (if hflip is enabled, always select 256 bytes)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_512</name>
                  <description>512 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1K</name>
                  <description>1K bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2K</name>
                  <description>2K bytes</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_EN_REG</name>
          <description>CSIC DMA Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x70000000</resetValue>
          <resetMask>0xF00000F7</resetMask>
          <fields>
            <field>
              <name>VER_EN</name>
              <description></description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VFLIP_BUF_ADDR_CFG_MODE</name>
              <description>Vflip buffer address set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUF_LENGTH_CFG_MODE</name>
              <description>Buffer length set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLIP_SIZE_CFG_MODE</name>
              <description>FLIP SIZE set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUF_ADDR_MODE</name>
              <description>0: Buffer Address Register Mode 
1: Buffer Address FIFO Mode     </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Buffer_Address_Register</name>
                  <description>Buffer Address Register Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Buffer_Address_FIFO</name>
                  <description>Buffer Address FIFO Mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VI_TO_CNT_EN</name>
              <description>Enable  Video  Input  Timeout  counter,  add  1  when  there  is  no  effective video input in a 12M clock, clear to 0 when detecting  effective video input.   
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAME_CNT_EN</name>
              <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the  Frame counter starts to add. 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_EN</name>
              <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the  module works in DMA mode. 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_CNT_SPL</name>
              <description>Sampling time for clk counter per frame 
0: Sampling clock counter every frame done 
1: Sampling clock counter every vsync </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sampling_clock_counter_every_frame</name>
                  <description>Sampling clock counter every frame done</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sampling_clock_counter_every_vsync</name>
                  <description>Sampling clock counter every vsync</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_CNT_EN</name>
              <description>clk count per frame enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BK_TOP_EN</name>
              <description>0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F0_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  0  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F0_BUFA</name>
              <description>When  BK_TOP_EN  is  enabled,  FBC_EN  is  enabled,  DMA_EN  is  disabled, these bits indicate output address of overhead data in  FBC mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled,  LBC_EN  is  disabled,  these  bits  indicate  FIFO 0 output  buffer-A address in DMA mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled,  LBC_EN  is  enabled,  these  bits  indicate  the  output  buffer address in LBC mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F0_BUFA_RESULT_REG</name>
          <description>CSIC  DMA  FIFO  0  Output  Buffer-A  Address  Result Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F0_BUFA_RESULT</name>
              <description>Indicate the final F0_BUFA address used for DMA or FBC after  software  configuration  or  hardware  calculation  from  Buffer-A  address register or buffer address fifo. Only used for debug.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F1_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  1  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F1_BUFA</name>
              <description>When  BK_TOP_EN  is  enabled,  FBC_EN  is  enabled,  DMA_EN  is  disabled, these bits indicate the output address of compressed  data in FBC mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled, these bits indicate the FIFO 1 output buffer-A address  in DMA mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F1_BUFA_RESULT_REG</name>
          <description>CSIC  DMA  FIFO  2  Output  Buffer-A  Address  Result Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F1_BUFA_RESULT</name>
              <description>Indicate the final F1_BUFA address used for DMA or FBC after  software  configuration  or  hardware  calculation  from  Buffer-A  address register or buffer address fifo. Only used for debug.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F2_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  2  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F2_BUFA</name>
              <description>FIFO 2 output buffer-A address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FIFO_STAT_REG</name>
          <description>CSIC DMA FIFO Statistic Register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF1FFF</resetMask>
          <fields>
            <field>
              <name>LINE</name>
              <description>Line Index  Indicates the line index in current vsync. </description>
              <bitRange>[29:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_FRM_MAX</name>
              <description>Indicates the maximum depth of FIFO being occupied for whole  frame. Update at every vsync or framedone.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FIFO_THRS_REG</name>
          <description>CSIC DMA FIFO Threshold Register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x400</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>FIFO_THRS</name>
              <description>When  FIFO  occupied  memory  exceed  the  threshold,  dram  frequency can not change.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FLIP_SIZE_REG</name>
          <description>CSIC DMA Flip Size Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x2D00500</resetValue>
          <resetMask>0x1FFF3FFF</resetMask>
          <fields>
            <field>
              <name>VER_LEN</name>
              <description>Vertical line number when in VFLIP mode. Unit is line.  Only Readable when FLIP_SIZE_CFG_MODE is set to 0. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VALID_LEN</name>
              <description>Valid  components  of  a  line  when  in  HFLIP  mode.  Unit  is  pixel  component.  Only Readable when FLIP_SIZE_CFG_MODE is set to 0.   </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FRM_CLK_CNT_REG</name>
          <description>CSIC DMA Frame Clock Counter Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRM_CLK_CNT</name>
              <description>Counter value between every frame. For instant hardware frame  rate statics.    The internal counter is added by one every 12 MHz clock cycle.  When frame done or vsync comes, the internal counter value is  sampled to FRM_CLK_CNT, and cleared to 0.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FRM_CNT_REG</name>
          <description>CSIC DMA Frame Counter Register</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRM_CNT_CLR</name>
              <description>When the bit set to 1, Frame cnt is cleared to 0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PCLK_DMA_CLR_DISTANCE</name>
              <description>Frame cnt clear cycle  N*T  </description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRM_CNT</name>
              <description>Counter value of frame. When frame done comes, the internal  counter value add 1, and when the reg full, it is cleared to 0 .  When parser sent a sync signal, it is cleared to 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_HSIZE_REG</name>
          <description>CSIC DMA Horizontal Size Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x5000000</resetValue>
          <resetMask>0x1FFF1FFF</resetMask>
          <fields>
            <field>
              <name>HOR_LEN</name>
              <description>When  BK_TOP_EN  is  enabled,  DMA_EN  is  enabled,  these  bits  indicate Horizontal pixel unit length. Valid pixel of a line in DMA  mode. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOR_START</name>
              <description>Horizontal pixel unit start.    Pixel is valid from this pixel.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_INT_EN_REG</name>
          <description>CSIC DMA Interrupt Enable Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8FF</resetMask>
          <fields>
            <field>
              <name>FRM_LOST_INT_EN</name>
              <description>Set an INT when frame starts with empty Buffer Address FIFO,  only use in BUF Address FIFO MODE. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STORED_FRM_CNT_INT_EN</name>
              <description>Set  an  INT  when  the  value  of  CSIC_DMA_STORED_FRM_CNT  reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF  Address FIFO MODE. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUF_ADDR_FIFO_INT_EN</name>
              <description>Set  an  INT  when  content  in  BUF  Address  FIFO  less  than  CSIC_DMA_BUFA_FIFO_THRESHOLD,  only  use  in  BUF  Address  FIFO MODE. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VIDEO_INPUT_TO_INT_EN</name>
              <description>Set  an  INT when  no  video input  exceeds  the  setting  threshold  time   </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR_FRAME_CNT_INT_EN</name>
              <description>Set a INT when clear Frame cnt. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VS_INT_EN</name>
              <description>vsync flag  The bit is set when vsync come. And at this time load the buffer  address for the coming frame. So after this irq come, changing  the buffer address could only effect next frame   </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HB_OF_INT_EN</name>
              <description>Hblank FIFO overflow  The bit is set when 3 FIFOs still overflow after the hblank. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LC_INT_EN</name>
              <description>Line counter flag  The  bit  is  set when  the  specific  line  has  been  written  to  dram  every frame. The line number is set in the line counter register.   </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO2_OF_INT_EN</name>
              <description>FIFO 2 overflow  The bit is set when the FIFO 2 became overflow. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO1_OF_INT_EN</name>
              <description>FIFO 1 overflow  The bit is set when the FIFO 1 became overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO0_OF_INT_EN</name>
              <description>FIFO 0 overflow  The bit is set when the FIFO 0 became overflow. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FD_INT_EN</name>
              <description>Frame done  Indicates the CSI has finished capturing an image frame. Applies  to video capture mode. The bit is set after each completed frame  capturing  data  is  written  to  buffer  as  long  as  video  capture  remains enabled. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CD_INT_EN</name>
              <description>Capture done  Indicates the CSI has completed capturing the image data.  For  still capture,  the  bit  is  set  when  one  frame  data  has  been  written to buffer.  For video capture, the bit is set when the last frame has been  written to buffer after video capture has been disabled.  For CCIR656 interface, if the output format is frame planar YCbCr  420 mode, the frame end means the field2 end, the other frame  end means field end.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_INT_STA_REG</name>
          <description>CSIC DMA Interrupt Status Register</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8FF</resetMask>
          <fields>
            <field>
              <name>FRM_LOST_INT_PD</name>
              <description>Set an INT when frame starts with empty Buffer Address FIFO,  only use in BUF Address FIFO MODE. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>STORED_FRM_CNT_INT_PD</name>
              <description>Set  an  INT  when  the  value  of  CSIC_DMA_STORED_FRM_CNT  reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF  Address FIFO MODE. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>BUF_ADDR_FIFO_INT_PD</name>
              <description>Set  an  INT  when  content  in  BUF  Address  FIFO  less  than  CSIC_DMA_BUFA_FIFO_THRESHOLD,  only  use  in  BUF  Address  FIFO MODE. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>VIDEO_INPUT_TO_INT_PD</name>
              <description>Set  an  INT  Pending  when  no  video  input  exceeds  the  setting  threshold time.   </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CLR_FRAME_CNT_INT</name>
              <description>Set a INT when clear Frame cnt. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>VS_PD</name>
              <description>vsync flag </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LI_OF_PD</name>
              <description>Line information FIFO (16 lines) overflow </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LC_PD</name>
              <description>Line counter flag </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO2_OF_PD</name>
              <description>FIFO 2 overflow </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO1_OF_PD</name>
              <description>FIFO 1 overflow </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO0_OF_PD</name>
              <description>FIFO 0 overflow </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FD_PD</name>
              <description>Frame done </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CD_PD</name>
              <description>Capture done   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_LINE_CNT_REG</name>
          <description>CSIC DMA LINE Counter Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>LINE_CNT_NUM</name>
              <description>The  LINE_CNT_NUM  value  is  set  by  user,when  internal  line  counter reach the set value, the LC_PD will be set.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_PCLK_STAT_REG</name>
          <description>CSIC DMA PCLK Statistic Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x7FFF</resetValue>
          <resetMask>0x7FFF7FFF</resetMask>
          <fields>
            <field>
              <name>PCLK_CNT_LINE_MAX</name>
              <description>Indicates maximum pixel clock counter value for each line.  Update at every vsync or framedone. </description>
              <bitRange>[30:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PCLK_CNT_LINE_MIN</name>
              <description>Indicates minimum pixel clock counter value for each line.  Update at every vsync or framedone.   </description>
              <bitRange>[14:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_STORED_FRM_CNT_REG</name>
          <description>CSIC DMA Stored Frame Counter Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_STORED_FRM_CNT</name>
              <description>Indicates  value  of  stored  frames  counter.  When  the  counter  value  reaches  CSIC_DMA_STORED_FRM_THRESHOLD,  the  counter is cleared to 0. Only used in Buffer Addr FIFO Mode.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_CNT_VAL_REG</name>
          <description>CSIC DMA Video Input Timeout Counter Value  Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Counter Value  Indicate the current value of Video Input Timeout Counter   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_TH0_REG</name>
          <description>CSIC  DMA  Video  Input  Timeout  Threshold0  Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Threshold0  Set  VIDEO_INPUT_TO_INT_PD  when  VI  Counter  reaches  TH0  after VI_TO_CNT_EN is set, the Time Unit is a 12M clock period. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_TH1_REG</name>
          <description>CSIC  DMA  Video  Input  Timeout  Threshold1  Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Threshold1  Set  VIDEO_INPUT_TO_INT_PD  when  VI  Counter  reaches  TH1  after getting the first frame has been input, the Time Unit is a  12M clock period.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VSIZE_REG</name>
          <description>CSIC DMA Vertical Size Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x2D00000</resetValue>
          <resetMask>0x1FFF1FFF</resetMask>
          <fields>
            <field>
              <name>VER_LEN</name>
              <description>When  BK_TOP_EN  is  enabled,  DMA_EN  is  enabled,  these  bits  indicate Valid line number of a frame in DMA mode. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VER_START</name>
              <description>Vertical line start    Data is valid from this line.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_FEATURE_REG</name>
          <description>CSIC DMA Feature List Register</description>
          <addressOffset>0x1F4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DMA0_EMBEDDED_LBC</name>
              <description>0: No Embedded LBC 
1: Embedded LBC </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Embedded</name>
                  <description>No Embedded LBC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Embedded</name>
                  <description>Embedded LBC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_EMBEDDED_FBC</name>
              <description>0: No Embedded DMA 
1: Embedded FBC       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Embedded</name>
                  <description>No Embedded DMA</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Embedded</name>
                  <description>Embedded FBC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CSIC_DMA1</name>
      <description>CSIC_DMA1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5809200</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</name>
          <description>CSIC_DMA_ACC_ITNL_CLK_CNT_REG</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ACC_CLK_CNT</name>
              <description>The  accumulated  value  of  FRM_CLK_CNT  for  software  frame  rate  statics.  Every  interrupt  of  frame  is  done,  the  software  checks  this  accumulated  value  and  clears  it  to  0.  If  the  ACC_CLK_CNT is larger than 1, the software has lost frame.      When  frame  done  or  vsync  comes,  ACC_CLK_CNT  =  ACC_CLK_CNT + 1, and cleared to 0 when writing this register. </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>ITNL_CLK_CNT</name>
              <description>The instant value of internal frame clock counter.    When frame done interrupt comes, the software can query this  counter  for  judging  whether  it  is  the  time  for  updating  the  double buffer address registers. </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY_REG</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO0_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO0 for input frames to be stored,  only used in Buffer Addr FIFO Mode   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO1_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO1 for input frames to be stored,  only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO2_ENTRY</name>
              <description>FIFO Entry of Buffer Address FIFO2 for input frames to be stored,  only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</name>
          <description>CSIC_DMA_BUF_ADDR_FIFO_CON_REG</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO2_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO2, only  used in Buffer Addr FIFO Mode. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO1_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO1, only  used in Buffer Addr FIFO Mode. </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO0_CONTENT</name>
              <description>FIFO Content of address buffered in Buffer Address FIFO0, only  used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_LEN_REG</name>
          <description>CSIC DMA Buffer Length Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x2800500</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>BUF_LEN_C</name>
              <description>DMA_MODE: Buffer length of chroma C in a line. Unit is byte.  LBC_MODE: Buffer length Stride of luminance Y in ONLY Y line.  Unit is byte.  Only Readable when BUF_LENGTH_CFG_MODE is set 0. </description>
              <bitRange>[29:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUF_LEN</name>
              <description>DMA_MODE:Buffer length of luminance Y in a line. Unit is byte.  LBC_MODE: Buffer length Stride of luminance Y and chroma C in  YC line. Unit is byte.  Only Readable when BUF_LENGTH_CFG_MODE is set 0. </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_BUF_TH_REG</name>
          <description>CSIC DMA BUF Threshold Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x200000</resetValue>
          <resetMask>0x3F003F</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_STORED_FRM_THRESHOLD</name>
              <description>when  stored  frame  counter  value  reaches  the  threshold  ,  counter is cleared to 0 , only used in Buffer Addr FIFO Mode. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CSIC_DMA_BUF_ADDR_FIFO_THRESHOLD</name>
              <description>when content in Buffer Address FIFO less than the threshold, an  interrupt is set, only used in Buffer Addr FIFO Mode.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_CAP_STA_REG</name>
          <description>CSIC DMA Capture Status Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>FIELD_STA</name>
              <description>The status of the received field 
0: Field 0 
1: Field 1 </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Field_0</name>
                  <description>Field 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Field_1</name>
                  <description>Field 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCAP_STA</name>
              <description>Video capture in progress  Indicates the CSI is capturing video image data (multiple frames).  The bit is set at the start of the first frame after enabling video  capture.  When  software  disables  video  capture,  it  clears  itself  after the last pixel of the current frame is captured. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCAP_STA</name>
              <description>Still capture in progress  Indicates the CSI is capturing still image data (single frame). The  bit is set at the start of the first frame after enabling still frame  capture.  It  clears  itself  after  the  last  pixel  of  the  first  frame  is  captured.  For CCIR656 interface, if the output format is frame planar YCbCr  420 mode, the frame end means the field2 end, the other frame  end means filed end.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_CFG_REG</name>
          <description>CSIC DMA Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF3F3FC3</resetMask>
          <fields>
            <field>
              <name>PAD_VAL</name>
              <description>Padding value when OUTPUT_FMT is prgb888  0x00&#8211;0xff </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YUV</name>
              <description>10-bit input cut to 8-bit 
0: Disable 
1: Enable </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV</name>
              <description>10-bit store configuration 
0: YUV 10-bit stored in low 10-bit of a 16-bit word 
1: YUV 10-bit stored in high 10-bit of a 16-bit word </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>10_bit_stored_in_low</name>
                  <description>YUV 10-bit stored in low 10-bit of a 16-bit word</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10_bit_stored_in_high</name>
                  <description>YUV 10-bit stored in high 10-bit of a 16-bit word</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUTPUT_FMT</name>
              <description>Output data format  When the input format is set to RAW stream 
0000: field-raw-8 
0001: field-raw-10 
0010: field-raw-12 
0011: reserved 
0100: field-rgb565 
0101: field-rgb888 
0110: field-prgb888 
0111: reserved 
1000: frame-raw-8 
1001: frame-raw-10 
1010: frame-raw-12 
1011: reserved 
1100: frame-rgb565 
1101: frame-rgb888 
1110: frame-prgb888 
1111: reserved    When the input format is set to YUV422 
0000: field planar YCbCr 422 
0001: field planar YCbCr 420 
0010: frame planar YCbCr 420 
0011: frame planar YCbCr 422 
0100: field planar YCbCr 422 UV combined (UV sequence) 
0101: field planar YCbCr 420 UV combined (UV sequence) 
0110: frame planar YCbCr 420 UV combined (UV sequence) 
0111: frame planar YCbCr 422 UV combined (UV sequence) 
1000: filed planar YCbCr 422 UV combined (VU sequence) 
1001: field planar YCbCr 420 UV combined (VU sequence) 
1010: frame planar YCbCr 420 UV combined (VU sequence) 
1011: frame planar YCbCr 422 UV combined (VU sequence) 
1100: reserved 
1101: field YCbCr 400   
1110: reserved 
1111: frame YCbCr 400      When the input format is set to YUV420 
0000: reserved 
0001: field planar YCbCr 420 
0010: frame planar YCbCr 420 
0011: reserved 
0100: reserved 
0101: field planar YCbCr 420 UV combined (UV sequence) 
0110: frame planar YCbCr 420 UV combined (UV sequence)  0111~1000: reserved 
1001: field planar YCbCr 420 UV combined (VU sequence) 
1010: frame planar YCbCr 420 UV combined (VU sequence)  1011~1100: reserved 
1101: field YCbCr 400   
1110: reserved 
1111: frame YCbCr 400 </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VFLIP_EN</name>
              <description>Vertical flip enable  When enabled, the received data will be arranged in vertical flip. 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HFLIP_EN</name>
              <description>Horizontal flip enable  When enabled, the received data will be arranged in horizontal  flip. 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIELD_SEL</name>
              <description>Field selection   
00: Capturing with field 0 
01: Capturing with field 1 
10: Capturing with either field 
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_with_field_0</name>
                  <description>Capturing with field 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_with_field_1</name>
                  <description>Capturing with field 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_with_either_field</name>
                  <description>Capturing with either field</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FPS_DS</name>
              <description>Fps down sample   
0: no down sample 
1: 1/2 fps, only receives the first frame every 2 frames 
2: 1/3 fps, only receives the first frame every 3 frames 
3: 1/4 fps, only receives the first frame every 4 frames 
4: 1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230; 
15: 1/16 fps, only receives the first frame every 16 frames </description>
              <bitRange>[9:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_slash_3</name>
                  <description>1/3 fps, only receives the first frame every 3 frames</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_4</name>
                  <description>1/4 fps, only receives the first frame every 4 frames</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_5</name>
                  <description>1/5 fps, only receives the first frame every 4 frames  &#8230;&#8230;</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_slash_16</name>
                  <description>1/16 fps, only receives the first frame every 16 frames</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MIN_SDR_WR_SIZE</name>
              <description>Minimum size of SDRAM block write 
00: 256 bytes (if hflip is enabled, always select 256 bytes) 
01: 512 bytes   
10: 1K bytes 
11: 2K bytes   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 bytes (if hflip is enabled, always select 256 bytes)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_512</name>
                  <description>512 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1K</name>
                  <description>1K bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2K</name>
                  <description>2K bytes</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_EN_REG</name>
          <description>CSIC DMA Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x70000000</resetValue>
          <resetMask>0xF00000F7</resetMask>
          <fields>
            <field>
              <name>VER_EN</name>
              <description></description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VFLIP_BUF_ADDR_CFG_MODE</name>
              <description>Vflip buffer address set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUF_LENGTH_CFG_MODE</name>
              <description>Buffer length set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLIP_SIZE_CFG_MODE</name>
              <description>FLIP SIZE set by software or calculated by hardware 
0: Hardware 
1: Software </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Hardware</name>
                  <description>Hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUF_ADDR_MODE</name>
              <description>0: Buffer Address Register Mode 
1: Buffer Address FIFO Mode     </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Buffer_Address_Register</name>
                  <description>Buffer Address Register Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Buffer_Address_FIFO</name>
                  <description>Buffer Address FIFO Mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VI_TO_CNT_EN</name>
              <description>Enable  Video  Input  Timeout  counter,  add  1  when  there  is  no  effective video input in a 12M clock, clear to 0 when detecting  effective video input.   
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAME_CNT_EN</name>
              <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the  Frame counter starts to add. 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_EN</name>
              <description>When BK_TOP_EN is enabled, setting 1 to this bit indicates the  module works in DMA mode. 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_CNT_SPL</name>
              <description>Sampling time for clk counter per frame 
0: Sampling clock counter every frame done 
1: Sampling clock counter every vsync </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sampling_clock_counter_every_frame</name>
                  <description>Sampling clock counter every frame done</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sampling_clock_counter_every_vsync</name>
                  <description>Sampling clock counter every vsync</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_CNT_EN</name>
              <description>clk count per frame enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BK_TOP_EN</name>
              <description>0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F0_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  0  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F0_BUFA</name>
              <description>When  BK_TOP_EN  is  enabled,  FBC_EN  is  enabled,  DMA_EN  is  disabled, these bits indicate output address of overhead data in  FBC mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled,  LBC_EN  is  disabled,  these  bits  indicate  FIFO 0 output  buffer-A address in DMA mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled,  LBC_EN  is  enabled,  these  bits  indicate  the  output  buffer address in LBC mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F0_BUFA_RESULT_REG</name>
          <description>CSIC  DMA  FIFO  0  Output  Buffer-A  Address  Result Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F0_BUFA_RESULT</name>
              <description>Indicate the final F0_BUFA address used for DMA or FBC after  software  configuration  or  hardware  calculation  from  Buffer-A  address register or buffer address fifo. Only used for debug.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F1_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  1  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F1_BUFA</name>
              <description>When  BK_TOP_EN  is  enabled,  FBC_EN  is  enabled,  DMA_EN  is  disabled, these bits indicate the output address of compressed  data in FBC mode.  When  BK_TOP_EN  is  enabled,  FBC_EN  is  disabled,  DMA_EN  is  enabled, these bits indicate the FIFO 1 output buffer-A address  in DMA mode.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F1_BUFA_RESULT_REG</name>
          <description>CSIC  DMA  FIFO  2  Output  Buffer-A  Address  Result Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F1_BUFA_RESULT</name>
              <description>Indicate the final F1_BUFA address used for DMA or FBC after  software  configuration  or  hardware  calculation  from  Buffer-A  address register or buffer address fifo. Only used for debug.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_F2_BUFA_REG</name>
          <description>CSIC  DMA  FIFO  2  Output  Buffer-A  Address  Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>F2_BUFA</name>
              <description>FIFO 2 output buffer-A address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FIFO_STAT_REG</name>
          <description>CSIC DMA FIFO Statistic Register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF1FFF</resetMask>
          <fields>
            <field>
              <name>LINE</name>
              <description>Line Index  Indicates the line index in current vsync. </description>
              <bitRange>[29:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_FRM_MAX</name>
              <description>Indicates the maximum depth of FIFO being occupied for whole  frame. Update at every vsync or framedone.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FIFO_THRS_REG</name>
          <description>CSIC DMA FIFO Threshold Register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x400</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>FIFO_THRS</name>
              <description>When  FIFO  occupied  memory  exceed  the  threshold,  dram  frequency can not change.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FLIP_SIZE_REG</name>
          <description>CSIC DMA Flip Size Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x2D00500</resetValue>
          <resetMask>0x1FFF3FFF</resetMask>
          <fields>
            <field>
              <name>VER_LEN</name>
              <description>Vertical line number when in VFLIP mode. Unit is line.  Only Readable when FLIP_SIZE_CFG_MODE is set to 0. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VALID_LEN</name>
              <description>Valid  components  of  a  line  when  in  HFLIP  mode.  Unit  is  pixel  component.  Only Readable when FLIP_SIZE_CFG_MODE is set to 0.   </description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FRM_CLK_CNT_REG</name>
          <description>CSIC DMA Frame Clock Counter Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRM_CLK_CNT</name>
              <description>Counter value between every frame. For instant hardware frame  rate statics.    The internal counter is added by one every 12 MHz clock cycle.  When frame done or vsync comes, the internal counter value is  sampled to FRM_CLK_CNT, and cleared to 0.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_FRM_CNT_REG</name>
          <description>CSIC DMA Frame Counter Register</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRM_CNT_CLR</name>
              <description>When the bit set to 1, Frame cnt is cleared to 0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PCLK_DMA_CLR_DISTANCE</name>
              <description>Frame cnt clear cycle  N*T  </description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRM_CNT</name>
              <description>Counter value of frame. When frame done comes, the internal  counter value add 1, and when the reg full, it is cleared to 0 .  When parser sent a sync signal, it is cleared to 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_HSIZE_REG</name>
          <description>CSIC DMA Horizontal Size Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x5000000</resetValue>
          <resetMask>0x1FFF1FFF</resetMask>
          <fields>
            <field>
              <name>HOR_LEN</name>
              <description>When  BK_TOP_EN  is  enabled,  DMA_EN  is  enabled,  these  bits  indicate Horizontal pixel unit length. Valid pixel of a line in DMA  mode. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOR_START</name>
              <description>Horizontal pixel unit start.    Pixel is valid from this pixel.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_INT_EN_REG</name>
          <description>CSIC DMA Interrupt Enable Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8FF</resetMask>
          <fields>
            <field>
              <name>FRM_LOST_INT_EN</name>
              <description>Set an INT when frame starts with empty Buffer Address FIFO,  only use in BUF Address FIFO MODE. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STORED_FRM_CNT_INT_EN</name>
              <description>Set  an  INT  when  the  value  of  CSIC_DMA_STORED_FRM_CNT  reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF  Address FIFO MODE. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUF_ADDR_FIFO_INT_EN</name>
              <description>Set  an  INT  when  content  in  BUF  Address  FIFO  less  than  CSIC_DMA_BUFA_FIFO_THRESHOLD,  only  use  in  BUF  Address  FIFO MODE. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VIDEO_INPUT_TO_INT_EN</name>
              <description>Set  an  INT when  no  video input  exceeds  the  setting  threshold  time   </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR_FRAME_CNT_INT_EN</name>
              <description>Set a INT when clear Frame cnt. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VS_INT_EN</name>
              <description>vsync flag  The bit is set when vsync come. And at this time load the buffer  address for the coming frame. So after this irq come, changing  the buffer address could only effect next frame   </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HB_OF_INT_EN</name>
              <description>Hblank FIFO overflow  The bit is set when 3 FIFOs still overflow after the hblank. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LC_INT_EN</name>
              <description>Line counter flag  The  bit  is  set when  the  specific  line  has  been  written  to  dram  every frame. The line number is set in the line counter register.   </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO2_OF_INT_EN</name>
              <description>FIFO 2 overflow  The bit is set when the FIFO 2 became overflow. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO1_OF_INT_EN</name>
              <description>FIFO 1 overflow  The bit is set when the FIFO 1 became overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO0_OF_INT_EN</name>
              <description>FIFO 0 overflow  The bit is set when the FIFO 0 became overflow. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FD_INT_EN</name>
              <description>Frame done  Indicates the CSI has finished capturing an image frame. Applies  to video capture mode. The bit is set after each completed frame  capturing  data  is  written  to  buffer  as  long  as  video  capture  remains enabled. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CD_INT_EN</name>
              <description>Capture done  Indicates the CSI has completed capturing the image data.  For  still capture,  the  bit  is  set  when  one  frame  data  has  been  written to buffer.  For video capture, the bit is set when the last frame has been  written to buffer after video capture has been disabled.  For CCIR656 interface, if the output format is frame planar YCbCr  420 mode, the frame end means the field2 end, the other frame  end means field end.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_INT_STA_REG</name>
          <description>CSIC DMA Interrupt Status Register</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8FF</resetMask>
          <fields>
            <field>
              <name>FRM_LOST_INT_PD</name>
              <description>Set an INT when frame starts with empty Buffer Address FIFO,  only use in BUF Address FIFO MODE. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>STORED_FRM_CNT_INT_PD</name>
              <description>Set  an  INT  when  the  value  of  CSIC_DMA_STORED_FRM_CNT  reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF  Address FIFO MODE. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>BUF_ADDR_FIFO_INT_PD</name>
              <description>Set  an  INT  when  content  in  BUF  Address  FIFO  less  than  CSIC_DMA_BUFA_FIFO_THRESHOLD,  only  use  in  BUF  Address  FIFO MODE. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>VIDEO_INPUT_TO_INT_PD</name>
              <description>Set  an  INT  Pending  when  no  video  input  exceeds  the  setting  threshold time.   </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CLR_FRAME_CNT_INT</name>
              <description>Set a INT when clear Frame cnt. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>VS_PD</name>
              <description>vsync flag </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LI_OF_PD</name>
              <description>Line information FIFO (16 lines) overflow </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LC_PD</name>
              <description>Line counter flag </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO2_OF_PD</name>
              <description>FIFO 2 overflow </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO1_OF_PD</name>
              <description>FIFO 1 overflow </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FIFO0_OF_PD</name>
              <description>FIFO 0 overflow </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FD_PD</name>
              <description>Frame done </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CD_PD</name>
              <description>Capture done   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_LINE_CNT_REG</name>
          <description>CSIC DMA LINE Counter Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>LINE_CNT_NUM</name>
              <description>The  LINE_CNT_NUM  value  is  set  by  user,when  internal  line  counter reach the set value, the LC_PD will be set.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_PCLK_STAT_REG</name>
          <description>CSIC DMA PCLK Statistic Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x7FFF</resetValue>
          <resetMask>0x7FFF7FFF</resetMask>
          <fields>
            <field>
              <name>PCLK_CNT_LINE_MAX</name>
              <description>Indicates maximum pixel clock counter value for each line.  Update at every vsync or framedone. </description>
              <bitRange>[30:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PCLK_CNT_LINE_MIN</name>
              <description>Indicates minimum pixel clock counter value for each line.  Update at every vsync or framedone.   </description>
              <bitRange>[14:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_STORED_FRM_CNT_REG</name>
          <description>CSIC DMA Stored Frame Counter Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CSIC_DMA_STORED_FRM_CNT</name>
              <description>Indicates  value  of  stored  frames  counter.  When  the  counter  value  reaches  CSIC_DMA_STORED_FRM_THRESHOLD,  the  counter is cleared to 0. Only used in Buffer Addr FIFO Mode.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_CNT_VAL_REG</name>
          <description>CSIC DMA Video Input Timeout Counter Value  Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Counter Value  Indicate the current value of Video Input Timeout Counter   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_TH0_REG</name>
          <description>CSIC  DMA  Video  Input  Timeout  Threshold0  Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Threshold0  Set  VIDEO_INPUT_TO_INT_PD  when  VI  Counter  reaches  TH0  after VI_TO_CNT_EN is set, the Time Unit is a 12M clock period. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VI_TO_TH1_REG</name>
          <description>CSIC  DMA  Video  Input  Timeout  Threshold1  Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VIDEO</name>
              <description>Video Input Timeout Threshold1  Set  VIDEO_INPUT_TO_INT_PD  when  VI  Counter  reaches  TH1  after getting the first frame has been input, the Time Unit is a  12M clock period.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_DMA_VSIZE_REG</name>
          <description>CSIC DMA Vertical Size Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x2D00000</resetValue>
          <resetMask>0x1FFF1FFF</resetMask>
          <fields>
            <field>
              <name>VER_LEN</name>
              <description>When  BK_TOP_EN  is  enabled,  DMA_EN  is  enabled,  these  bits  indicate Valid line number of a frame in DMA mode. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VER_START</name>
              <description>Vertical line start    Data is valid from this line.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CSIC_FEATURE_REG</name>
          <description>CSIC DMA Feature List Register</description>
          <addressOffset>0x1F4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DMA0_EMBEDDED_LBC</name>
              <description>0: No Embedded LBC 
1: Embedded LBC </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Embedded</name>
                  <description>No Embedded LBC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Embedded</name>
                  <description>Embedded LBC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_EMBEDDED_FBC</name>
              <description>0: No Embedded DMA 
1: Embedded FBC       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Embedded</name>
                  <description>No Embedded DMA</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Embedded</name>
                  <description>Embedded FBC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CE_NS</name>
      <description>CE_NS</description>
      <groupName>generic</groupName>
      <baseAddress>0x3040000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CE_CDA</name>
          <description>DMA Current Destination Address</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CUR_DST_ADDR</name>
              <description>Current destination address   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_CSA</name>
          <description>DMA Current Source Address</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CUR_SRC_ADDR</name>
              <description>Current source address   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ESR</name>
          <description>Error Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>TASK_CHANNEL3</name>
              <description>Task Channel3 Error Type 
xxx1: Algorithm not support 
xx1x: Data length error 
x1xx: keysram access error for AES 
1xxx: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL2</name>
              <description>Task Channel2 Error Type   
xxx1: Algorithm not support 
xx1x: Data length error 
x1xx: keysram access error for AES 
1xxx: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL1</name>
              <description>Task Channel1 Error Type 
xxx1: Algorithm not support 
xx1x: Data length error 
x1xx: keysram access error for AES 
1xxx: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL0</name>
              <description>Task Channel0 Error Type 
xxx1: Algorithm not support 
xx1x: Data length error 
x1xx: keysram access error for AES 
1xxx: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ICR</name>
          <description>Interrupt Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Channel3&#8211;0 Interrupt Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ISR</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Channel3&#8211;0 End Pending 
0: Not finished 
1: Finished  It indicates whether task is completed.    Write the corresponding channel bit of the register to clear the  end flag.  When the last task in the task chain ends, the operation of the  task chain will end normally. If the task fails in the middle, the  task  chain  will  be  aborted.  The  CE_ISR  register  will  be  automatically  updated  when  it  ends  normally  or  aborts  abnormally.  And  it  is  determined  whether  to  generate  an  interrupt  signal  according  to  the  IE  configuration  (bit31)  of   when the current task ends or aborts.  If  using  interrupt,  after  receiving  the  interrupt,  read  the  corresponding  channel  bit  of  CE_ISR  to  judge  whether  it  ends  successfully or stops failure.  If  not  using  interrupt,  the  CE_ISR  status  register  can  be  continuously queried for the channel bit until the successful end  flag is set or the failure stop flag is set. Write the corresponding  channel bit of the register to clear the end flag.  If  it  fails  to  stop,  you  can  read  the  error  code  on  the  channel  corresponding to the   register.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TDA</name>
          <description>Task Descriptor Address</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Descriptor Address    Configure as the first address of the descriptor structure.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TLR</name>
          <description>Task Load Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Load  When set, the CE can load the descriptor of task if the task FIFO  is not full.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TPR</name>
          <description>Throughput Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TP_NUM</name>
              <description>It indicates the throughput writing to this register at last time.  Writing to this register will clear it to 0.  The Security ID (SID) is used to program and read keys which include chip ID, thermal sensor, HASH code, and  so on.    The SID module has the following features:  2 Kbits electrical fuse (eFuse)  Backup eFuse information by using SID_SRAM  A fuse only can program one time  Burning the key to the SID  Reading the key use status in the SID  Loading the key to the CE </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TSR</name>
          <description>Task Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RUNNING_CHANNEL</name>
              <description>Running Channel Number 
00: Task channel0 
01: Task channel1 
10: Task channel2 
11: Task channel3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Task_channel0</name>
                  <description>Task channel0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Task_channel1</name>
                  <description>Task channel1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Task_channel2</name>
                  <description>Task channel2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Task_channel3</name>
                  <description>Task channel3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CIR_RX</name>
      <description>CIR_RX</description>
      <groupName>generic</groupName>
      <baseAddress>0x7040000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CIR_CTL</name>
          <description>CIR Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>APAM</name>
              <description>Active Pulse Accept Mode  00, 01: Both positive and negative pulses are valid as a leading  code   
10: Only negative pulse is valid as a leading code 
11: Only positive pulse is valid as a leading code </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Only_negative</name>
                  <description>Only negative pulse is valid as a leading code</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Only_positive</name>
                  <description>Only positive pulse is valid as a leading code</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CIR</name>
              <description>ENABLE  00~10: Reserved 
11: CIR mode enable </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode</name>
                  <description>CIR mode enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXEN</name>
              <description>Receiver Block Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEN</name>
              <description>Global Enable  A  disable  on  this  bit  overrides  any  other  block  or  channel  enables and flushes all FIFOs. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXCFG</name>
          <description>CIR Receiver Configure Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x1828</resetValue>
          <resetMask>0x1FFFFFF</resetMask>
          <fields>
            <field>
              <name>SCS2</name>
              <description>Bit2 of Sample Clock Select for CIR  This bit is defined by SCS bits below. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ATHC</name>
              <description>Active Threshold Control for CIR 
0: ATHR in a unit of (Sample Clock) 
1: ATHR in a unit of (128*Sample Clocks) </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ATHR_in_a_unit_of__openingparen_Sample</name>
                  <description>ATHR in a unit of (Sample Clock)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ATHR_in_a_unit_of__openingparen_128_times_Sample</name>
                  <description>ATHR in a unit of (128*Sample Clocks)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ATHR</name>
              <description>Active Threshold for CIR  These bits control the duration of CIR from the idle to the active  state.  The  duration  can  be  calculated  by  ((ATHR  +  1)*(ATHC?  Sample Clock: 128*Sample Clock)). </description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITHR</name>
              <description>Idle Threshold for CIR  The  Receiver  uses  it  to  decide  whether  the  CIR  command  is  received.  If  there  is  no  CIR  signal  on  the  air,  the  receiver  is  staying in IDLE status. One active pulse will bring the receiver  from IDLE status to Receiving status. After the CIR receiver ends,  the  inputting  signal  will  keep  the  specified  level  (high  or  low  level)  for  a  long  time.  The  receiver  can  use  this  idle  signal  duration to decide that it has received the CIR command. The  corresponding flag is asserted. If the corresponding interrupt is  enabled, the interrupt line is asserted to the CPU.  When the duration of the signal keeps one status (high or low  level)  for  the  specified  duration  ((ITHR  +  1)*128  sample_clk),  this means that the previous CIR command is finished. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NTHR</name>
              <description>Noise Threshold for CIR  When the duration of the signal pulse (high or low level) is less  than NTHR, the pulse is taken as noise and should be discarded  by hardware. 
0: All samples are recorded into RX FIFO 
1: If the signal is only one sample duration, it is taken as noise  and discarded. 
2: If the signal is less than (&lt;=) two sample duration, it is taken  as noise and discarded.  &#8230; 
61: If the signal is less than (&lt;=) sixty-one sample duration, it is  taken as noise and discarded. </description>
              <bitRange>[7:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCS</name>
              <description>Sample Clock Select for CIR  SCS2  SCS[1]  SCS[0]  Sample Clock  0  0  0  CIR_CLK/64  0  0  1  CIR_CLK/128  0  1  0  CIR_CLK/256  0  1  1  CIR_CLK/512  1  0  0  CIR_CLK  1  0  1  Reserved  1  1  0  Reserved  1  1  1  Reserved       </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXFIFO</name>
          <description>CIR Receiver FIFO Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBF</name>
              <description>Receiver Byte FIFO   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXINT</name>
          <description>CIR Receiver Interrupt Control Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F33</resetMask>
          <fields>
            <field>
              <name>RAL</name>
              <description>RX  FIFO  available  received  byte  level  for  interrupt  and  DMA  request  TRIGGER_LEVEL = RAL + 1 </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRQ_EN</name>
              <description>RX FIFO DMA Enable 
0: Disable 
1: Enable  When  it  is  set  to  &#8216;1&#8217;,  the  Receiver  FIFO  DRQ  is  asserted  if  reaching RAL. The DRQ is de-asserted when the condition fails. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When  it  is  set  to  &#8216;1&#8217;,  the  Receiver  FIFO  DRQ  is  asserted  if  reaching RAL. The DRQ is de-asserted when the condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAI_EN</name>
              <description>RX FIFO Available Interrupt Enable 
0: Disable 
1: Enable  When it is set to &#8216;1&#8217;, the Receiver FIFO IRQ is asserted if reaching  RAL. The IRQ is de-asserted when the condition fails. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When it is set to &#8216;1&#8217;, the Receiver FIFO IRQ is asserted if reaching  RAL. The IRQ is de-asserted when the condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPEI_EN</name>
              <description>Receiver Packet End Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ROI_EN</name>
              <description>Receiver FIFO Overrun Interrupt Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXPCFG</name>
          <description>CIR Receiver Pulse Configure Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0x4</resetMask>
          <fields>
            <field>
              <name>RPPI</name>
              <description>Receiver Pulse Polarity Invert 
0: Do not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_invert</name>
                  <description>Do not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXSTA</name>
          <description>CIR Receiver Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F93</resetMask>
          <fields>
            <field>
              <name>RAC</name>
              <description>RX FIFO Available Counter 
0: No available data in RX FIFO 
1: 1-byte available data in RX FIFO 
2: 2-bytes available data in RX FIFO  &#8230; 
64: 64-bytes available data in RX FIFO </description>
              <bitRange>[14:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_bytes_available</name>
                  <description>2-bytes available data in RX FIFO  &#8230;</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64_bytes_available</name>
                  <description>64-bytes available data in RX FIFO</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STAT</name>
              <description>Status of CIR 
0: Idle 
1: Busy </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RA</name>
              <description>RX FIFO Available 
0: RX FIFO not available according to its level 
1: RX FIFO available according to its level  Writing 1 clears this bit. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO</name>
                  <description>RX FIFO not available according to its level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_available</name>
                  <description>RX FIFO available according to its level  Writing 1 clears this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPE</name>
              <description>Receiver Packet End Flag 
0:  STO  was  not  detected.  In  CIR  mode,  one  CIR  symbol  is  receiving or not detected. 
1:  STO  field  or  packet  abort  symbol  (7&#8217;b0000,000  and  8&#8217;b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR  symbol is received.  Writing 1 clears this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STO_was</name>
                  <description>STO  was  not  detected.  In  CIR  mode,  one  CIR  symbol  is  receiving or not detected.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STO_field</name>
                  <description>STO  field  or  packet  abort  symbol  (7&#8217;b0000,000  and  8&#8217;b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR  symbol is received.  Writing 1 clears this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ROI</name>
              <description>Receiver FIFO Overrun 
0: Receiver FIFO not overrun 
1: Receiver FIFO overrun  Writing 1 clears this bit.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receiver_FIFO_not_overrun</name>
                  <description>Receiver FIFO not overrun</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receiver_FIFO_overrun</name>
                  <description>Receiver FIFO overrun  Writing 1 clears this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CIR_TX</name>
      <description>CIR_TX</description>
      <groupName>generic</groupName>
      <baseAddress>0x2003000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CIR_DMA_CTL</name>
          <description>CIR_DMA_CTL</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DMA</name>
              <description>Handshake Configuration 
0xA5: DMA waiting cycle mode 
0xEA: DMA handshake mode       </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>waiting_cycle</name>
                  <description>DMA waiting cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xEA</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_IDC_H</name>
          <description>CIR Transmit Idle Duration Threshold High Bit Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>IDC_H</name>
              <description>Idle Duration Counter Threshold (High 4 bits)  Idle Duration = 128*IDC*Ts (IDC = 0&#8211;4095)  It is used in cyclical transmission mode. When all the data in FIFO  is  transmitted,  the  signals  can  be  transmitted  after  a  specific  time.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_IDC_L</name>
          <description>CIR Transmit Idle Duration Threshold Low Bit Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>IDC_L</name>
              <description>Idle Duration Counter Threshold (Low 8 bits)  Idle Duration = 128*IDC*Ts (IDC = 0&#8211;4095)  It is used in cyclical transmission mode. When all the data in FIFO  is  transmitted,  the  signals  can  be  transmitted  after  a  specific  time.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TAC</name>
          <description>CIR Transmit FIFO Available Counter Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TAC</name>
              <description>TX FIFO Available Space Counter 
0x00: No available space in TX FIFO 
0x01: 1 byte available space in TX FIFO 
0x02: 2 bytes available space in TX FIFO  &#8230; 
0x80: 128 bytes available space in TX FIFO   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_available</name>
                  <description>No available space in TX FIFO</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 byte available space in TX FIFO</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 bytes available space in TX FIFO  &#8230;</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128 bytes available space in TX FIFO</description>
                  <value>0x80</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TCR</name>
          <description>CIR Transmit Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8F</resetMask>
          <fields>
            <field>
              <name>CSS</name>
              <description>Cyclical Pulse Start/Stop Control 
0: Stop when cleared to '0'. From start to stop, all data in FIFO  must be transmitted. 
1: Start. Start to transmit when it is set to '1'.   </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop when cleared to '0'. From start to stop, all data in FIFO  must be transmitted.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start. Start to transmit when it is set to '1'.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCS</name>
              <description>Reference Clock Select for CIR Transmit  The data in TX_FIFO is used to describe the pulse in Run-Length  Code. The basic unit of pulse width is Reference Clock. 
000: CIR Transmit reference clock is ir_clk 
001: CIR Transmit reference clock is ir_clk/2 
010: CIR Transmit reference clock is ir_clk/4 
011: CIR Transmit reference clock is ir_clk/8 
100: CIR Transmit reference clock is ir_clk/64 
101: CIR Transmit reference clock is ir_clk/128 
110: CIR Transmit reference clock is ir_clk/256 
111: CIR Transmit reference clock is ir_clk/512   </description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ir_clk</name>
                  <description>CIR Transmit reference clock is ir_clk</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_2</name>
                  <description>CIR Transmit reference clock is ir_clk/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_4</name>
                  <description>CIR Transmit reference clock is ir_clk/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_8</name>
                  <description>CIR Transmit reference clock is ir_clk/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_64</name>
                  <description>CIR Transmit reference clock is ir_clk/64</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_128</name>
                  <description>CIR Transmit reference clock is ir_clk/128</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_256</name>
                  <description>CIR Transmit reference clock is ir_clk/256</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ir_clk_slash_512</name>
                  <description>CIR Transmit reference clock is ir_clk/512</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TTS</name>
              <description>Type of the transmission signal 
0: The transmitting wave is a single non-cyclical pulse. 
1: The transmitting wave is a cyclical short-pulse.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>a_single</name>
                  <description>The transmitting wave is a single non-cyclical pulse.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>a_cyclical</name>
                  <description>The transmitting wave is a cyclical short-pulse.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TEL</name>
          <description>CIR TX FIFO Empty Level Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TEL</name>
              <description>TX FIFO empty Level for DRQ and IRQ.  TRIGGER_LEVEL = TEL + 1   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TGLR</name>
          <description>CIR Transmit Global Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE7</resetMask>
          <fields>
            <field>
              <name>IMS</name>
              <description>Internal Modulation Select 
0: The transmitting signal is not modulated 
1: The transmitting signal is modulated internally </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_modulated</name>
                  <description>The transmitting signal is not modulated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>modulated</name>
                  <description>The transmitting signal is modulated internally</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRMC</name>
              <description>Duty ratio of modulated carrier is high level/low level. 
00: Low level is equal to high level         
01: Low level is the double of high level 
10: Low level is the triple of high level   
11: Reserved </description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>equal</name>
                  <description>Low level is equal to high level</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>the_double</name>
                  <description>Low level is the double of high level</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>the_triple</name>
                  <description>Low level is the triple of high level</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TPPI</name>
              <description>Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TR</name>
              <description>Transmit Reset    When this bit is set, the transmitting is reset. The FIFO will be  flushed,  the  TIC  filed  and  the  CSS  field  will  be  cleared  during  Transmit Reset. This field will automatically be cleared when the  Transmit Reset is finished, and the CIR transmitter will state Idle. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXEN</name>
              <description>Transmit Block Enable 
0: Disable the CIR Transmitter 
1: Enable the CIR Transmitter   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable the CIR Transmitter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the CIR Transmitter</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TICR_H</name>
          <description>CIR Transmit Idle Counter High Bit Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TIC_H</name>
              <description>Transmit Idle Counter_H (High 8 bits)  It  is  used  to  count  the  idle  duration  of  CIR  transmitter  by  software.  Count in 128*Ts (Sample Duration, 1/Fs) when the transmitter is  idle, and it should be reset when the transmitter is active.  When this counter reaches the maximum value (0xFFFF), it will  stop automatically, and should not be cleared to zero.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TICR_L</name>
          <description>CIR Transmit Idle Counter Low Bit Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TIC_L</name>
              <description>Transmit Idle Counter_L (Low 8 bits)  It  is  used  to  count  the  idle  duration  of  CIR  transmitter  by  software.  Count in 128*Ts (Sample Duration, 1/Fs) when the transmitter is  idle, and it should be reset when the transmitter is active.  When this counter reaches the maximum value (0xFFFF), it will  stop automatically, and should not be cleared to zero.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TMCR</name>
          <description>CIR Transmit Modulation Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x9E</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RFMC</name>
              <description>Reference Frequency of modulated carrier.    Reference Frequency of modulated carrier based on a division of  a  fixed  functional  clock  (FCLK).  The  range  of  the  modulated  carrier is usually 30 kHz to 60 kHz. Most consumer electronics is  38 kHz.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          The default modulated carrier is 38 kHz when FCLK is 12 MHz.    RFMC= FCLK/((N+1)*(DRMC+2)).   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TXFIFO</name>
          <description>CIR Transmit FIFO Data Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TBF</name>
              <description>Transmit Byte FIFO  When the transmission is triggered, the data in the FIFO will be  transmitted until the data number is transmitted completely.        10 Security System ..................................................................................................................................................... 1322 10.1 Crypto Engine ................................................................................................................................................ 1322 10.1.1 Overview ........................................................................................................................................... 1322 10.1.2 Block Diagram ................................................................................................................................... 1323 10.1.3 Functional Description ...................................................................................................................... 1323 10.1.4 Programming Guidelines ................................................................................................................... 1343 10.1.5 Register List ....................................................................................................................................... 1346 10.1.6 Register Description .......................................................................................................................... 1347 10.2 Security ID ..................................................................................................................................................... 1351       Figure 10-1 CE Block Diagram ......................................................................................................................................... 1323 Figure 10-2 DES Encryption and Decryption ................................................................................................................... 1324 Figure 10-3 3DES Encryption and Decryption of a 3-key Operation and a 2-key Operation .......................................... 1325 Figure 10-4 ECB Mode Encryption and Decryption......................................................................................................... 1326 Figure 10-5 CBC Mode Encryption and Decryption ........................................................................................................ 1327 Figure 10-6 CTR Mode Encryption and Decryption......................................................................................................... 1328 Figure 10-7 CFB Mode Encryption and Decryption ......................................................................................................... 1329 Figure 10-8 OFB Mode Encryption and Decryption ........................................................................................................ 1330 Figure 10-9 CTS Mode Encryption and Decryption ......................................................................................................... 1331 Figure 10-10 Structure of Task Descriptor Chaining ....................................................................................................... 1332 Figure 10-11 Word Address of Message ......................................................................................................................... 1339 Figure 10-12 Byte Order .................................................................................................................................................. 1339 Figure 10-13 Bit Order .................................................................................................................................................... 1339 Figure 10-14 The Storage Method of 32-bit IV ............................................................................................................... 1340 Figure 10-15 The Storage Method of 64-bit IV ............................................................................................................... 1340 Figure 10-16 Task Request Process ................................................................................................................................. 1343  </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TXINT</name>
          <description>CIR Transmit Interrupt Control Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DRQ_EN</name>
              <description>TX FIFO DMA Enable 
0: Disable 
1: Enable  When it is set to &#8216;1&#8217;, the TX FIFO DRQ is asserted if the number  of the transmitting data in the FIFO is less than the RAL. The DRQ  is de-asserted when the condition fails. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When it is set to &#8216;1&#8217;, the TX FIFO DRQ is asserted if the number  of the transmitting data in the FIFO is less than the RAL. The DRQ  is de-asserted when the condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TAI_EN</name>
              <description>TX FIFO Available Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TPEI_EN</name>
              <description>Transmit Packet End Interrupt Enable for Cyclical Pulse 
0: Disable 
1: Enable    TUI_EN  Transmitter  FIFO  Underrun  Interrupt  Enable  for  Non-cyclical  Pulse 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TXSTA</name>
          <description>CIR Transmit Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>STCT</name>
              <description>Status of CIR Transmitter 
0: Idle 
1: Active  This  bit  will  automatically  set  when  the  controller  begins  to  transmit the data in the FIFO. The &#8220;1&#8221; will last when the data in  the FIFO. It will automatically be cleared to &#8220;0&#8221; when all data in  the FIFO is transmitted.  The bit is for debugging.  The output Level of Idle state is determined by the level of the  last data output. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active</name>
                  <description>Active  This  bit  will  automatically  set  when  the  controller  begins  to  transmit the data in the FIFO. The &#8220;1&#8221; will last when the data in  the FIFO. It will automatically be cleared to &#8220;0&#8221; when all data in  the FIFO is transmitted.  The bit is for debugging.  The output Level of Idle state is determined by the level of the  last data output.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRQ</name>
              <description>DMA Request Flag  When set to &#8216;1&#8217;, the TX FIFO DRQ is asserted if the number of the  transmission data in the FIFO is less than the RAL. The DRQ is de- asserted when the condition fails.  This bit is for debugging. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TAI</name>
              <description>TX FIFO Available Interrupt Flag 
0: TX FIFO not available by its level 
1: TX FIFO available by its level  Writing 1 clears this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TX_FIFO</name>
                  <description>TX FIFO not available by its level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TX_FIFO_available</name>
                  <description>TX FIFO available by its level  Writing 1 clears this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TPE</name>
              <description>Transmitter Packet End Flag for Cyclical Pulse 
0:  Transmissions  of  address,  control  and  data  fields  not  completed 
1: Transmissions of address, control and data fields completed    TUR  Transmitter FIFO Underrun Flag for Non-cyclical Pulse 
0: No transmitter FIFO underrun 
1: Transmitter FIFO underrun  Writing 1 clears this bit.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_TXT</name>
          <description>CIR Transmit Threshold Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>NCTT</name>
              <description>Non-cyclical Pulse Transmit Threshold    The controller will trigger transmitting the data in the FIFO when  the data byte number has reached the Transmit Threshold set in  this field.       </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMIC</name>
      <description>DMIC</description>
      <groupName>generic</groupName>
      <baseAddress>0x2031000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>DATA0_DATA1_VOL_CTR</name>
          <description>Data0 and Data1 Volume Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0xA0A0A0A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA1L_VOL</name>
              <description>Data1 Left Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1R_VOL</name>
              <description>Data1 Right Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0L_VOL</name>
              <description>Data0 Left Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0R_VOL</name>
              <description>Data0 Right Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DATA2_DATA3_VOL_CTR</name>
          <description>Data2 And Data3 Volume Control Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0xA0A0A0A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA3L_VOL</name>
              <description>Data3 Light Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3R_VOL</name>
              <description>Data3 Right Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2L_VOL</name>
              <description>Data2 Light Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2R_VOL</name>
              <description>Data2 Right Channel Volume Control  (-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB  ... 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB  ... 
0xFF: 71.25 dB   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB  ...</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB  ...</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CH_MAP</name>
          <description>DMIC Channel Mapping Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x76543210</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_CH7_MAP</name>
              <description>DMIC Channel 7 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH6_MAP</name>
              <description>DMIC Channel 6 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH5_MAP</name>
              <description>DMIC Channel 5 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH4_MAP</name>
              <description>DMIC Channel 4 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH3_MAP</name>
              <description>DMIC Channel 3 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH2_MAP</name>
              <description>DMIC Channel 2 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH1_MAP</name>
              <description>DMIC Channel 1 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH0_MAP</name>
              <description>DMIC Channel0 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CH_NUM</name>
          <description>DMIC Channel Numbers Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMIC_CH_NUM</name>
              <description>DMIC enable channel numbers are (N + 1).   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CNT</name>
          <description>DMIC Counter Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_CNT</name>
              <description>RX Sample Counter  The  audio  sample  number  of  writing  into  RXFIFO.  When  one  sample  is  read  by  Digital  Audio  Engine,  the  RX  sample  counter  register increases by one. The RX sample counter register can be  set  to  any  initial  valve  at  any  time.  After  being  updated  by  the  initial value, the counter register should count on the base of this  initial value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CTR</name>
          <description>DMIC Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F1</resetMask>
          <fields>
            <field>
              <name>DMICFDT</name>
              <description>DMIC RXFIFO Delay Time for Writing Data after GLOBE_EN 
00: 5 ms 
01: 10 ms 
10: 20 ms 
11: 30 ms </description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_ms</name>
                  <description>5 ms</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10_ms</name>
                  <description>10 ms</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_ms</name>
                  <description>20 ms</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_30_ms</name>
                  <description>30 ms</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMICDFEN</name>
              <description>DMIC RXFIFO Delay Function for Writing Data after GLOBE_EN 
0: Disabled 
1: Enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3</name>
              <description>Left Data and Right Data Swap Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2</name>
              <description>Left Data and Right Data Swap Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1</name>
              <description>Left Data and Right Data Swap Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0</name>
              <description>Left Data and Right Data Swap Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC</name>
              <description>Oversample Rate   
0: 128 (Supports 8 kHz to 24 kHz) 
1: 64 (Supports 16 kHz to 48 kHz)     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128 (Supports 8 kHz to 24 kHz)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 (Supports 16 kHz to 48 kHz)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_DATA</name>
          <description>DMIC Data Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_DATA</name>
              <description></description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_EN</name>
          <description>DMIC Enable Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x300001FF</resetMask>
          <fields>
            <field>
              <name>RX_SYNC_EN_START</name>
              <description>Audio Subsys RX Synchronize Enable Start  Includes Audio codec/I2S0/I2S1/I2S2/DMIC.  The bit takes effect only when RX_SYNC_EN is set to 1. 
0: Disabled 
1: Enabled </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_SYNC_EN</name>
              <description>DMIC RX Synchronize Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GLOBE_EN</name>
              <description>DMIC Globe Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3_CHR_EN</name>
              <description>DATA3 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3_CHL_EN</name>
              <description>DATA3 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2_CHR_EN</name>
              <description>DATA2 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2_CHL_EN</name>
              <description>DATA2 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1_CHR_EN</name>
              <description>DATA1 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1_CHL_EN</name>
              <description>DATA1 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0_CHR_EN</name>
              <description>DATA0 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0_CHL_EN</name>
              <description>DATA0 Left Channel Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_INTC</name>
          <description>DMIC Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>RXFIFO_DRQ_EN</name>
              <description>DMIC RXFIFO Data Available DRQ Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_OVERRUN_IRQ_EN</name>
              <description>DMIC RXFIFO Overrun IRQ Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_IRQ_EN</name>
              <description>DMIC RXFIFO Data Available IRQ Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_INTS</name>
          <description>DMIC Interrupt Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXFIFO_OVERRUN_IRQ_PENDING</name>
              <description>DMIC RXFIFO Overrun Pending Interrupt 
0: No pending IRQ 
1: RXFIFO overrun pending IRQ  Writing  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXFIFO</name>
                  <description>RXFIFO overrun pending IRQ  Writing  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_DATA_IRQ_PENDING</name>
              <description>DMIC RXFIFO Data Available Pending Interrupt   
0: No pending IRQ 
1: Data available pending IRQ  Writing  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Data_available</name>
                  <description>Data available pending IRQ  Writing  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_RXFIFO_CTR</name>
          <description>DMIC RXFIFO Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x40</resetValue>
          <resetMask>0x800003FF</resetMask>
          <fields>
            <field>
              <name>DMIC_RXFIFO_FLUSH</name>
              <description>DMIC RXFIFO Flush  Writing &#8216;1&#8217; to flush RXFIFO, self clear to &#8216;0&#8217; </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXFIFO_MODE</name>
              <description>RXFIFO Output Mode (Mode 0, 1) 
0: Expanding &#8216;0&#8217; at LSB of RXFIFO register 
1: Expanding received sample sign bit at MSB of RXFIFO register  For 24-bit received audio sample:  Mode 0: RXDATA[31:0] = {RXFIFO_O[20:0], 11&#8217;h0}  Mode 1: RXDATA[31:0] = {8{RXFIFO_O[20]}, RXFIFO_O[20:0], 3&#8217;h0}  For 16-bit received audio sample:  Mode 0: RXDATA[31:0] = {RXFIFO_O[20:5], 16&#8217;h0}  Mode 1: RXDATA[31:0] = {16{RXFIFO_O[20]}, RXFIFO_O[20:5]} </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Expanding__quote_0_quote_</name>
                  <description>Expanding &#8216;0&#8217; at LSB of RXFIFO register</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Expanding_received_sample</name>
                  <description>Expanding received sample sign bit at MSB of RXFIFO register  For 24-bit received audio sample:  Mode 0: RXDATA[31:0] = {RXFIFO_O[20:0], 11&#8217;h0}  Mode 1: RXDATA[31:0] = {8{RXFIFO_O[20]}, RXFIFO_O[20:0], 3&#8217;h0}  For 16-bit received audio sample:  Mode 0: RXDATA[31:0] = {RXFIFO_O[20:5], 16&#8217;h0}  Mode 1: RXDATA[31:0] = {16{RXFIFO_O[20]}, RXFIFO_O[20:5]}</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SAMPLE_RESOLUTION</name>
              <description>0: 16-bit 
1: 24- bit </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_minus__bit</name>
                  <description>24- bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_TRG_LEVEL</name>
              <description>RXFIFO Trigger Level (TRLV[7:0])    Interrupt and DMA request trigger level for DMIC RXFIFO normal  condition IRQ/DRQ Generated when WLEVEL &gt; TRLV[7:0])  WLEVEL  represents  the  number  of  valid  samples  in  the  DMIC  RXFIFO   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_RXFIFO_STA</name>
          <description>DMIC RXFIFO Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>DMIC_DATA_CNT</name>
              <description>DMIC RXFIFO Available Sample Word Counter   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_SR</name>
          <description>DMIC Sample Rate Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMIC_SR</name>
              <description>Sample Rate of DMIC 
000: 48 kHz 
010: 24 kHz 
100: 12 kHz 
110: Reserved 
001: 32 kHz 
011: 16 kHz 
101: 8 kHz 
111: Reserved  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit.   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_kHz</name>
                  <description>12 kHz</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_kHz</name>
                  <description>16 kHz</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_kHz</name>
                  <description>8 kHz</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved  44.1  kHz/22.05  kHz/11.025  kHz  can  be  supported  by  Audio  PLL  Configure Bit.</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_COEF_REG</name>
          <description>High Pass Filter Coefficient Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0xFFAA45</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HPF_COE</name>
              <description>High Pass Filter Coefficient   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_EN_CTR</name>
          <description>High Pass Filter Enable Control Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HPF_DATA3_CHR_EN</name>
              <description>High Pass Filter DATA3 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA3_CHL_EN</name>
              <description>High Pass Filter DATA3 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA2_CHR_EN</name>
              <description>High Pass Filter DATA2 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA2_CHL_EN</name>
              <description>High Pass Filter DATA2 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA1_CHR_EN</name>
              <description>High Pass Filter DATA1 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA1_CHL_EN</name>
              <description>High Pass Filter DATA1 Left Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA0_CHR_EN</name>
              <description>High Pass Filter DATA0 Right Channel Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA0_CHL_EN</name>
              <description>High Pass Filter DATA0 Left Channel Enable 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_GAIN_REG</name>
          <description>High Pass Filter Gain Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xFFD522</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HPF_GAIN</name>
              <description>High Pass Filter Gain       </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SPI_DBI</name>
      <description>SPI_DBI</description>
      <groupName>generic</groupName>
      <baseAddress>0x4026000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>DBI_CTL_0</name>
          <description>DBI Control Register 0</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x100000</resetValue>
          <resetMask>0xFFFFF7FF</resetMask>
          <fields>
            <field>
              <name>CMDT</name>
              <description>Command Type 
0: Write Command 
1: Read Command </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write Command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read Command</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WCDC</name>
              <description>Write Command Dummy Cycles  Controls dummy cycles between two write commands  Range 1~255  Default Condition: there is a dbi_clk cycle between each command  or parameter. </description>
              <bitRange>[30:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAT_SEQ</name>
              <description>Output Data Sequence 
0: MSB First 
1: LSB First </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB First</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB First</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB_SEQ</name>
              <description>Output RGB Sequence 
000: RGB 
001: RBG 
010: GRB 
011: GBR 
100: BRG 
101: BGR  110, 111: Reserved </description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB</name>
                  <description>RGB</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RBG</name>
                  <description>RBG</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GRB</name>
                  <description>GRB</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GBR</name>
                  <description>GBR</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BRG</name>
                  <description>BRG</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BGR</name>
                  <description>BGR  110, 111: Reserved</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRAN_MOD</name>
              <description>Transmit Mode 
0: Command/Parameter 
1: Video </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Command_slash_Parameter</name>
                  <description>Command/Parameter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Video</name>
                  <description>Video</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_FMT</name>
              <description>Output Data Format 
000: RGB111 
001: RGB444 
010: RGB565 
011: RGB666 
100: RGB888 (only for 2 Data Lane Interface)  101~111: Reserved </description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB111</name>
                  <description>RGB111</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB444</name>
                  <description>RGB444</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB565</name>
                  <description>RGB565</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB666</name>
                  <description>RGB666</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB888</name>
                  <description>RGB888 (only for 2 Data Lane Interface)  101~111: Reserved</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI</name>
              <description>Interface 
000: 3 Line Interface I 
001: 3 Line Interface II 
010: 4 Line Interface I 
011: 4 Line Interface II 
100: 2 Data Lane Interface </description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_Line_Interface_I</name>
                  <description>3 Line Interface I</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_Line_Interface_II</name>
                  <description>3 Line Interface II</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_Line_Interface_I</name>
                  <description>4 Line Interface I</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_Line_Interface_II</name>
                  <description>4 Line Interface II</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_Data_Lane_Interface</name>
                  <description>2 Data Lane Interface</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB_SOURCE_FORMAT</name>
              <description>When video_source_type is RGB32 (DBI_CTL_0[bit0] = 0) 
0000: RGB 
0001: RBG 
0010: GRB 
0011: GBR 
0100: BRG 
0101: BGR  Others: Reserved    When video_source_type is RGB16 (DBI_CTL_0[bit0] = 1) 
0000: RGB  0001~0100: Reserved 
0101: BGR 
0110: GRBG_0 {G[5:3]R[4:0]B[4:0]G[2:0]} 
0111: GBRG_0 {G[5:3]B[4:0]R[4:0]G[2:0]} 
1000: GRBG_1 {G[2:0]R[4:0]B[4:0]G[5:3]} 
1001: GBRG_1 {G[2:0]B[4:0]R[4:0]G[5:3]}  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DUM_VAL</name>
              <description>Dummy Cycle Value  Output Value During Dummy Cycle </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RGB_BO</name>
              <description>RGB Bit Order 
0: Remain the sequence of RGB data 
1:  Swap  the  higher  bit  and the  lower  bit  for each  component  of  DRAM RGB   </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Remain</name>
                  <description>Remain the sequence of RGB data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Swap</name>
                  <description>Swap  the  higher  bit  and the  lower  bit  for each  component  of  DRAM RGB</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELEMENT_A_POS</name>
              <description>Element A Position  Only for RGB32 Data Format 
0: A component is in the bit[31:24] of data source 
1: A component is in the bit[7:0] of data source </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>in_the_bit[31_colon_24]</name>
                  <description>A component is in the bit[31:24] of data source</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>in_the_bit[7_colon_0]</name>
                  <description>A component is in the bit[7:0] of data source</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VI_SRC_TYPE</name>
              <description>Video Source Type 
0: RGB32 
1: RGB16   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RGB32</name>
                  <description>RGB32</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGB16</name>
                  <description>RGB16</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_CTL_1</name>
          <description>DBI Control Register 1</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xEFF0FFFF</resetMask>
          <fields>
            <field>
              <name>DBI_SOFT_TRG</name>
              <description>DBI soft trigger  It is only available for software trigger mode. Writing &#8216;1&#8217; to this bit  will start DBI TX module and auto clear to &#8216;0&#8217; when completing start  operation, writing &#8216;0&#8217; to this bit has no effect. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBI</name>
              <description>EN MODE SEL  DBI Enable Mode Select 
00: Always on DBI mode 
01: Software trigger mode 
10: Timer trigger mode 
11: TE trigger mode </description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Always_on</name>
                  <description>Always on DBI mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software trigger mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Timer</name>
                  <description>Timer trigger mode</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE</name>
                  <description>TE trigger mode</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB666_FMT</name>
              <description>2 Data Lane RGB666 Format 
00: Normal Format 
01: Special Format for ILITEK 
10: Special Format for New Vision </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBI_RXCLK_INV</name>
              <description>DBI rx clock inverse 
0: Sample data by using the positive edge of the output clock 
1: Sample data by using the negative edge of the output clock </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sample_data_by_using_the_positive</name>
                  <description>Sample data by using the positive edge of the output clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sample_data_by_using_the_negative</name>
                  <description>Sample data by using the negative edge of the output clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_CLKO_MOD</name>
              <description>DBI output clock mode 
0: DBI clock always on (DCX Setup/hold equals one clock cycle) 
1:  DBI  clock  auto  gating  (DCX  Setup/hold  equals  to  a  half  clock  cycle) </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI_clock_always_on</name>
                  <description>DBI clock always on (DCX Setup/hold equals one clock cycle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI_clock_auto</name>
                  <description>DBI  clock  auto  gating  (DCX  Setup/hold  equals  to  a  half  clock  cycle)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_CLKO_INV</name>
              <description>DBI clock output inverse 
0:  The  falling  edge  releases  the  CSX  signal,  and  the  falling  edge  releases data 
1:  The  rising  edge  releases  the  CSX  signal,  and  the  rising  edge  releases data 
0:  The  rising  edge  releases  the  CSX  signal,  and  the  falling  edge  releases data 
1:  The  falling  edge  releases  the  CSX  signal,  and  the  rising  edge  releases data </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>falling_edge_releases_the_CSX_signal_comma__and_the_falling</name>
                  <description>The  falling  edge  releases  the  CSX  signal,  and  the  falling  edge  releases data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rising_edge_releases_the_CSX_signal_comma__and_the_rising</name>
                  <description>The  rising  edge  releases  the  CSX  signal,  and  the  rising  edge  releases data</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rising_edge_releases_the_CSX_signal_comma__and_the_falling</name>
                  <description>The  rising  edge  releases  the  CSX  signal,  and  the  falling  edge  releases data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>falling_edge_releases_the_CSX_signal_comma__and_the_rising</name>
                  <description>The  falling  edge  releases  the  CSX  signal,  and  the  rising  edge  releases data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCX_DATA</name>
              <description>DCX Data Value 
0: DCX Value equal to 0 
1: DCX Value equal to 1 </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DCX_Value_equal_to_0</name>
                  <description>DCX Value equal to 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCX_Value_equal_to_1</name>
                  <description>DCX Value equal to 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB</name>
              <description>16 Data Source Select  RGB 16 Data Source Select 
0: Pixel1 is stored in the higher bit of address, and Pixel0 is stored  in the lower bit of address 
1: Pixel0 is stored in the higher bit of address, and Pixel1 is stored  in the lower bit of address </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pixel1</name>
                  <description>Pixel1 is stored in the higher bit of address, and Pixel0 is stored  in the lower bit of address</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pixel0</name>
                  <description>Pixel0 is stored in the higher bit of address, and Pixel1 is stored  in the lower bit of address</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RDAT_LSB</name>
              <description>Bit Order of Read Data 
0: A reading data is the higher bit 
1: A reading data is the lower bit </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>the_higher</name>
                  <description>A reading data is the higher bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>the_lower</name>
                  <description>A reading data is the lower bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RCDC</name>
              <description>Read Command Dummy Cycles  The dummy cycle between the read command and read data  Reading 1-byte (8 bits) data has not dummy cycle. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RDBN</name>
              <description>Read Data Number of Bytes  Sample Bytes data based on configuration.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_CTL_2</name>
          <description>DBI Control Register 2</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x4000</resetValue>
          <resetMask>0xFF7F</resetMask>
          <fields>
            <field>
              <name>DBI_FIFO_DRQ_EN</name>
              <description>DBI FIFO DMA Request Enable 
0: Disable 
1: Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_TRIG_LEVEL</name>
              <description>DBI FIFO Empty Request Trigger Level </description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBI_SDI_OUT_SEL</name>
              <description>DBI SDI PIN Output Select  The signal is used with the DBI SDI PIN Function Sel bit. 
0: Output WRX (When DBI DCX PIN Function Sel = 0, the SDI pin  outputs data) 
1: Output DCX </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Output_WRX</name>
                  <description>Output WRX (When DBI DCX PIN Function Sel = 0, the SDI pin  outputs data)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Output_DCX</name>
                  <description>Output DCX</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_DCX_SEL</name>
              <description>DBI DCX PIN Function Select 
0: DBI DCX Function 
1: WRX (2 Data Lane Interface) </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI</name>
                  <description>DBI DCX Function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WRX</name>
                  <description>WRX (2 Data Lane Interface)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_SDI_SEL</name>
              <description>DBI SDI PIN Function Select 
00: DBI_SDI (Interface II) 
01: DBI_TE 
10: DBI_DCX 
11: Reserved </description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DBI_SDI</name>
                  <description>DBI_SDI (Interface II)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI_TE</name>
                  <description>DBI_TE</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI_DCX</name>
                  <description>DBI_DCX</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TE_DBC_SEL</name>
              <description>TE debounce function select 
0: debounce 
1: no-debounce </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>debounce</name>
                  <description>debounce</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_debounce</name>
                  <description>no-debounce</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TE_TRIG_SEL</name>
              <description>TE edge trigger select 
0: TE rising edge 
1: TE falling edge </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TE_rising_edge</name>
                  <description>TE rising edge</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_falling_edge</name>
                  <description>TE falling edge</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TE_EN</name>
              <description>TE enable 
0: TE Disable 
1: TE Enable  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TE_Disable</name>
                  <description>TE Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_Enable</name>
                  <description>TE Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_Debug_0</name>
          <description>DBI_Debug_0</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x7F0000</resetValue>
          <resetMask>0x7F1FF3</resetMask>
          <fields>
            <field>
              <name>DBI_FIFO_AVAIL</name>
              <description>DBI_FIFO ROOM VALID  0~127 Words </description>
              <bitRange>[22:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TE_VAL</name>
              <description>TE input value 
0: TE not Trigger 
1: TE Trigger </description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TE_not_Trigger</name>
                  <description>TE not Trigger</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_Trigger</name>
                  <description>TE Trigger</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_RXCS</name>
              <description>FSM for DBI Receive  RX_BS0 ~ RX_BS6 , Gray - Code </description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SH_CS</name>
              <description>FSM for shifter  0~11 : SH0~SH11 </description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MEM_CS</name>
              <description>FSM for DBI Memory 
00: IDLE_FRM 
01: FRM_POS 
10: FRM_RDY   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE_FRM</name>
                  <description>IDLE_FRM</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FRM_POS</name>
                  <description>FRM_POS</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FRM_RDY</name>
                  <description>FRM_RDY</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_Debug_1</name>
          <description>DBI_Debug_1</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0FFF</resetMask>
          <fields>
            <field>
              <name>LCNT</name>
              <description>Line counter  The number of pixel lines that are currently sent   </description>
              <bitRange>[25:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CCNT</name>
              <description>Component counter  The number of RGB components that are currently sent  The field is equal to pixel_cnt *3.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_INT</name>
          <description>DBI Interrupt Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x4000</resetValue>
          <resetMask>0x7F7F</resetMask>
          <fields>
            <field>
              <name>DBI_FIFO_EMPTY_INT</name>
              <description>DBI FIFO Empty Interrupt Status 
0: DBI_FIFO is not empty 
1: DBI_FIFO is empty </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>DBI_FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>DBI_FIFO is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_FIFO_FULL_INT</name>
              <description>DBI FIFO Full Interrupt Status 
0: DBI_FIFO is not full 
1: DBI_FIFO is full </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>DBI_FIFO is not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <description>DBI_FIFO is full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_INT</name>
              <description>It indicates that the timer has been count sclk cycles to the value  of DBI_Timer Register[30:0]. Writing 1 to this bit clears it.   
0: Timer has not been achieved the objective 
1: Timer has been achieved the objective </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Timer_has_not_been</name>
                  <description>Timer has not been achieved the objective</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Timer_has_been</name>
                  <description>Timer has been achieved the objective</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_DONE_INT</name>
              <description>It  indicates  that  the  number  of  byte  setting  in  DBI_Control  Register 1[19:8] has been read. Writing 1 to this bit clears it.   
0: All data has not been read 
1: All data has been read </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>All_data_has_not_been</name>
                  <description>All data has not been read</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>All_data_has_been</name>
                  <description>All data has been read</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TE_INT</name>
              <description>It indicates that the TE signal has been changed. Writing 1 to this  bit clears it.   
0: TE signal has not been changed 
1: TE signal has been changed </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TE_signal_has_not_been</name>
                  <description>TE signal has not been changed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TE_signal_has_been</name>
                  <description>TE signal has been changed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAM_DONE_INT</name>
              <description>It indicates that a frame video data has been sent. Writing 1 to this  bit clears it.   
0: A frame video has not been sent 
1: A frame video has been sent </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>A_frame_video_has_not_been</name>
                  <description>A frame video has not been sent</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>A_frame_video_has_been</name>
                  <description>A frame video has been sent</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LINE_DONE_INT</name>
              <description>It indicates that a line of video data has been sent. Writing 1 to  this bit clears it.   
0: A line of video data has not been sent 
1: A line of video data has been sent </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>A_line_of_video_data_has_not_been</name>
                  <description>A line of video data has not been sent</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>A_line_of_video_data_has_been</name>
                  <description>A line of video data has been sent</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_FIFO_EMPTY_INT_EN</name>
              <description>DBI FIFO Empty Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI_FIFO_FULL_INT_EN</name>
              <description>DBI FIFO Full Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_INT_EN</name>
              <description>Timer Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_DONE_INT_EN</name>
              <description>Read Done Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TE_INT_EN</name>
              <description>TE Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAM_DONE_INT_EN</name>
              <description>Frame Done Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LINE_DONE_INT_EN</name>
              <description>Line Done Interrupt Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_Timer</name>
          <description>DBI_Timer</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DBI_TM_EN</name>
              <description>DBI Timer Enable 
0: Enable   
1: Disable   </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI</name>
              <description>Timer Value  It  sets  the  time  interval  between  sending  data  twice,  which  is  frame blanking.  It is used to set the time at which the interrupt of the DBI Timer is  triggered. When the Timer_EN is 1, the timer starts to count (the  clock of the counting is SCLK), and the counter reaches the target  value to trigger the Timer_INT of DBI, the data will start to send in  series.   </description>
              <bitRange>[30:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBI_Video_Size</name>
          <description>DBI_Video_Size</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x1E00140</resetValue>
          <resetMask>0x7FF07FF</resetMask>
          <fields>
            <field>
              <name>V_SIZE</name>
              <description>It is used to generate the Frame int. </description>
              <bitRange>[26:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>H_SIZE</name>
              <description>It is used to generate the Line int.   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BATC</name>
          <description>SPI_BATC</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xA0</resetValue>
          <resetMask>0xC33F3FEF</resetMask>
          <fields>
            <field>
              <name>TCE</name>
              <description>Transfer Control Enable  In master mode, it is used to start to transfer the serial bits frame,  it is only valid when Work Mode Select==0x10/0x11.   
0: Idle 
1: Initiates transfer    Writing &#8220;1&#8221; to this bit will start to transfer serial bits frame (the  value comes from the SPI TX Bit Register or SPI RX Bit Register), and  will auto-clear after the bursts transfer completely. Writing &#8216;0&#8217; to  this bit has no effect. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Initiates</name>
                  <description>Initiates transfer    Writing &#8220;1&#8221; to this bit will start to transfer serial bits frame (the  value comes from the SPI TX Bit Register or SPI RX Bit Register), and  will auto-clear after the bursts transfer completely. Writing &#8216;0&#8217; to  this bit has no effect.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSMS</name>
              <description>Master Sample Standard 
0: Delay Sample Mode 
1: Standard Sample Mode  In Standard Sample Mode, the SPI master samples the data at the  standard rising edge of SCLK for each SPI mode;  In Delay Sample Mode, the SPI master samples data at the edge  that  is  half  cycle  delayed  by  the  standard  rising  edge  of  SCLK  defined in respective SPI mode. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay Sample Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Standard</name>
                  <description>Standard Sample Mode  In Standard Sample Mode, the SPI master samples the data at the  standard rising edge of SCLK for each SPI mode;  In Delay Sample Mode, the SPI master samples data at the edge  that  is  half  cycle  delayed  by  the  standard  rising  edge  of  SCLK  defined in respective SPI mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TBC</name>
              <description>Transfer Bits Completed  When set, this bit indicates that the last bit of the serial data frame  in SPI TX Bit Register (or SPI RX Bit Register) has been transferred  completely. Writing 1 to this bit clears it. 
0: Busy 
1: Transfer Completed  It is only valid when Work Mode Select==0x10/0x11. </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer Completed  It is only valid when Work Mode Select==0x10/0x11.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TBC_INT_EN</name>
              <description>Transfer Bits Completed Interrupt Enable 
0: Disable 
1: Enable  It is only valid when Work Mode Select==0x10/0x11.   </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  It is only valid when Work Mode Select==0x10/0x11.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FEM_LEN</name>
              <description>Configure the length of serial data frame (burst) of RX   
000000: 0 bit 
000001: 1 bit  &#8230; 
100000: 32 bits  Other values: reserved    It is only valid when Work Mode Select==0x10/0x11, and cannot  be written when TCE (SPI_BATC[31])=1. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_bit</name>
                  <description>0 bit</description>
                  <value>0b000000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_bit</name>
                  <description>1 bit  &#8230;</description>
                  <value>0b000001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bits</name>
                  <description>32 bits  Other values: reserved    It is only valid when Work Mode Select==0x10/0x11, and cannot  be written when TCE (SPI_BATC[31])=1.</description>
                  <value>0b100000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FEM_LEN</name>
              <description>Configure the length of serial data frame (burst) of TX   
000000: 0 bit 
000001: 1 bit  &#8230; 
100000: 32 bits  Other values: reserved    It is only valid when Work Mode Select==0x10/0x11, and cannot  be written when TCE=1. </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_bit</name>
                  <description>0 bit</description>
                  <value>0b000000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_bit</name>
                  <description>1 bit  &#8230;</description>
                  <value>0b000001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bits</name>
                  <description>32 bits  Other values: reserved    It is only valid when Work Mode Select==0x10/0x11, and cannot  be written when TCE=1.</description>
                  <value>0b100000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_LEVEL</name>
              <description>When control SS signal manually, set this bit to &#8216;1&#8217; or &#8216;0&#8217; to control  the level of SS signal. 
0: Set SS to low 
1: Set SS to high  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set_SS_to_low</name>
                  <description>Set SS to low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Set_SS_to_high</name>
                  <description>Set SS to high  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_OWNER</name>
              <description>SS Output Owner Select  Usually, the controller sends the SS signal automatically with data  together.  When  this  bit  is  set  to  1,  the  software  must  manually  write SS_LEVEL (SPI_BATC[7]) to 1 or 0 to control the level of the  SS signal. 
0: SPI controller 
1: Software  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI controller</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPOL</name>
              <description>SPI Chip Select Signal Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle)  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle)  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_SEL</name>
              <description>SPI Chip Select  Select one of four external SPI Master/Slave Devices 
00: SPI_SS0 will be asserted 
01: SPI_SS1 will be asserted 
10: SPI_SS2 will be asserted 
11: SPI_SS3 will be asserted  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SS0</name>
                  <description>SPI_SS0 will be asserted</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS1</name>
                  <description>SPI_SS1 will be asserted</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS2</name>
                  <description>SPI_SS2 will be asserted</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS3</name>
                  <description>SPI_SS3 will be asserted  It is only valid when Work Mode Select==0x10/0x11, and only work  in Mode0, cannot be written when TCE=1.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WMS</name>
              <description>Work Mode Select 
00:  Data  frame  is  byte  aligned  in  standard SPI,  dual-output/dual  input SPI, dual IO SPI, and quad-output/quad-input SPI   
01: Reserved 
10: Data frame is bit aligned in 3-wire SPI 
11: Data frame is bit aligned in standard SPI   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>byte_aligned_in_standard</name>
                  <description>Data  frame  is  byte  aligned  in  standard SPI,  dual-output/dual  input SPI, dual IO SPI, and quad-output/quad-input SPI</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_in_3_wire</name>
                  <description>Data frame is bit aligned in 3-wire SPI</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_in_standard</name>
                  <description>Data frame is bit aligned in standard SPI</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BA_CCR</name>
          <description>SPI Bit-Aligned Clock Configuration Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CDR_N</name>
              <description>Clock Divide Rate (Master Mode Only)  The  SPI_SCLK  is  determined  according  to  the  following  equation:  SPI_CLK = Source_CLK / (2*(CDR_N + 1)).  This register is only valid when Work Mode Select==0x10/0x11.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BCC</name>
          <description>SPI Master Burst Control Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFFFF</resetMask>
          <fields>
            <field>
              <name>QUAD_EN</name>
              <description>Quad_Mode_EN  The Quad mode includes Quad-Input and Quad-Output. 
0: Quad mode disable 
1: Quad mode enable  Cannot be written when XCH=1. </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Quad mode disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Quad mode enable  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRM</name>
              <description>Master Dual Mode RX Enable  It is only valid when Quad_Mode_EN=0. 
0: RX uses the single-bit mode 
1: RX uses the dual mode  Cannot be written when XCH=1.   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_uses_the_single_bit</name>
                  <description>RX uses the single-bit mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_uses_the_dual</name>
                  <description>RX uses the dual mode  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBC</name>
              <description>Master Dummy Burst Counter  In master mode, this field specifies the burst number that should  be sent before receiving in dual SPI mode. The data does not care  by the device. 
0: 0 burst 
1: 1 burst  &#8230;  N: N bursts  Cannot be written when XCH=1 </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STC</name>
              <description>Master Single Mode Transmit Counter  In master mode, this field specifies the burst number that should  be sent in the single mode before automatically sending dummy  bursts. This is the first transmit counter in all bursts. 
0: 0 burst 
1: 1 burst  &#8230;  N: N bursts  Cannot be written when XCH=1   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FCR</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x400001</resetValue>
          <resetMask>0xC1FFC1FF</resetMask>
          <fields>
            <field>
              <name>TX_FIFO_RST</name>
              <description>TX FIFO Reset  Writing &#8216;1&#8217; to this bit will reset the control portion of the TXFIFO  and auto clear to &#8216;0&#8217; when completing the reset operation, writing  &#8216;0&#8217; to this bit has no effect. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TF_TEST_ENB</name>
              <description>TX Test Mode Enable 
0: Disable 
1: Enable  In normal mode, the TXFIFO can only be read by the SPI controller,  writing  &#8216;1&#8217;  to  this  bit  will  switch  the  read  and  write  function  of  TXFIFO to AHB bus. This bit is used to test the TXFIFO, do not set in  normal  operation,  and  do  not  set  RF_TEST  and  TF_TEST  at  the  same time. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  In normal mode, the TXFIFO can only be read by the SPI controller,  writing  &#8216;1&#8217;  to  this  bit  will  switch  the  read  and  write  function  of  TXFIFO to AHB bus. This bit is used to test the TXFIFO, do not set in  normal  operation,  and  do  not  set  RF_TEST  and  TF_TEST  at  the  same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_DRQ_EN</name>
              <description>TX FIFO DMA Request Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TRIG_LEVEL</name>
              <description>TX FIFO Empty Request Trigger Level </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RF_RST</name>
              <description>RXFIFO Reset  Writing &#8216;1&#8217; to this bit will reset the control portion of the receiver  FIFO, and auto clear to &#8216;0&#8217; when completing the reset operation,  writing &#8216;0&#8217; to this bit has no effect.   </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RF_TEST</name>
              <description>RX Test Mode Enable 
0: Disable 
1: Enable  In  normal  mode,  the  RXFIFO  can  only  be  written  by  the  SPI  controller,  writing  &#8216;1&#8217;  to  this  bit  will  switch  the  read  and  write  function of RXFIFO to AHB bus. This bit is used to test the RXFIFO,  do  not  set  in  normal  operation,  and  do  not  set  RF_TEST  and  TF_TEST at the same time.   </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  In  normal  mode,  the  RXFIFO  can  only  be  written  by  the  SPI  controller,  writing  &#8216;1&#8217;  to  this  bit  will  switch  the  read  and  write  function of RXFIFO to AHB bus. This bit is used to test the RXFIFO,  do  not  set  in  normal  operation,  and  do  not  set  RF_TEST  and  TF_TEST at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_DRQ_EN</name>
              <description>RXFIFO DMA Request Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TRIG_LEVEL</name>
              <description>RXFIFO Ready Request Trigger Level   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FSR</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF0FFF0FF</resetMask>
          <fields>
            <field>
              <name>TB_WR</name>
              <description>TXFIFO Write Buffer Write Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TB_CNT</name>
              <description>TXFIFO Write Buffer Counter  These bits indicate the number of words in TXFIFO Write Buffer </description>
              <bitRange>[30:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TF_CNT</name>
              <description>TXFIFO Counter  These bits indicate the number of words in TXFIFO 
0: 0 byte in TXFIFO 
1: 1 byte in TXFIFO  &#8230; 
64: 64 bytes in TXFIFO  other: Reserved </description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes in TXFIFO  other: Reserved</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RB_WR</name>
              <description>RXFIFO Read Buffer Write Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RB_CNT</name>
              <description>RXFIFO Read Buffer Counter  These bits indicate the number of words in RXFIFO Read Buffer </description>
              <bitRange>[14:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RF_CNT</name>
              <description>RXFIFO Counter  These bits indicate the number of words in RXFIFO 
0: 0 byte in RXFIFO 
1: 1 byte in RXFIFO  &#8230; 
64: 64 bytes in RXFIFO  other: Reserved   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes in RXFIFO  other: Reserved</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_GCR</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0x8000009F</resetMask>
          <fields>
            <field>
              <name>SRST</name>
              <description>Soft reset  Writing &#8216;1&#8217; to this bit will clear the SPI controller, and auto clear to  &#8216;0&#8217; when reset operation completes.  Writing &#8216;0&#8217; to this bit has no effect. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TP_EN</name>
              <description>Transmit Pause Enable  In master mode, it is used to control transmit state machine to stop  smart burst sending when RX FIFO is full. 
0: Normal operation, ignore RXFIFO status 
1: Stop transmit data when RXFIFO full  Cannot be written when XCH=1. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal operation, ignore RXFIFO status</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop transmit data when RXFIFO full  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBI</name>
              <description>EN  DBI Module Enable Control 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI_DBI_MODE_SEL</name>
              <description>DBI Working Mode Select 
0: SPI MODE 
1: DBI MODE </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI MODE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DBI</name>
                  <description>DBI MODE</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE_SELEC</name>
              <description>Sample Timing Mode Select 
0: Old mode of Sample Timing 
1: New mode of Sample Timing  Cannot be written when XCH=1. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Old_mode</name>
                  <description>Old mode of Sample Timing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>New_mode</name>
                  <description>New mode of Sample Timing  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>SPI Function Mode Select 
0: Slave mode 
1: Master mode  Cannot be written when XCH=1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Slave_mode</name>
                  <description>Slave mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Master_mode</name>
                  <description>Master mode  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>SPI Module Enable Control 
0: Disable 
1: Enable  After  transforming  from  bit_mode  to  byte_mode,  it  must  enable  the SPI module again.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  After  transforming  from  bit_mode  to  byte_mode,  it  must  enable  the SPI module again.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_IER</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F77</resetMask>
          <fields>
            <field>
              <name>SS_INT_EN</name>
              <description>SSI Interrupt Enable  Chip select signal (SSx) from the valid state to the invalid state 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TC_INT_EN</name>
              <description>Transfer Completed Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_UDR_INT_EN</name>
              <description>TXFIFO Underrun Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_OVF_INT_EN</name>
              <description>TX FIFO Overflow Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_UDR_INT_EN</name>
              <description>RXFIFO Underrun Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_OVF_INT_EN</name>
              <description>RX FIFO Overflow Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_FUL_INT_EN</name>
              <description>TX FIFO Full Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EMP_INT_EN</name>
              <description>TX FIFO Empty Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_ERQ_INT_EN</name>
              <description>TX FIFO Empty Request Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_FUL_INT_EN</name>
              <description>RX FIFO Full Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EMP_INT_EN</name>
              <description>RX FIFO Empty Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_RDY_INT_EN</name>
              <description>RX FIFO Ready Request Interrupt Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_ISR</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x32</resetValue>
          <resetMask>0x3F77</resetMask>
          <fields>
            <field>
              <name>SSI</name>
              <description>SS Invalid Interrupt  When SSI is 1, it indicates that SS has changed from the valid state  to the invalid state. Writing 1 to this bit clears it. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TC</name>
              <description>Transfer Completed  In  master  mode,  it  indicates  that  all bursts  specified  by  BC  have  been exchanged. In other conditions, when set, this bit indicates  that all the data in TXFIFO has been loaded in the Shift register, and  the Shift register has shifted out all the bits. Writing 1 to this bit  clears it.   
0: Busy 
1: Transfer completed </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer completed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_UDF</name>
              <description>TXFIFO Underrun  This bit is set when the TXFIFO is underrun. Writing 1 to this bit  clears it. 
0: TXFIFO is not underrun 
1: TXFIFO is underrun </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <description>TXFIFO is not underrun</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <description>TXFIFO is underrun</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_OVF</name>
              <description>TXFIFO Overflow  This bit is set when the TXFIFO is overflowed. Writing 1 to this bit  clears it. 
0: TXFIFO is not overflowed 
1: TXFIFO is overflowed </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflowed</name>
                  <description>TXFIFO is not overflowed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflowed</name>
                  <description>TXFIFO is overflowed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_UDF</name>
              <description>RXFIFO Underrun  When set, this bit indicates that RXFIFO is underrun. Writing 1 to  this bit clears it. 
0: RXFIFO is not underrun 
1: RXFIFO is underrun </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <description>RXFIFO is not underrun</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <description>RXFIFO is underrun</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_OVF</name>
              <description>RXFIFO Overflow  When set, this bit indicates that RXFIFO is overflowed. Writing 1 to  this bit clears it. 
0: RXFIFO is not overflowed 
1: RXFIFO is overflowed </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflowed</name>
                  <description>RXFIFO is not overflowed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflowed</name>
                  <description>RXFIFO is overflowed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FULL</name>
              <description>TXFIFO Full  This bit is set when the TXFIFO is full. Writing 1 to this bit clears it. 
0: TXFIFO is not Full 
1: TXFIFO is Full </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_Full</name>
                  <description>TXFIFO is not Full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full</name>
                  <description>TXFIFO is Full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EMP</name>
              <description>TXFIFO Empty  This bit is set when the TXFIFO is empty. Writing 1 to this bit clears  it. 
0: TXFIFO contains one or more words. 
1: TXFIFO is empty </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXFIFO_contains</name>
                  <description>TXFIFO contains one or more words.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TXFIFO is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_READY</name>
              <description>TXFIFO Ready 
0: TX_WL &gt; TX_TRIG_LEVEL 
1: TX_WL &lt;= TX_TRIG_LEVEL    This bit will be immediately set to 1 if TX_WL &lt;= TX_TRIG_LEVEL.  Writing  &#8220;1&#8221;  to  this  bit  clears  it.  The  TX_WL  is  the  water  level  of  TXFIFO. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TX_WL__gt_</name>
                  <description>TX_WL &gt; TX_TRIG_LEVEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TX_WL__lt__equals_</name>
                  <description>TX_WL &lt;= TX_TRIG_LEVEL    This bit will be immediately set to 1 if TX_WL &lt;= TX_TRIG_LEVEL.  Writing  &#8220;1&#8221;  to  this  bit  clears  it.  The  TX_WL  is  the  water  level  of  TXFIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FULL</name>
              <description>RXFIFO Full  This bit is set when the RXFIFO is full. Writing 1 to this bit clears it. 
0: Not Full 
1: Full </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_Full</name>
                  <description>Not Full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full</name>
                  <description>Full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EMP</name>
              <description>RXFIFO Empty  This bit is set when the RXFIFO is empty. Writing 1 to this bit clears  it. 
0: Not empty 
1: empty </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_empty</name>
                  <description>Not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_RDY</name>
              <description>RXFIFO Ready 
0: RX_WL &lt; RX_TRIG_LEVEL 
1: RX_WL &gt;= RX_TRIG_LEVEL  This bit will be immediately set to 1 if RX_WL &gt;= RX_TRIG_LEVEL.  Writing  &#8220;1&#8221;  to  this  bit  clears  it.  The  RX_WL  is  the  water  level  of  RXFIFO.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_WL__lt_</name>
                  <description>RX_WL &lt; RX_TRIG_LEVEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_WL__gt__equals_</name>
                  <description>RX_WL &gt;= RX_TRIG_LEVEL  This bit will be immediately set to 1 if RX_WL &gt;= RX_TRIG_LEVEL.  Writing  &#8220;1&#8221;  to  this  bit  clears  it.  The  RX_WL  is  the  water  level  of  RXFIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MBC</name>
          <description>SPI Master Burst Counter Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>MBC</name>
              <description>Master Burst Counter  In master mode, this field specifies the total burst number which  includes the TXD, RXD, and dummy burst. 
0: 0 burst 
1: 1 burst  &#8230;  N: N bursts  Cannot be written when XCH=1. </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MTC</name>
          <description>SPI Master Transmit Counter Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>MWTC</name>
              <description>Master Write Transmit Counter  In master mode, this field specifies the burst number that should  be sent to TXFIFO before automatically sending dummy bursts. For  saving bus bandwidth, the dummy bursts (all zero bits or all one  bits) are sent by SPI Controller automatically. 
0: 0 burst 
1: 1 burst  &#8230;  N: N bursts  Cannot be written when XCH=1. </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_NDMA_MODE_CTL</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x25</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>SPI_ACT_M</name>
              <description>SPI NDMA Active Mode 
00: dma_active is low   
01: dma_active is high 
10: dma_active is controlled by dma_request (DRQ) 
11: dma_active is controlled by controller </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI_ACK_M</name>
              <description>SPI NDMA Acknowledge Mode 
0: active fall do not care ack   
1: active fall must after detect ack is high </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>active_fall_do_not_care</name>
                  <description>active fall do not care ack</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_fall_must_after</name>
                  <description>active fall must after detect ack is high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI_DMA_WAIT</name>
              <description>Delay Cycles  The counts of hold cycles from DMA last signal high to dma_active  high   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_RBR</name>
          <description>SPI RX Bit Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VRB</name>
              <description>The Value of the Receive Bits  This register is used to store the value of the received serial data  frame.    In the process of transmission, the LSB is transmitted first.    This register is only valid when Work Mode Select==0x10/0x11.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_RXD</name>
          <description>SPI RX Data register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RDATA</name>
              <description>Receive Data  This register can be accessed in the byte, half-word, or word unit  by AHB. In the byte accessing method, if there are data in RXFIFO,  the top word is returned and the RXFIFO depth is decreased by 1.  In the half-word accessing method, two SPI bursts are returned and  the RXFIFO depth is decreased by 2. In the word accessing method,  the four SPI bursts are returned and the RXFIFO depth is decreased  by 4.         </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_SAMP_DL</name>
          <description>SPI Sample Delay Control Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0xFFBF</resetMask>
          <fields>
            <field>
              <name>SAMP_DL_CAL_START</name>
              <description>Sample Delay Calibration Start  When set, it indicates that start sample delay chain calibration.  Cannot be written when XCH=1. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_CAL_DONE</name>
              <description>Sample Delay Calibration Done  When  set,  it  indicates  that  the  sample  delay  chain  calibration  is  done and the result of calibration is shown in SAMP_DL.  Cannot be written when XCH=1. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL</name>
              <description>Sample Delay  It indicates the number of delay cells corresponding to the current  card clock. The delay time generated by these delay cells is equal  to the cycle of the card clock nearly.    Generally,  it  is  necessary  to  do  drive  delay  calibration when  the  card clock is changed.  This bit is valid only when SAMP_DL_CAL_DONE is set.    Cannot be written when XCH=1. </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL_SW_EN</name>
              <description>Sample Delay Software Enable  When  set,  it  indicates  that  enable  sample  delay  specified  at  SAMP_DL_SW Cannot be written when XCH=1. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_SW</name>
              <description>Sample Delay Software  The relative delay between the clock line and command line, data  lines.  It can be determined according to the value of SAMP_DL, the cycle  of the card clock, and the input timing requirement of the device.  Cannot be written when XCH=1.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TBR</name>
          <description>SPI TX Bit Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VTB</name>
              <description>The Value of the Transmit Bits  This register is used to store the value of the transmitted serial data  frame.    In the process of transmission, the LSB is transmitted first.  This register is only valid when Work Mode Select==0x10/0x11.  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TCR</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x87</resetValue>
          <resetMask>0x8000FFFF</resetMask>
          <fields>
            <field>
              <name>XCH</name>
              <description>Exchange Burst  In master mode, it is used to start SPI burst 
0: Idle 
1: Initiates exchange.  Writing &#8220;1&#8221; to this bit will start the SPI burst, and will auto-clear  after finishing the bursts transfer specified by BC. Writing &#8220;1&#8221; to  SRST will also clear this bit. Writing &#8216;0&#8217; to this bit has no effect.  Cannot be written when XCH=1. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Initiates</name>
                  <description>Initiates exchange.  Writing &#8220;1&#8221; to this bit will start the SPI burst, and will auto-clear  after finishing the bursts transfer specified by BC. Writing &#8220;1&#8221; to  SRST will also clear this bit. Writing &#8216;0&#8217; to this bit has no effect.  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDC1</name>
              <description>Master Sample Data Control register1  Set  this  bit  to  &#8216;1&#8217;  to  make  the  internal  read  sample  point  with  a  delay  of  half-cycle  of  SPI_CLK.  It  is  used  in  high  speed  read  operation to reduce the error caused by the time delay of SPI_CLK  between master and slave. 
0: Normal operation, do not delay the internal read sample point 
1: Delay the internal read sample point  Cannot be written when XCH=1. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay the internal read sample point  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDDM</name>
              <description>Sending Data Delay Mode 
0: Normal sending 
1: Delay sending  Set the bit to "1" to make the data that should be sent with a delay  of half-cycle of SPI_CLK in dual IO mode for SPI mode 0.  Cannot be written when XCH=1. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal sending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay sending  Set the bit to "1" to make the data that should be sent with a delay  of half-cycle of SPI_CLK in dual IO mode for SPI mode 0.  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDM</name>
              <description>Master Sample Data Mode 
0: Delay sample mode 
1: Normal sample mode  In normal sample mode, the SPI master samples the data at the  correct edge for each SPI mode;  In  delay  sample  mode,  the SPI  master  samples data  at the  edge  that is half cycle delayed by the correct edge defined in respective  SPI mode.  Cannot be written when XCH=1. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Delay_sample</name>
                  <description>Delay sample mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal_sample</name>
                  <description>Normal sample mode  In normal sample mode, the SPI master samples the data at the  correct edge for each SPI mode;  In  delay  sample  mode,  the SPI  master  samples data  at the  edge  that is half cycle delayed by the correct edge defined in respective  SPI mode.  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FBS</name>
              <description>First Transmit Bit Select 
0: MSB first. The upper bits are transmitted first. 
1: LSB first. The lower bits are transmitted first.  Cannot be written when XCH=1. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB first. The upper bits are transmitted first.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB first. The lower bits are transmitted first.  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDC</name>
              <description>Master Sample Data Control  Set  this  bit  to  &#8216;1&#8217;  to  make  the  internal  read  sample  point  with  a  delay  of  half-cycle  of  SPI_CLK.  It  is  used  in  high  speed  read  operation to reduce the error caused by the time delay of SPI_CLK  between master and slave. 
0: Normal operation, do not delay the internal read sample point 
1: Delay the internal read sample point  Cannot be written when XCH=1. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal operation, do not delay the internal read sample point</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay the internal read sample point  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPSM</name>
              <description>Rapids Mode Select  Select rapid mode for high speed write. 
0: Normal write mode 
1: Rapid write mode  Cannot be written when XCH=1. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal write mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Rapid</name>
                  <description>Rapid write mode  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDB</name>
              <description>Dummy Burst Type 
0: The bit value of dummy SPI burst is zero 
1: The bit value of dummy SPI burst is one  Cannot be written when XCH=1. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>zero</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one</name>
                  <description>The bit value of dummy SPI burst is one  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DHB</name>
              <description>Discard Hash Burst  In master mode, it controls whether discarding unused SPI bursts 
0: Receiving all SPI bursts in the BC period 
1:  Discard  unused  SPI  bursts,  only  fetching  the  SPI  bursts  during  the dummy burst period. The burst number is specified by TC.  Cannot be written when XCH=1. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receiving</name>
                  <description>Receiving all SPI bursts in the BC period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Discard</name>
                  <description>Discard  unused  SPI  bursts,  only  fetching  the  SPI  bursts  during  the dummy burst period. The burst number is specified by TC.  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_LEVEL</name>
              <description>SPI Chip Select Level  When control SS signal manually (SS_OWNER (SPI_TCR[6])==1), set  this bit to &#8216;1&#8217; or &#8216;0&#8217; to control the level of SS signal. 
0: Set SS to low 
1: Set SS to high  Cannot be written when XCH=1. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set_SS_to_low</name>
                  <description>Set SS to low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Set_SS_to_high</name>
                  <description>Set SS to high  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_OWNER</name>
              <description>SS Output Owner Select  Usually, the controller sends the SS signal automatically with data  together.  When  this  bit  is  set  to  1,  the  software  must  manually  write SS_LEVEL (SPI_TCR[7]) to 1 or 0 to control the level of the SS  signal. 
0: SPI controller 
1: Software  Cannot be written when XCH=1. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI controller</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_SEL</name>
              <description>SPI Chip Select  Select one of four external SPI Master/Slave Devices 
00: SPI_SS0 will be asserted 
01: SPI_SS1 will be asserted 
10: SPI_SS2 will be asserted 
11: SPI_SS3 will be asserted  Cannot be written when XCH=1. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SS0</name>
                  <description>SPI_SS0 will be asserted</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS1</name>
                  <description>SPI_SS1 will be asserted</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS2</name>
                  <description>SPI_SS2 will be asserted</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS3</name>
                  <description>SPI_SS3 will be asserted  Cannot be written when XCH=1.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSCTL</name>
              <description>In  master  mode,  this  bit  selects  the  output  waveform  for  the  SPI_SSx signal. Only valid when SS_OWNER (SPI_TCR[6])= 0. 
0: SPI_SSx remains asserted between SPI bursts 
1: Negate SPI_SSx between SPI bursts  Cannot be written when XCH=1. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SSx</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negate</name>
                  <description>Negate SPI_SSx between SPI bursts  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPOL</name>
              <description>SPI Chip Select Signal Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle)  Cannot be written when XCH=1. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle)  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPOL</name>
              <description>SPI Clock Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle)  Cannot be written when XCH=1. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle)  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPHA</name>
              <description>SPI Clock/Data Phase Control 
0: Phase 0 (Leading edge for sample data) 
1: Phase 1 (Leading edge for setup data)  Cannot be written when XCH=1.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Phase_0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Phase_1</name>
                  <description>Phase 1 (Leading edge for setup data)  Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TXD</name>
          <description>SPI TX Data register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TDATA</name>
              <description>Transmit Data  This register can be accessed in the byte, half-word, or word unit by  AHB. In the byte accessing method, if there are rooms in TXFIFO,  one burst data is written to TXFIFO and the depth is increased by 1.  In the half-word accessing method, two SPI burst data are written  and  the  TXFIFO  depth  is  increased  by  2.  In  the  word  accessing  method,  four  SPI  burst  data  are  written  and  the  TXFIFO  depth  is  increased by 4.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_WCR</name>
          <description>SPI Wait Clock Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>SWC</name>
              <description>Dual mode direction switch wait clock counter (for master mode  only).  These bits control the number of wait states to be inserted before  starting dual data transfer in dual SPI mode. The SPI module counts  SPI_SCLK by SWC for delaying the next word data transfer. 
0: No wait states inserted  n: n SPI_SCLK wait states inserted  Cannot be written when XCH=1. </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WCC</name>
              <description>Wait Clock Counter (In master mode)  These bits control the number of wait states to be inserted in data  transfers. The SPI module counts SPI_SCLK by WCC for delaying the  next word data transfer. 
0: No wait states inserted  n: n SPI_SCLK wait states inserted  Cannot be written when XCH=1.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMAC</name>
      <description>DMAC</description>
      <groupName>generic</groupName>
      <baseAddress>0x3002000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>16</dim>
          <dimIncrement>64</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x100</addressOffset>
          <register>
            <name>DMAC_BCNT_LEFT_REGN</name>
            <description>DMAC Channel Byte Counter Left Register N (N = 0 to  15)</description>
            <addressOffset>0x18</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1FFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_BCNT_LEFT</name>
                <description>DMA Channel Byte Counter Left.   </description>
                <bitRange>[24:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_CFG_REGN</name>
            <description>DMAC_CFG_REGN</description>
            <addressOffset>0xC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x47FF07FF</resetMask>
            <fields>
              <field>
                <name>BMODE_SEL</name>
                <description>0: Normal Mode 
1: BMODE </description>
                <bitRange>[30:30]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>BMODE</name>
                    <description>BMODE</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_DEST_DATA_WIDTH</name>
                <description>DMA Destination Data Width 
00: 8-bit 
01: 16-bit 
10: 32-bit 
11: 64-bit </description>
                <bitRange>[26:25]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_8_bit</name>
                    <description>8-bit</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_bit</name>
                    <description>16-bit</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_bit</name>
                    <description>32-bit</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_64_bit</name>
                    <description>64-bit</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_ADDR_MODE</name>
                <description>DMA Destination Address Mode 
0: Linear Mode 
1: IO Mode </description>
                <bitRange>[24:24]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Linear</name>
                    <description>Linear Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>IO</name>
                    <description>IO Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_DEST_BLOCK_SIZE</name>
                <description>DMA Destination Block Size 
00: 1 
01: 4 
10: 8 
11: 16 </description>
                <bitRange>[23:22]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_DEST_DRQ_TYPE</name>
                <description>DMA Destination DRQ Type  The details in DRQ Type and Port Corresponding Relation. </description>
                <bitRange>[21:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>DMA_SRC_DATA_WIDTH</name>
                <description>DMA Source Data Width 
00: 8-bit 
01: 16-bit 
10: 32-bit 
11: 64-bit </description>
                <bitRange>[10:9]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_8_bit</name>
                    <description>8-bit</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_bit</name>
                    <description>16-bit</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_bit</name>
                    <description>32-bit</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_64_bit</name>
                    <description>64-bit</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_ADDR_MODE</name>
                <description>DMA Source Address Mode 
0: Linear Mode 
1: IO Mode </description>
                <bitRange>[8:8]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Linear</name>
                    <description>Linear Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>IO</name>
                    <description>IO Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_BLOCK_SIZE</name>
                <description>DMA Source Block Size 
00: 1 
01: 4 
10: 8 
11: 16 </description>
                <bitRange>[7:6]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_DRQ_TYPE</name>
                <description>DMA Source DRQ Type  The details in DRQ Type and Port Corresponding Relation.     </description>
                <bitRange>[5:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_CUR_DEST_REGN</name>
            <description>DMAC Channel Current Destination Register N (N = 0  to 15)</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_CUR_DEST</name>
                <description>DMA Channel Current Destination Address.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_CUR_SRC_REGN</name>
            <description>DMAC_CUR_SRC_REGN</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_CUR_SRC</name>
                <description>DMA Channel Current Source Address.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_DESC_ADDR_REGN</name>
            <description>DMAC_DESC_ADDR_REGN</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_DESC_ADDR</name>
                <description>Lower 30 bits of DMA channel descriptor address  The descriptor address must be word-aligned. </description>
                <bitRange>[31:2]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DMA_DESC_HIGH_ADDR</name>
                <description>Higher 2 bits of DMA channel descriptor high address  The real address is as follows.  DMA Channel Descriptor Address = {bit[1:0], bit[31:2], 2&#8217;b00}   </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_EN_REGN</name>
            <description>DMAC_EN_REGN</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>DMA_EN</name>
                <description>DMA Channel Enable 
0: Disabled 
1: Enabled   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disabled</name>
                    <description>Disabled</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enabled</name>
                    <description>Enabled</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_FDESC_ADDR_REGN</name>
            <description>DMAC_FDESC_ADDR_REGN</description>
            <addressOffset>0x2C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_FDESC_ADDR</name>
                <description>This register is used to store the former value of DMA Channel  Descriptor Address Register.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_MODE_REGN</name>
            <description>DMAC_MODE_REGN</description>
            <addressOffset>0x28</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xC</resetMask>
            <fields>
              <field>
                <name>DMA_DST_MODE</name>
                <description>Destination Communication Mode Select 
0: Waiting mode 
1: Handshake mode </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Waiting_mode</name>
                    <description>Waiting mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Handshake_mode</name>
                    <description>Handshake mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_MODE</name>
                <description>Source Communication Mode Select 
0: Waiting mode 
1: Handshake mode </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Waiting_mode</name>
                    <description>Waiting mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Handshake_mode</name>
                    <description>Handshake mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_PARA_REGN</name>
            <description>DMAC_PARA_REGN</description>
            <addressOffset>0x1C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFF</resetMask>
            <fields>
              <field>
                <name>WAIT_CYC</name>
                <description>Wait Clock Cycles   </description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_PAU_REGN</name>
            <description>DMAC_PAU_REGN</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>DMA_PAUSE</name>
                <description>Pause the DMA Channel Transfer Data 
0: Resume Transferring 
1: Pause Transferring   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Resume</name>
                    <description>Resume Transferring</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pause</name>
                    <description>Pause Transferring</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMAC_PKG_NUM_REGN</name>
            <description>DMAC_PKG_NUM_REGN</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_PKG_NUM</name>
                <description>This register records the number of packages which has been  completed in one transmission. </description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>DMAC_AUTO_GATE_REG</name>
          <description>DMAC Auto Gating Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_MCLK_CIRCUIT</name>
              <description>Auto gating bit of DMA MCLK interface circuit 
0: Auto gating enabled 
1: Auto gating disabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enabled</name>
                  <description>Auto gating enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disabled</name>
                  <description>Auto gating disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_COMMON_CIRCUIT</name>
              <description>Auto gating bit of DMA common circuit 
0: Auto gating enabled 
1: Auto gating disabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enabled</name>
                  <description>Auto gating enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disabled</name>
                  <description>Auto gating disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_CHAN_CIRCUIT</name>
              <description>Auto gating bit of DMA channel circuit 
0: Auto gating enabled 
1: Auto gating disabled </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enabled</name>
                  <description>Auto gating enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disabled</name>
                  <description>Auto gating disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMAC_IRQ_EN_REG0</name>
          <description>DMAC IRQ Enable Register 0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA7_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 7 
0: Disabled 
1: Enabled </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 7 
0: Disabled 
1: Enabled </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 7 
0: Disabled 
1: Enabled </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 6 
0: Disabled 
1: Enabled </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 6 
0: Disabled 
1: Enabled </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 6 
0: Disabled 
1: Enabled </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 5 
0: Disabled 
1: Enabled </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 5 
0: Disabled 
1: Enabled </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 5 
0: Disabled 
1: Enabled </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 4 
0: Disabled 
1: Enabled </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 4 
0: Disabled 
1: Enabled </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 4 
0: Disabled 
1: Enabled </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 3 
0: Disabled 
1: Enabled </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 3 
0: Disabled 
1: Enabled </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 3 
0: Disabled 
1: Enabled </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 2 
0: Disabled 
1: Enabled </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 2 
0: Disabled 
1: Enabled </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 2 
0: Disabled 
1: Enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 1 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 1 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 1 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 0 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 0 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_HLAF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 0 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMAC_IRQ_EN_REG1</name>
          <description>DMAC IRQ Enable Register 1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA15_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 15 
0: Disabled 
1: Enabled </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 15 
0: Disabled 
1: Enabled </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 15 
0: Disabled 
1: Enabled </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 14 
0: Disabled 
1: Enabled </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 14 
0: Disabled 
1: Enabled </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 14 
0: Disabled 
1: Enabled </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 13 
0: Disabled 
1: Enabled </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 13 
0: Disabled 
1: Enabled </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 13 
0: Disabled 
1: Enabled </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 12 
0: Disabled 
1: Enabled </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 12 
0: Disabled 
1: Enabled </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 12 
0: Disabled 
1: Enabled </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 11 
0: Disabled 
1: Enabled </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 11 
0: Disabled 
1: Enabled </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 11 
0: Disabled 
1: Enabled </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 10 
0: Disabled 
1: Enabled </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 10 
0: Disabled 
1: Enabled </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 10 
0: Disabled 
1: Enabled </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 9 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 9 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 9 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_QUEUE_IRQ_EN</name>
              <description>Enable the queue end interrupt of DMA channel 8 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_PKG_IRQ_EN</name>
              <description>Enable the package end interrupt of DMA channel 8 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_HALF_IRQ_EN</name>
              <description>Enable the half package interrupt of DMA channel 8 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMAC_IRQ_PEND_REG0</name>
          <description>DMAC IRQ Pending Register 0</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA7_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 7. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 7. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 7. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 6. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 6. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 6. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 5. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 5. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 5. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 4. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 4. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 4. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 3. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 3. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 3. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 2. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 2. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 2. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 1. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 1. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 1. Write 1 to clear the pending status.   
0: No effect 
1: Pending </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 0. Write 1 to clear the pending status.   
0: No effect 
1: Pending </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 0. Write 1 to clear the pending status.   
0: No effect 
1: Pending </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 0. Write 1 to clear the pending status.   
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMAC_IRQ_PEND_REG1</name>
          <description>DMAC IRQ Pending Register 1</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA15_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 15. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 15. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 15. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 14. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 14. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 14. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 13. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 13. Write 1 to clear the pending status. 
0: No effect 
1: Pending. </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 13. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 12. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 12. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 12. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 11. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 11. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 11. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 10. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 10. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 10. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 9. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 9. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 9. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_QUEUE_IRQ_PEND</name>
              <description>The  IRQ  pending  bit  for  the  queue  end  interrupt  of  the  DMA  channel 8. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_PKG_IRQ_PEND</name>
              <description>The IRQ pending bit for the package end interrupt of the DMA  channel 8. Write 1 to clear the pending status. 
0: No effect 
1: Pending </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_HALF_IRQ_PEND</name>
              <description>The IRQ pending bit for the half package interrupt of the DMA  channel 8. Write 1 to clear the pending status. 
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMAC_STA_REG</name>
          <description>DMAC Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000FFFF</resetMask>
          <fields>
            <field>
              <name>MBUS</name>
              <description>FIFO Status 
0: Empty 
1: Not Empty </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Empty</name>
                  <description>Empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_Empty</name>
                  <description>Not Empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_STATUS</name>
              <description>DMA Channel[15:0] Status  The meaning of each bit: 
0: Idle 
1: Busy   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_CFG</name>
      <description>SYS_CFG</description>
      <groupName>generic</groupName>
      <baseAddress>0x3000000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>DSP_BOOT_RAMMAP_REG</name>
          <description>DSP_BOOT_RAMMAP_REG</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>DSP</name>
              <description>BOOT SRAM REMAP ENABLE 
0: DSP 128K Local SRAM Remap for DSP_SYS 
1: DSP 128K Local SRAM Remap for System Boot  After system boots up, this bit must be set to 0 before using DSP.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>128K_Local_SRAM_Remap_for_DSP_SYS</name>
                  <description>DSP 128K Local SRAM Remap for DSP_SYS</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>128K_Local_SRAM_Remap_for_System</name>
                  <description>DSP 128K Local SRAM Remap for System Boot  After system boots up, this bit must be set to 0 before using DSP.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_EPHY_CLK_REG0</name>
          <description>EMAC-EPHY Clock Register 0</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x58000</resetValue>
          <resetMask>0xFFFFBFFF</resetMask>
          <fields>
            <field>
              <name>BPS_EFUSE</name>
              <description></description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>XMII_SEL</name>
              <description>0: Internal SMI and MII 
1: External SMI and MII </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>Internal SMI and MII</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External SMI and MII</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPHY_MODE</name>
              <description>Operation Mode Selection 
00: Normal Mode 
01: Simulation Mode 
10: AFE Test Mode 
11: Reserved </description>
              <bitRange>[26:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Simulation</name>
                  <description>Simulation Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AFE</name>
                  <description>AFE Test Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PHY_ADDR</name>
              <description>PHY Address </description>
              <bitRange>[24:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_SEL</name>
              <description>0: 25 MHz 
1: 24 MHz </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_25</name>
                  <description>25 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_POL</name>
              <description>0: High active 
1: Low active </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>High</name>
                  <description>High active</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low active</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHUTDOWN</name>
              <description>0: Power up 
1: Shut down </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Power</name>
                  <description>Power up</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Shut</name>
                  <description>Shut down</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PHY_SELECT</name>
              <description>0: External PHY   
1: Internal PHY </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>External</name>
                  <description>External PHY</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>Internal PHY</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RMII_EN</name>
              <description>0: Disable RMII Module 
1: Enable RMII Module  This  bit  is  prior  to  bit[2].  When  this  bit  is  asserted,  the  MII  and  RGMII interfaces will be both disabled. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable RMII Module</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable RMII Module  This  bit  is  prior  to  bit[2].  When  this  bit  is  asserted,  the  MII  and  RGMII interfaces will be both disabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETXDC</name>
              <description>Configure EMAC Transmit Clock Delay Chain </description>
              <bitRange>[12:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ERXDC</name>
              <description>Configure EMAC Receive Clock Delay Chain </description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ERXIE</name>
              <description>Enable EMAC Receive Clock Invertor 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETXIE</name>
              <description>Enable EMAC Transmit Clock Invertor 
0: Disabled 
1: Enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPIT</name>
              <description>EMAC PHY Interface Type 
0: MII 
1: RGMII </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MII</name>
                  <description>MII</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII</name>
                  <description>RGMII</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETCS</name>
              <description>EMAC Transmit Clock Source 
00: Transmit clock source for MII 
01: External transmit clock source for GMII and RGMII 
10: Internal transmit clock source for GMII and RGMII 
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transmit</name>
                  <description>Transmit clock source for MII</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External transmit clock source for GMII and RGMII</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>Internal transmit clock source for GMII and RGMII</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RES240_CTRL_REG</name>
          <description>240ohms Resistor Manual Control Register</description>
          <addressOffset>0x168</addressOffset>
          <resetValue>0x33</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>DDR_RES240_TRIM</name>
              <description>240ohms Resistor trimming bit  </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RESCAL_CTRL_REG</name>
          <description>Resistor Calibration Control Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x330003</resetValue>
          <resetMask>0x13F0107</resetMask>
          <fields>
            <field>
              <name>DDR_RES240_TRIMMING_SEL</name>
              <description>240ohms Resistor Trimming Source Select 
0: Trimming value from RESCAL   
1: Trimming value from RES240_TRIM</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Trimming_value_from_RESCAL</name>
                  <description>Trimming value from RESCAL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Trimming_value_from_RES240_TRIM</name>
                  <description>Trimming value from RES240_TRIM</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESCAL_MODE</name>
              <description>RESCAL Calibration Mode Select 
0: Auto Calibration 
1: Reserved</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Calibration</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAL_ANA_EN</name>
              <description>Calibration Circuits Analog Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAL_EN</name>
              <description>Auto Calibration Enable 
0: Disable 
1: Enable  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RESCAL_STATUS_REG</name>
          <description>Resistor Calibration Status Register</description>
          <addressOffset>0x16C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x13F</resetMask>
          <fields>
            <field>
              <name>COUT</name>
              <description>Calibration Circuits Analog Compare Output</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RES_CAL_DO</name>
              <description>RESCAL Calibration Results Output      </description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_LDO_CTRL_REG</name>
          <description>System LDO Control Register</description>
          <addressOffset>0x150</addressOffset>
          <resetValue>0xE0F</resetValue>
          <resetMask>0xFF33FFFF</resetMask>
          <fields>
            <field>
              <name>SPARE</name>
              <description>Reserved spare register </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LDOB_TRIM</name>
              <description>LDOB Trimming  Adjust LDOB output, only the low 6-bit is used.  000000:1.167  000001:1.18  000010:1.193  000011:1.207  000100:1.22  000101:1.233  000110:1.247  000111:1.260  001000:1.273  001001:1.287  001010:1.3  001011:1.313  001100:1.327  001101:1.340  001110:1.353 (default)  001111:1.367  010000:1.38  010001:1.393  010010:1.407  010011:1.42  010100:1.433  010101:1.447  010110:1.46  010111:1.473  011000:1.487  011001:1.5  011010:1.513  011011:1.527  011100:1.54  011101:1.553  011110:1.567  011111:1.58  100000:1.593  100001:1.607  100010:1.627  100011:1.64  100100:1.653  100101:1.667  100110:1.680  100111:1.693  101000:1.707  101001:1.720  101010:1.733  101011:1.747  101100:1.76  101101:1.773  101110:1.787  101111:1.8  110000:1.813  110001:1.827  110010:1.84  110011:1.853  110100:1.867  110101:1.88  110110:1.893  110111:1.907  111000:1.92  111001:1.933  111010:1.947  111011:1.96  111100:1.973  111101:1.987  111110:2  111111:2.013 </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LDOA_TIM</name>
              <description>LDOA Trimming  Adjust LDOA output, only the low 5-bit is used.  00000:1.593  00001:1.607  00010:1.627  00011:1.64  00100:1.653  00101:1.667  00110:1.680  00111:1.693  01000:1.707  01001:1.720  01010:1.733  01011:1.747  01100:1.76  01101:1.773  01110:1.787  01111:1.8 (default)  10000:1.813  10001:1.827  10010:1.84  10011:1.853  10100:1.867  10101:1.88  10110:1.893  10111:1.907  11000:1.92  11001:1.933  11010:1.947  11011:1.96  11100:1.973  11101:1.987  11110:2  11111:2.013   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>VER_REG</name>
          <description>Version Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>BOOT_SEL_PAD_STA</name>
              <description>The value of this bit decides the priority order for each medium  type to be selected as the boot media. </description>
              <bitRange>[12:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FEL_SEL_PAD_STA</name>
              <description>Fel_Select_Pin_Status 
0: Run_FEL     
1: Try Media Boot </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Run_FEL</name>
                  <description>Run_FEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Try</name>
                  <description>Try Media Boot</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EMAC</name>
      <description>EMAC</description>
      <groupName>generic</groupName>
      <baseAddress>0x4500000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>7</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>1,2,3,4,5,6,7</dimIndex>
          <name>_N_%s</name>
          <addressOffset>0x58</addressOffset>
          <register>
            <name>EMAC_ADDR_HIGHN</name>
            <description>(N=1&#8211;7)  EMAC MAC Address High Register N (N=1&#8211;7)</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0xFFFF</resetValue>
            <resetMask>0xFF00FFFF</resetMask>
            <fields>
              <field>
                <name>MAC_ADDR_CTL</name>
                <description>MAC Address Valid 
0: Not valid 
1: Valid </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Not_valid</name>
                    <description>Not valid</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Valid</name>
                    <description>Valid</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MAC_ADDR_TYPE</name>
                <description>MAC Address Type 
0: Used to compare with the destination address of the received  frame 
1:  Used  to  compare  with  the  source  address  of  the  received  frame </description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Used_to_compare_with_the_destination</name>
                    <description>Used to compare with the destination address of the received  frame</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Used_to_compare_with_the_source</name>
                    <description>Used  to  compare  with  the  source  address  of  the  received  frame</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MAC_ADDR_BYTE_CTL</name>
                <description>MAC Address Byte Control Mask    The  lower  bit  of  mask  controls  the  lower  byte  of  the  MAC  address.  When  the  bit  of  mask  is  1,  do  not  compare  the  corresponding byte. </description>
                <bitRange>[29:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>MAC_ADDR_HIGH</name>
                <description>The upper 16 bits of the MAC address.   </description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>EMAC_ADDR_LOWN</name>
            <description>(N=1&#8211;7)  EMAC MAC Address Low Register N (N=1&#8211;7)</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>MAC_ADDR_LOWN</name>
                <description>The lower 32 bits of MAC address N (N: 1&#8211;7).   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>EMAC_ADDR_HIGH0</name>
          <description>EMAC MAC Address High Register0</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>MAC_ADDR_HIGH0</name>
              <description>The upper 16 bits of the 1st MAC address.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_ADDR_LOW0</name>
          <description>EMAC MAC Address Low Register0</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MAC_ADDR_LOW0</name>
              <description>The lower 32 bits of 1st MAC address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BASIC_CTL0</name>
          <description>EMAC Basic Control Register0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>SPEED</name>
              <description>EMAC Working Speed 
00: 1000 Mbit/s 
01: Reserved 
10: 10 Mbit/s 
11: 100 Mbit/s </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1000</name>
                  <description>1000 Mbit/s</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10</name>
                  <description>10 Mbit/s</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_100</name>
                  <description>100 Mbit/s</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK</name>
              <description>EMAC Loopback Mode For Test 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DUPLEX</name>
              <description>EMAC Transfer Mode 
0: Half-duplex 
1: Full-duplex   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>half_duplex</name>
                  <description>Half-duplex</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full_duplex</name>
                  <description>Full-duplex</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BASIC_CTL1</name>
          <description>EMAC Basic Control Register1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x8000000</resetValue>
          <resetMask>0x3F000003</resetMask>
          <fields>
            <field>
              <name>BURST_LEN</name>
              <description>The burst length of RX and TX DMA transfer.   </description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_TX_PRI</name>
              <description>RX TX DMA Priority 
0: Same priority 
1: RX priority is over TX </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Same</name>
                  <description>Same priority</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX</name>
                  <description>RX priority is over TX</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOFT_RST</name>
              <description>Soft Reset all Registers and Logic 
0: No valid 
1: Reset  All  clock  inputs  must  be  valid  before  soft  reset.  This  bit  is  cleared internally when the reset operation is completed fully.  Before writing any register, this bit should read a 0.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_valid</name>
                  <description>No valid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset  All  clock  inputs  must  be  valid  before  soft  reset.  This  bit  is  cleared internally when the reset operation is completed fully.  Before writing any register, this bit should read a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_INT_EN</name>
          <description>EMAC Interrupt Enable Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F</resetMask>
          <fields>
            <field>
              <name>RX_EARLY_INT_EN</name>
              <description>Early Receive Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_OVERFLOW_INT_EN</name>
              <description>Receive Overflow Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TIMEOUT_INT_EN</name>
              <description>Receive Timeout Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_DMA_STOPPED_INT_EN</name>
              <description>Receive DMA FSM Stopped Interrupt 
0: Disable   
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_BUF_UA_INT_EN</name>
              <description>Receive Buffer Unavailable Interrupt 
0: Disable   
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_INT_EN</name>
              <description>Receive Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EARLY_INT_EN</name>
              <description>Early Transmit Interrupt 
0: Disable   
1: Enable   </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_UNDERFLOW_INT_EN</name>
              <description>Transmit Underflow Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TIMEOUT_INT_EN</name>
              <description>Transmit Timeout Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_BUF_UA_INT_EN</name>
              <description>Transmit Buffer Available Interrupt 
0: Disable   
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_STOPPED_INT_EN</name>
              <description>Transmit DMA FSM Stopped Interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_INT_EN</name>
              <description>Transmit Interrupt 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_INT_STA</name>
          <description>EMAC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x40000000</resetValue>
          <resetMask>0xFFFF3F3F</resetMask>
          <fields>
            <field>
              <name>RGMII_LINK_STA_P</name>
              <description>RMII Link Status Changed Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EARLY_P</name>
              <description>RX  DMA  Filled  First  Data  Buffer  of  the  Receive  Frame  Interrupt  Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_OVERFLOW_P</name>
              <description>RX FIFO Overflow Error Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TIMEOUT_P</name>
              <description>RX Timeout Interrupt Pending 
0: No Pending 
1: Pending  Write  &#8216;1&#8217;  to  clear  it.  When  this  bit  is  asserted,  the  length  of  the  received  frame  is  greater  than  2048  bytes  (10240  when  JUMBO_FRM_EN is set) </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write  &#8216;1&#8217;  to  clear  it.  When  this  bit  is  asserted,  the  length  of  the  received  frame  is  greater  than  2048  bytes  (10240  when  JUMBO_FRM_EN is set)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_DMA_STOPPED_P</name>
              <description>When this bit asserted, the RX DMA FSM is stopped. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BUF_UA</name>
              <description>_P  RX Buffer UA Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. When this bit is asserted, the RX DMA cannot  acquire the next RX descriptor and RX DMA FSM is suspended. The  ownership of the next RX descriptor should be changed to RX DMA.  The RX DMA FSM will resume when the RX_DMA_START is written  or the next receive frame is coming. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it. When this bit is asserted, the RX DMA cannot  acquire the next RX descriptor and RX DMA FSM is suspended. The  ownership of the next RX descriptor should be changed to RX DMA.  The RX DMA FSM will resume when the RX_DMA_START is written  or the next receive frame is coming.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_P</name>
              <description>Frame RX Completed Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. When this bit is asserted, a frame reception is  completed. The RX DMA FSM remains running. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it. When this bit is asserted, a frame reception is  completed. The RX DMA FSM remains running.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EARLY_P</name>
              <description>Total interrupt pending which the frame is transmitted to FIFO   
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_UNDERFLOW_P</name>
              <description>TX FIFO Underflow Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TIMEOUT_P</name>
              <description>Transmitter Timeout Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_BUF_UA_P</name>
              <description>TX Buffer UA Interrupt Pending 
0: No Pending 
1: Pending  When  this  asserted,  the  TX  DMA  can  not  acquire  the  next  TX  descriptor and the TX DMA FSM is suspended. The ownership of  the next TX descriptor should be changed to TX DMA. The TX DMA  FSM will resume when writing to TX_DMA_START bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  When  this  asserted,  the  TX  DMA  can  not  acquire  the  next  TX  descriptor and the TX DMA FSM is suspended. The ownership of  the next TX descriptor should be changed to TX DMA. The TX DMA  FSM will resume when writing to TX_DMA_START bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_STOPPED_P</name>
              <description>Transmission DMA Stopped Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_P</name>
              <description>Frame Transmission Interrupt Pending 
0: No Pending 
1: Pending  Write &#8216;1&#8217; to clear it.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending  Write &#8216;1&#8217; to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_MII_CMD</name>
          <description>EMAC Management Interface Command Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71F1F3</resetMask>
          <fields>
            <field>
              <name>MDC_DIV_RATIO_M</name>
              <description>MDC Clock Divider Ratio  The MDC Clock is divided from the AHB clock. 
000: 16 
001: 32 
010: 64 
011: 128  Others: Reserved </description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PHY_ADDR</name>
              <description>PHY Address </description>
              <bitRange>[16:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PHY_REG_ADDR</name>
              <description>PHY Register Address </description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MII_WR</name>
              <description>MII Write and Read 
0: Read 
1: Write </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MII_BUSY</name>
              <description>MII Status 
0:  Writing  0  is  no  valid,  and  reading  0  indicates  the  read/write  operation is finished 
1:  Writing  1  starts  the  read/write  operation,  and  reading  1  indicates busy.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Writing_0</name>
                  <description>Writing  0  is  no  valid,  and  reading  0  indicates  the  read/write  operation is finished</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Writing_1</name>
                  <description>Writing  1  starts  the  read/write  operation,  and  reading  1  indicates busy.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_MII_DATA</name>
          <description>EMAC Management Interface Data Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>MII_DATA</name>
              <description>Write to or read from the register in the selected PHY.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RGMII_STA</name>
          <description>EMAC RGMII Status Register</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RGMII_LINK</name>
              <description>The link status of the RGMII interface 
0: Down 
1: Up </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Down</name>
                  <description>Down</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Up</name>
                  <description>Up</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGMII_LINK_SPD</name>
              <description>The link speed of the RGMII interface 
00: 2.5 MHz   
01: 25 MHz 
10: 125 MHz 
11: Reserved </description>
              <bitRange>[2:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_point_5</name>
                  <description>2.5 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_25</name>
                  <description>25 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_125</name>
                  <description>125 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGMII_LINK_MD</name>
              <description>The link mode of the RGMII interface 
0: Half-Duplex 
1: Full-Duplex       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>half_Duplex</name>
                  <description>Half-Duplex</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full_Duplex</name>
                  <description>Full-Duplex</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_CTL0</name>
          <description>EMAC Receive Control Register0</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8030000</resetMask>
          <fields>
            <field>
              <name>RX_EN</name>
              <description>Enable Receiver   
0: Disable receiver after current reception 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable receiver after current reception</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FRM_LEN_CTL</name>
              <description>Frame Receive Length Control 
0: Up to 2048 bytes (JUMBO_FRM_EN==0)  Up to 10240 bytes (JUMBO_FRM_EN==1) 
1: Up to 16384 bytes  Any bytes after that is cut off. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Up_to_2048</name>
                  <description>Up to 2048 bytes (JUMBO_FRM_EN==0)  Up to 10240 bytes (JUMBO_FRM_EN==1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Up_to_16384</name>
                  <description>Up to 16384 bytes  Any bytes after that is cut off.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JUMBO_FRM_EN</name>
              <description>Jumbo Frame Enable 
0: Disable 
1: Enable Jumbo frames of 9018 bytes without reporting a giant   </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Jumbo frames of 9018 bytes without reporting a giant</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STRIP_FCS</name>
              <description>When set, strip the Pad/FCS field on received frames only when  the length of field value is less than or equal to 1500 bytes. </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHECK_CRC</name>
              <description>Check CRC Enable 
0: Disable 
1: Calculate CRC and check the IPv4 Header Checksum </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Calculate</name>
                  <description>Calculate CRC and check the IPv4 Header Checksum</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_PAUSE_FRM_MD</name>
              <description>0:  Only  detect  multicast  pause  frame  specified  in  the  802.3x  standard. 
1:  In  addition  to  detect  multicast  pause  frame  specified  in  the  802.3x standard, also detect unicast pause frame with the address  specified in MAC Address 0 High Register and MAC address 0 Low  Register. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Only_detect</name>
                  <description>Only  detect  multicast  pause  frame  specified  in  the  802.3x  standard.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>In</name>
                  <description>In  addition  to  detect  multicast  pause  frame  specified  in  the  802.3x standard, also detect unicast pause frame with the address  specified in MAC Address 0 High Register and MAC address 0 Low  Register.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_EN</name>
              <description>When  set,  enable  the  functionality  that  decodes  the  received  pause  frame  and  disable  its  transmitter  for  a  specified  time  by  pause frame. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_CTL1</name>
          <description>EMAC Receive Control Register1</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC1F0003F</resetMask>
          <fields>
            <field>
              <name>RX_DMA_START</name>
              <description>When set, the RX DMA will work. It is cleared internally and always  read a 0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_DMA_EN</name>
              <description>Receive DMA Enable 
0: Stop RX DMA after finishing the received current frame   
1: Start and run RX DMA </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop RX DMA after finishing the received current frame</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_and</name>
                  <description>Start and run RX DMA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FIFO_FLOW_CTL</name>
              <description>Receive FIFO Flow Control Enable 
0: Disable 
1:  Enable,  base  on  RX_FLOW_CTL_TH_DEACT  and  RX_FLOW_CTL_TH_ACT   </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable,  base  on  RX_FLOW_CTL_TH_DEACT  and  RX_FLOW_CTL_TH_ACT</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_TH_DEACT</name>
              <description>Threshold for Deactivating Flow Control 
00: Full minus 1 KB   
01: Full minus 2 KB 
10: Full minus 3 KB 
11: Full minus 4 KB    Valid in both half-duplex mode and full-duplex mode. </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_minus_1</name>
                  <description>Full minus 1 KB</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_2</name>
                  <description>Full minus 2 KB</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_3</name>
                  <description>Full minus 3 KB</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_4</name>
                  <description>Full minus 4 KB    Valid in both half-duplex mode and full-duplex mode.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_TH_ACT</name>
              <description>Threshold for Activating Flow Control 
00: Full minus 1 KB   
01: Full minus 2 KB 
10: Full minus 3 KB 
11: Full minus 4 KB    Valid in both half-duplex mode and full-duplex mode.   </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_minus_1</name>
                  <description>Full minus 1 KB</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_2</name>
                  <description>Full minus 2 KB</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_3</name>
                  <description>Full minus 3 KB</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_4</name>
                  <description>Full minus 4 KB    Valid in both half-duplex mode and full-duplex mode.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TH</name>
              <description>Threshold for RX DMA FIFO Start 
00: 64   
01: 32 
10: 96 
11: 128  Only valid when RX_MD == 0, the full frames with a length less than  the threshold are transferred automatically. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96</name>
                  <description>96</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128  Only valid when RX_MD == 0, the full frames with a length less than  the threshold are transferred automatically.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ERR_FRM</name>
              <description>0: RX DMA drops frames with error 
1: RX DMA forwards frames with error </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_DMA_drops</name>
                  <description>RX DMA drops frames with error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_DMA_forwards</name>
                  <description>RX DMA forwards frames with error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_RUNT_FRM</name>
              <description>When  the  bit  is  set  to  1,  it  indicates  forward  undersized  frames  with no error and length less than 64 bytes. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_MD</name>
              <description>Receive Mode 
0:  RX  starts  to  read  after  the  RX  DMA  FIFO  byte  is  greater  than  RX_TH 
1: RX starts to read after the RX DMA FIFO is located a full frame </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_starts_to_read_after_the_RX_DMA_FIFO_byte</name>
                  <description>RX  starts  to  read  after  the  RX  DMA  FIFO  byte  is  greater  than  RX_TH</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>located</name>
                  <description>RX starts to read after the RX DMA FIFO is located a full frame</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLUSH_RX_FRM</name>
              <description>Flush Receive Frames   
0: Enable when the receive descriptors/buffers are unavailable 
1: Disable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable when the receive descriptors/buffers are unavailable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_CUR_BUF</name>
          <description>EMAC_RX_DMA_CUR_BUF</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_DMA_CUR_BUF</name>
              <description>The address of current receive DMA buffer   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_CUR_DESC</name>
          <description>EMAC_RX_DMA_CUR_DESC</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_DMA_CUR_DESC</name>
              <description>The address of current receive descriptor   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_LIST</name>
          <description>EMAC_RX_DMA_LIST</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_DESC_LIST</name>
              <description>The base address of the received descriptor list    It must be 32-bit aligned.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_STA</name>
          <description>EMAC Receive DMA Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>RX_DMA_STA</name>
              <description>The State of RX DMA FSM 
000: STOP, when reset or disable RX DMA   
001: RUN_FETCH_DESC, fetching RX DMA descriptor 
010: Reserved 
011: RUN_WAIT_FRM, waiting for the frame   
100: SUSPEND, RX descriptor is unavailable     
101: RUN_CLOSE_DESC, closing RX descriptor 
110: Reserved 
111: RUN_TRANS_DATA, passing the frame from host memory to  RX DMA FIFO     </description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>STOP, when reset or disable RX DMA</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <description>RUN_FETCH_DESC, fetching RX DMA descriptor</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_FRM</name>
                  <description>RUN_WAIT_FRM, waiting for the frame</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <description>SUSPEND, RX descriptor is unavailable</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <description>RUN_CLOSE_DESC, closing RX descriptor</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <description>RUN_TRANS_DATA, passing the frame from host memory to  RX DMA FIFO</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_FRM_FLT</name>
          <description>EMAC Receive Frame Filter Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80033373</resetMask>
          <fields>
            <field>
              <name>DIS_ADDR_FILTER</name>
              <description>Disable Address Filter 
0: Enable 
1: Disable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIS_BROADCAST</name>
              <description>Disable Receive Broadcast Frames 
0: Receive 
1: Drop </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Drop</name>
                  <description>Drop</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ALL_MULTICAST</name>
              <description>Receive All Multicast Frames Filter 
0: Filter according to HASH_MULTICAST 
1: Receive all </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Filter</name>
                  <description>Filter according to HASH_MULTICAST</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive all</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTL_FRM_FILTER</name>
              <description>Receive Control Frames Filter 
00: Drop all control frames 
01: Drop all control frames 
10: Receive all control frames 
11: Receive all control frames when passing the address filter </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HASH_MULTICAST</name>
              <description>Filter Multicast Frames Set 
0: By comparing the DA field in DA MAC address registers 
1: According to the hash table </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>By</name>
                  <description>By comparing the DA field in DA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>According</name>
                  <description>According to the hash table</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HASH_UNICAST</name>
              <description>Filter Unicast Frames Set 
0: By comparing the DA field in DA MAC address registers 
1: According to the hash table </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>By</name>
                  <description>By comparing the DA field in DA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>According</name>
                  <description>According to the hash table</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SA_FILTER_EN</name>
              <description>Receive SA Filter Enable 
0: Receive frames and update the result of SA filter 
1: Update the result of the SA filter. In addition, if the SA field of  the received frame does not match the values in SA MAC address  registers, drop this frame. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive frames and update the result of SA filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update the result of the SA filter. In addition, if the SA field of  the received frame does not match the values in SA MAC address  registers, drop this frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SA_INV_FILTER</name>
              <description>Receive SA Invert Filter Set 
0: Pass frames whose SA field matches SA MAC address registers 
1:  Pass  frames  whose  SA  field  does  not  match  SA  MAC  address  registers </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pass_frames_whose_SA_field_matches</name>
                  <description>Pass frames whose SA field matches SA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass_frames_whose_SA_field_does</name>
                  <description>Pass  frames  whose  SA  field  does  not  match  SA  MAC  address  registers</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DA_INV_FILTER</name>
              <description>0: Normal filtering of frames is performed   
1: Filter both unicast and multicast frames by comparing DA field  in inverse filtering mode </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal filtering of frames is performed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Filter_both</name>
                  <description>Filter both unicast and multicast frames by comparing DA field  in inverse filtering mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLT_MD</name>
              <description>0: If the HASH_MULTICAST or HASH_UNICAST is set, the frame is  passed only when it matches the Hash filter 
1: Receive the frame when it passes the address register filter or  the hash filter (set by HASH_MULTICAST or HASH_UNICAST) </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>If</name>
                  <description>If the HASH_MULTICAST or HASH_UNICAST is set, the frame is  passed only when it matches the Hash filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive the frame when it passes the address register filter or  the hash filter (set by HASH_MULTICAST or HASH_UNICAST)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ALL</name>
              <description>Receive All Frame 
0: Receive the frames that pass the SA/DA address filter 
1: Receive all frames and update the result of address filter (pass  or fail) in the receive status word   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_the_frames</name>
                  <description>Receive the frames that pass the SA/DA address filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_all</name>
                  <description>Receive all frames and update the result of address filter (pass  or fail) in the receive status word</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_HASH0</name>
          <description>EMAC Hash Table Register0</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH_TAB0</name>
              <description>The upper 32 bits of Hash table for the received frame filter.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_HASH1</name>
          <description>EMAC Hash Table Register1</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH_TAB1</name>
              <description>The lower 32 bits of Hash table for the received frame filter.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_CTL0</name>
          <description>EMAC Transmit Control Register0</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000000</resetMask>
          <fields>
            <field>
              <name>TX_EN</name>
              <description>Enable Transmitter 
0: Disable 
1: Enable  When  disabled,  the  transmission  will  continue  until  the  current  transmission finishes. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When  disabled,  the  transmission  will  continue  until  the  current  transmission finishes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FRM_LEN_CTL</name>
              <description>Frame Transmit Length Control 
0: Up to 2,048 bytes (JUMBO_FRM_EN==0)  Up to 10,240 bytes (JUMBO_FRM_EN==1) 
1: Up to 16,384 bytes  Any bytes after that is cut off. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Up_to_2_comma_048</name>
                  <description>Up to 2,048 bytes (JUMBO_FRM_EN==0)  Up to 10,240 bytes (JUMBO_FRM_EN==1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Up_to_16_comma_384</name>
                  <description>Up to 16,384 bytes  Any bytes after that is cut off.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_CTL1</name>
          <description>EMAC Transmit Control Register1</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000703</resetMask>
          <fields>
            <field>
              <name>TX_DMA_START</name>
              <description>Transmit DMA FSM Start 
0: No valid 
1: Start  It is cleared internally and always read a 0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_valid</name>
                  <description>No valid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  It is cleared internally and always read a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_EN</name>
              <description>0: Stop TX DMA after the completion of current frame transmission 
1: Start and run TX DMA </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop TX DMA after the completion of current frame transmission</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_and</name>
                  <description>Start and run TX DMA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TH</name>
              <description>Threshold value of TX DMA FIFO    When TX_MD is 0, the transmission starts when the frame size in  TX  DMA  FIFO  is  greater  than  the  threshold.  In  addition,  the  full  frames  with  a  length  less  than  the  threshold  are  transferred  automatically.   
000: 64   
001: 128 
010: 192 
011: 256    Others: Reserved </description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192</name>
                  <description>192</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_MD</name>
              <description>Transmission Mode 
0: TX starts after the TX DMA FIFO bytes is greater than the TX_TH 
1: TX starts after the TX DMA FIFO is located a full frame </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TX_starts_after_the_TX_DMA_FIFO_bytes</name>
                  <description>TX starts after the TX DMA FIFO bytes is greater than the TX_TH</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>located</name>
                  <description>TX starts after the TX DMA FIFO is located a full frame</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLUSH_TX_FIFO</name>
              <description>Flush the data in the TX FIFO 
0: Enable 
1: Disable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_CUR_BUF</name>
          <description>EMAC_TX_DMA_CUR_BUF</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DMA_CUR_BUF</name>
              <description>The address of current transmit DMA buffer.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_CUR_DESC</name>
          <description>EMAC_TX_DMA_CUR_DESC</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DMA_CUR_DESC</name>
              <description>The address of current transmit descriptor.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_LIST</name>
          <description>EMAC_TX_DMA_LIST</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DESC_LIST</name>
              <description>The base address of the transmission descriptor list    It must be 32-bit aligned.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_STA</name>
          <description>EMAC Transmit DMA Status Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>TX_DMA_STA</name>
              <description>The State of Transmit DMA FSM   
000: STOP, when reset or disable TX DMA 
001: RUN_FETCH_DESC, fetching TX DMA descriptor 
010: RUN_WAIT_STA, waiting for the status of TX frame 
011: RUN_TRANS_DATA, passing the frame from host memory to  TX DMA FIFO   
100: Reserved 
101: Reserved 
111: RUN_CLOSE_DESC, closing TX descriptor 
110:  SUSPEND,  TX  descriptor  is  unavailable  or  TX  DMA  FIFO    underflow   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>STOP, when reset or disable TX DMA</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <description>RUN_FETCH_DESC, fetching TX DMA descriptor</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_STA</name>
                  <description>RUN_WAIT_STA, waiting for the status of TX frame</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <description>RUN_TRANS_DATA, passing the frame from host memory to  TX DMA FIFO</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <description>RUN_CLOSE_DESC, closing TX descriptor</description>
                  <value>0b111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <description>SUSPEND,  TX  descriptor  is  unavailable  or  TX  DMA  FIFO    underflow</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_FLOW_CTL</name>
          <description>EMAC Transmit Flow Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x803FFFF3</resetMask>
          <fields>
            <field>
              <name>TX_FLOW_CTL_STA</name>
              <description>This bit indicates a pause frame transmission is in progress. When  the configuration of flow control is ready, set this bit to transmit a  pause  frame  in  full-duplex  mode  or  activate  the  backpressure  function.  After  the  transmission  is  completed,  this  bit  will  be  cleared automatically. Before writing TX_FLOW_CTRL register, this  bit must be read as 0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_PAUSE_FRM_SLOT</name>
              <description>The threshold of the pause timer at which the input flow control  signal is checked for automatic re-transmission of the pause frame.  The threshold values should be always less than PAUSE_TIME. </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAUSE_TIME</name>
              <description>The pause time field in the transmitted control frame.   </description>
              <bitRange>[19:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ZQP_FRM_EN</name>
              <description>0: Disable 
1: Enable  When set, enable  the  functionality  to  generate  the  Zero-Quanta  Pause control frame. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When set, enable  the  functionality  to  generate  the  Zero-Quanta  Pause control frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FLOW_CTL_EN</name>
              <description>TX Flow Control Enable 
0: Disable 
1: Enable  When set, enable flow control operation to transmit pause frames  in full-duplex mode, or enable the back-pressure operation in half- duplex mode.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  When set, enable flow control operation to transmit pause frames  in full-duplex mode, or enable the back-pressure operation in half- duplex mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SMHC0</name>
      <description>SMHC0</description>
      <groupName>generic</groupName>
      <baseAddress>0x4020000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>EMMC_DDR_SBIT_DET</name>
          <description>eMMC4.5 DDR Start Bit Detection Control Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000001</resetMask>
          <fields>
            <field>
              <name>HS400_MD_EN</name>
              <description>HS400 Mode Enable   
0: Disabled   
1: Enabled    It  is  required  to  set  this  bit  to  '1'  before  initiating  any  data  transfer CMD in HS400 mode. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled    It  is  required  to  set  this  bit  to  '1'  before  initiating  any  data  transfer CMD in HS400 mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALF_START_BIT</name>
              <description>Control for start bit detection mechanism inside mstorage based  on duration of start bit.    For eMMC 4.5, start bit can be:   
0: Full cycle     
1: Less than one full cycle    Set HALF_START_BIT = 1 for eMMC 4.5 and above; set to 0 for SD  applications.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_cycle</name>
                  <description>Full cycle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Less</name>
                  <description>Less than one full cycle    Set HALF_START_BIT = 1 for eMMC 4.5 and above; set to 0 for SD  applications.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_A12A</name>
          <description>Auto Command 12 Argument Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>SD_A12A</name>
              <description>Auto CMD12 Argument  The  argument  of  command  12  automatically  sent  by  the  controller.     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_A23A</name>
          <description>Auto Command 23 Argument Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>A23A</name>
              <description>Auto CMD23 Argument  The  argument  of  command  23  is  automatically  sent  by  controller  with this field.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BLKSIZ</name>
          <description>Block Size Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x200</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>BLK_SZ</name>
              <description>Block Size     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BYTCNT</name>
          <description>Byte Count Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BYTE_CNT</name>
              <description>Byte counter  The  number  of  bytes  to  be  transferred.  It  must  be  integer  multiple of Block Size (BLK_SZ) for block transfers.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CLKDIV</name>
          <description>Clock Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800300FF</resetMask>
          <fields>
            <field>
              <name>MASK_DATA0</name>
              <description>0: Do not mask data0 when update clock   
1: Mask data0 when update clock </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_mask</name>
                  <description>Do not mask data0 when update clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask data0 when update clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_CTRL</name>
              <description>Card Clock Output Control 
0: Card clock is always on. 
1: Turn off card clock when FSM is in IDLE state. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card</name>
                  <description>Card clock is always on.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Turn</name>
                  <description>Turn off card clock when FSM is in IDLE state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_ENB</name>
              <description>Card Clock Enable 
0: Card Clock is off. 
1: Card Clock is on. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>off</name>
                  <description>Card Clock is off.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>on</name>
                  <description>Card Clock is on.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_DIV</name>
              <description>Card Clock Divider  n: Source clock is divided by 2*n. (n = 0 to 255)  When HS400_MD_EN is set, this field must be cleared.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CMD</name>
          <description>Command Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F20FFFF</resetMask>
          <fields>
            <field>
              <name>CMD_LOAD</name>
              <description>Start Command  This bit is automatically cleared when the current command is  sent.  If  there  is  no  response  error  happens,  a  command  complete interrupt bit (CMD_OVER) will be set in the interrupt  register.  Do  not  write  any  other  commands  until  this  bit  is  cleared. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOL_SW</name>
              <description>Voltage Switch 
0: Normal command 
1: Voltage switch command, set for CMD11 only. </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Voltage</name>
                  <description>Voltage switch command, set for CMD11 only.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BOOT_ABT</name>
              <description>Boot Abort  Setting this bit will terminate the boot operation. </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EXP_BOOT_ACK</name>
              <description>Expect Boot Acknowledge  When  the  software  sets  this  bit  along  in  mandatory  boot  operation,  the  controller  expects  a  boot  acknowledge  start  pattern of 0-1-0 from the selected card. </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BOOT_MOD</name>
              <description>Boot Mode 
00: Normal command 
01: Mandatory Boot operation 
10: Alternate Boot operation 
11: Reserved </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mandatory</name>
                  <description>Mandatory Boot operation</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Alternate</name>
                  <description>Alternate Boot operation</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRG_CLK</name>
              <description>Change Clock 
0: Normal command 
1: Change Card Clock  When this bit is set, the controller will change the clock domain  and clock output. No commands will be sent. </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Change</name>
                  <description>Change Card Clock  When this bit is set, the controller will change the clock domain  and clock output. No commands will be sent.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEND_INIT_SEQ</name>
              <description>Send Initialization 
0: Normal command sending 
1: Send initialization sequence before sending this command. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command sending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send initialization sequence before sending this command.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP_ABT_CMD</name>
              <description>Stop Abort Command 
0: Normal command sending 
1:  Send    or    command  to  stop  the  current  data  transfer in progress. (CMD12, CMD52 for writing &#8220;I/O Abort&#8221; in  SDIO CCCR) </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command sending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send    or    command  to  stop  the  current  data  transfer in progress. (CMD12, CMD52 for writing &#8220;I/O Abort&#8221; in  SDIO CCCR)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAIT_PRE_OVER</name>
              <description>Wait for Data Transfer Over 
0:  Send  command  at  once,  does  not  care  about  data  transferring. 
1: Wait for data transfer completion before sending the current  command. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send  command  at  once,  does  not  care  about  data  transferring.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wait</name>
                  <description>Wait for data transfer completion before sending the current  command.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP_CMD_FLAG</name>
              <description>Send Stop CMD Automatically (CMD12) 
0: Do not send stop command at the end of the data transfer. 
1:  Send  stop  command  automatically  at  the  end  of  the  data  transfer.  If  set,  the  SMHC_RESP1  will  record  the  response  of  auto  CMD12. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_send</name>
                  <description>Do not send stop command at the end of the data transfer.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send  stop  command  automatically  at  the  end  of  the  data  transfer.  If  set,  the  SMHC_RESP1  will  record  the  response  of  auto  CMD12.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRANS_MODE</name>
              <description>Transfer Mode 
0: Block data transfer command 
1: Stream data transfer command </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Block_data</name>
                  <description>Block data transfer command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Stream_data</name>
                  <description>Stream data transfer command</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRANS_DIR</name>
              <description>Transfer Direction 
0: Read operation 
1: Write operation </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_TRANS</name>
              <description>Data Transfer 
0: Without data transfer 
1: With data transfer </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Without_data</name>
                  <description>Without data transfer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>With_data</name>
                  <description>With data transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHK_RESP_CRC</name>
              <description>Check Response CRC 
0: Do not check response CRC 
1: Check response CRC </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_check</name>
                  <description>Do not check response CRC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Check</name>
                  <description>Check response CRC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LONG_RESP</name>
              <description>Response Type 
0: Short Response (48 bits) 
1: Long Response (136 bits) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Short</name>
                  <description>Short Response (48 bits)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Long</name>
                  <description>Long Response (136 bits)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESP_RCV</name>
              <description>Response Receive 
0: Command without response 
1: Command with response </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Command_without_response</name>
                  <description>Command without response</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Command_with_response</name>
                  <description>Command with response</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_IDX</name>
              <description>CMD Index  Command index value   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CMDARG</name>
          <description>Command Argument Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_ARG</name>
              <description>Command argument     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CSDC</name>
          <description>CRC Status Detect Control Registers</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>CRC_DET_PARA</name>
              <description>110: HS400 speed mode 
011: Other speed mode  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CTRL</name>
          <description>Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0x80001D37</resetMask>
          <fields>
            <field>
              <name>FIFO_AC_MOD</name>
              <description>FIFO Access Mode 
0: DMA bus 
1: AHB bus </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA</name>
                  <description>DMA bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AHB</name>
                  <description>AHB bus</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIME_UNIT_CMD</name>
              <description>Time unit for command line  The time unit is used to calculate the command line time out value  defined in RTO_LMT. 
0: 1 card clock period 
1: 256 card clock period </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 card clock period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 card clock period</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIME_UNIT_DAT</name>
              <description>Time unit for data line  Time unit is used to calculate the data line time out value defined  in DTO_LMT. 
0: 1 card clock period 
1: 256 card clock period </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 card clock period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 card clock period</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDR_MOD_SEL</name>
              <description>DDR Mode Select  Although the HS400 speed mode of eMMC is 8-bit DDR, this field  should be cleared when HS400_MD_EN is set. 
0: SDR mode 
1: DDR mode </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDR_mode</name>
                  <description>SDR mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DDR_mode</name>
                  <description>DDR mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CD_DBC_ENB</name>
              <description>Card Detect (Data[3] status) De-bounce Enable 
0: Disable de-bounce 
1: Enable de-bounce </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable de-bounce</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable de-bounce</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_ENB</name>
              <description>DMA Global Enable 
0: Disable DMA to transfer data via AHB bus 
1: Enable DMA to transfer data </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable DMA to transfer data via AHB bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable DMA to transfer data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENB</name>
              <description>Global Interrupt Enable 
0: Disable interrupts 
1: Enable interrupts </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable interrupts</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupts</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RST</name>
              <description>DMA Reset </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO_RST</name>
              <description>FIFO Reset 
0: No effect 
1: Reset the FIFO  This bit is auto-cleared after the completion of the reset operation. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset the FIFO  This bit is auto-cleared after the completion of the reset operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOFT_RST</name>
              <description>Software Reset 
0: No effect 
1: Reset SD/MMC controller  This bit is auto-cleared after the completion of reset operation.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset SD/MMC controller  This bit is auto-cleared after the completion of reset operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CTYPE</name>
          <description>Bus Width Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CARD_WID</name>
              <description>Card Width 
00: 1-bit width 
01: 4-bit width 
1x: 8-bit width   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_bit</name>
                  <description>1-bit width</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_bit</name>
                  <description>4-bit width</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DLBA_REG</name>
          <description>SMHC_DLBA_REG</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DES_BASE_ADDR</name>
              <description>Start of Descriptor List  Contains the base address of the First Descriptor.    It is a word (4 Byte) address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DRV_DL</name>
          <description>Drive Delay Control Register</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0x30000</resetMask>
          <fields>
            <field>
              <name>DAT_DRV_PH_SEL</name>
              <description>Data Drive Phase Select 
0: Data drive phase offset is 90&#176; at SDR mode, 45&#176; at DDR8 mode,  and 90&#176; at DDR4 mode. 
1: Data drive phase offset is 180&#176; at SDR mode, 90&#176; at DDR8 mode,  and 0&#176; at DDR4 mode. 
0:  Data  drive  phase  offset  is  90&#176;  at  SDR  mode,  and  45&#176;  at  DDR  mode. 
1:  Data  drive  phase  offset  is  180&#176;  at  SDR  mode,  and 90&#176;  at  DDR  mode. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>90_deg__at_SDR_mode</name>
                  <description>Data drive phase offset is 90&#176; at SDR mode, 45&#176; at DDR8 mode,  and 90&#176; at DDR4 mode.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_deg__at_SDR_mode</name>
                  <description>Data drive phase offset is 180&#176; at SDR mode, 90&#176; at DDR8 mode,  and 0&#176; at DDR4 mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>90_deg__at_SDR_mode_and</name>
                  <description>Data  drive  phase  offset  is  90&#176;  at  SDR  mode,  and  45&#176;  at  DDR  mode.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_deg__at_SDR_mode_and</name>
                  <description>Data  drive  phase  offset  is  180&#176;  at  SDR  mode,  and 90&#176;  at  DDR  mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_DRV_PH_SEL</name>
              <description>Command Drive Phase Select 
0: Command drive phase offset is 90&#176; at SDR mode, 45&#176; at DDR8  mode, and 90&#176; at DDR4 mode. 
1: Command drive phase offset is 180&#176; at SDR mode, 90&#176; at DDR8  mode, and 180&#176; at DDR4 mode. 
0: Command drive phase offset is 90&#176; at SDR mode and 45&#176; at DDR  mode. 
1: Command drive phase offset is 180&#176; at SDR mode and 90&#176; at DDR  mode. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>90_deg__at_SDR</name>
                  <description>Command drive phase offset is 90&#176; at SDR mode, 45&#176; at DDR8  mode, and 90&#176; at DDR4 mode.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_deg__at_SDR</name>
                  <description>Command drive phase offset is 180&#176; at SDR mode, 90&#176; at DDR8  mode, and 180&#176; at DDR4 mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>90_deg__at_SDR_mode</name>
                  <description>Command drive phase offset is 90&#176; at SDR mode and 45&#176; at DDR  mode.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_deg__at_SDR_mode</name>
                  <description>Command drive phase offset is 180&#176; at SDR mode and 90&#176; at DDR  mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DS_DL</name>
          <description>Data Strobe Delay Control Register</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0xFFBF</resetMask>
          <fields>
            <field>
              <name>DS_DL_CAL_START</name>
              <description>Data Strobe Delay Calibration Start  When set, it means that start sample delay chain calibration. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DS_DL_CAL_DONE</name>
              <description>Data Strobe Delay Calibration Done  When set, it means that sample delay chain calibration is done and  the result of calibration is shown in DS_DL. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DS_DL</name>
              <description>Data Strobe Delay  It indicates the number of delay cells corresponding to the current  card clock. The delay time generated by these delay cells is equal  to the cycle of SMHC&#8217;s clock nearly.    This bit is valid only when SAMP_DL_CAL_DONE is set.   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DS_DL_SW_EN</name>
              <description>Sample Delay Software Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DS_DL_SW</name>
              <description>Data Strobe Delay Software   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_EXT_CMD</name>
          <description>Extended Command Register</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>AUTO_CMD23_EN</name>
              <description>Send CMD23 Automatically  When  setting  this  bit,  send  CMD23  automatically  before  sending the command specified in the SMHC_CMD register.  When SOFT_RST is set, this field will be cleared.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_EXT_RESP</name>
          <description>Extended Response Register</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SMHC_EXT_RESP</name>
              <description>When AUTO_CMD23_EN is set, this register stores the response  of CMD23.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FIFO</name>
          <description>Read/Write FIFO</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX/RX_FIFO</name>
              <description>Data FIFO    8 Audio ....................................................................................................................................................................... 641 8.1 I2S/PCM........................................................................................................................................................... 641 8.1.1 Overview ............................................................................................................................................. 641 8.1.2 Block Diagram ..................................................................................................................................... 642 8.1.3 Functional Description ........................................................................................................................ 643 8.1.4 Programming Guidelines ..................................................................................................................... 650 8.1.5 Register List ......................................................................................................................................... 652 8.1.6 Register Description ............................................................................................................................ 653 8.2 DMIC................................................................................................................................................................ 701 8.2.1 Overview ............................................................................................................................................. 701 8.2.2 Block Diagram ..................................................................................................................................... 701 8.2.3 Functional Description ........................................................................................................................ 701 8.2.4 Register List ......................................................................................................................................... 704 8.2.5 Register Description ............................................................................................................................ 704 8.3 OWA ................................................................................................................................................................ 719 8.3.1 Overview ............................................................................................................................................. 719 8.3.2 Block Diagram ..................................................................................................................................... 719 8.3.3 Functional Description ........................................................................................................................ 720 8.3.4 Register List ......................................................................................................................................... 724 8.3.5 Register Description ............................................................................................................................ 725 8.4 Audio Codec .................................................................................................................................................... 735 8.4.1 Overview ............................................................................................................................................. 735 8.4.2 Block Diagram ..................................................................................................................................... 736 8.4.3 Functional Description ........................................................................................................................ 736 8.4.4 Programming Guidelines ..................................................................................................................... 746 8.4.5 Register List ......................................................................................................................................... 747 8.4.6 Register Description ............................................................................................................................ 751   Figure 8-1 I2S/PCM Interface System Block Diagram ....................................................................................................... 642 Figure 8-2 Typical Application of I2S/PCM Interface ........................................................................................................ 642 Figure 8-3 I2S Standard Mode Timing ............................................................................................................................... 644 Figure 8-4 Left-Justified Mode Timing .............................................................................................................................. 645 Figure 8-5 Right-Justified Mode Timing ............................................................................................................................ 645 Figure 8-6 PCM Long Frame Mode Timing ........................................................................................................................ 645 Figure 8-7 PCM Short Frame Mode Timing ....................................................................................................................... 646 Figure 8-8 16-Channel Mapping Configuration................................................................................................................. 646 Figure 8-9 Timing Requirements for Inputs ...................................................................................................................... 648 Figure 8-10 Timing Requirements for Outputs ................................................................................................................. 648 Figure 8-11 I2S/PCM Operation Flow ............................................................................................................................... 649 Figure 8-12 DMIC Block Diagram ...................................................................................................................................... 701 Figure 8-13 DMIC Operation Mode................................................................................................................................... 703 Figure 8-14 OWA Block Diagram ....................................................................................................................................... 719 Figure 8-15 OWA Biphase-Mark Code .............................................................................................................................. 721 Figure 8-16 OWA Sub-Frame Format ................................................................................................................................ 722 Figure 8-17 OWA Frame/Block Format ............................................................................................................................. 723 Figure 8-23 OWA Operation Flow ..................................................................................................................................... 724 Figure 8-24 Audio Codec Block Diagram ........................................................................................................................... 736 Figure 8-25 Audio Codec Clock Diagram ........................................................................................................................... 738 Figure 8-26 Audio Codec Digital Part Reset System .......................................................................................................... 739 Figure 8-27 Audio Codec Analog Part Reset System ......................................................................................................... 739 Figure 8-28 Audio Codec Data Path Diagram .................................................................................................................... 740 Figure 8-29 Headphone Output Application ..................................................................................................................... 742 Figure 8-30 Audio Codec Interrupt System ....................................................................................................................... 742 Figure 8-31 DAP Data Flow ............................................................................................................................................... 743 Figure 8-32 HPF Logic Structure ........................................................................................................................................ 743 Figure 8-33 DRC Block Diagram ........................................................................................................................................ 743 Figure 8-34 DRC Static Curve Parameters ......................................................................................................................... 744 Figure 8-35 Energy Filter Structure ................................................................................................................................... 744 Figure 8-36 Gain Smooth Filter ......................................................................................................................................... 746 Table 8-1 I2S/PCM External Signals .................................................................................................................................. 643 Table 8-2 I2S/PCM Clock Sources...................................................................................................................................... 643 Table 8-3 DIN Slot ID and Encoder .................................................................................................................................... 646 Table 8-4 Proper MCLK Values with Different Fsin and Fsout .......................................................................................... 648 Table 8-5 DMIC External Signals ....................................................................................................................................... 702 Table 8-6 DMIC Clock Sources........................................................................................................................................... 702 Table 8-7 OWA Sub-blocks ................................................................................................................................................ 720 Table 8-8 OWA External Signals ........................................................................................................................................ 720 Table 8-9 OWA Clock Sources ........................................................................................................................................... 720 Table 8-11 Biphase-Mark Encoder .................................................................................................................................... 721 Table 8-12 Preamble Codes .............................................................................................................................................. 722 Table 8-14 The Corresponding Relation between Different System Clock and Sample Ratio .......................................... 723 Table 8-15 Audio Codec External Signals .......................................................................................................................... 736</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FIFOTH</name>
          <description>FIFO Water Level Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xF0000</resetValue>
          <resetMask>0x70FF00FF</resetMask>
          <fields>
            <field>
              <name>BSIZE_OF_TRANS</name>
              <description>Burst Size of Multiple Transaction 
000: 1 transfers 
001: 4 
010: 8 
011: 16  Others: Reserved  It  should  be  programmed  the  same  as  the  DMA  controller  multiple  transaction  size.  The  units  for  the  transfer  are  the  DWORD.  A  single  transfer  would  be  signaled  based  on  this  value.  The  value  should  be  sub-multiple  of  (RX_TL  +  1)  and  (FIFO_DEPTH - TX_TL)  Recommended:  FIFO_DEPTH = 256, FIFO_SIZE = 256 * 32 = 1K  MSize = 16, TX_TL = 240, RX_TL = 15   </description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 transfers</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TL</name>
              <description>RX Trigger Level  0x0 to 0xFE: The RX trigger level is from 0 to 254. 
0xFF: Reserved  Indicates the FIFO threshold for the FIFO request host to receive  data  from  the  FIFO.  When  the  FIFO data  level  is  greater  than  this value, the DMA request is raised if DMA enabled, or the RX  interrupt bit is set if interrupt enabled. At the end of the packet,  if the last transfer is less than this level, the value is ignored and  the relative request will be raised as usual.  Recommended: 15 (means greater than 15) </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved  Indicates the FIFO threshold for the FIFO request host to receive  data  from  the  FIFO.  When  the  FIFO data  level  is  greater  than  this value, the DMA request is raised if DMA enabled, or the RX  interrupt bit is set if interrupt enabled. At the end of the packet,  if the last transfer is less than this level, the value is ignored and  the relative request will be raised as usual.  Recommended: 15 (means greater than 15)</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TL</name>
              <description>TX Trigger Level  0x1 to 0xFF: The TX trigger level is 1 to 255. 
0x0: No trigger  Indicates  the  FIFO  threshold  for  the  FIFO  request  host  to  transmit data to the FIFO. When the FIFO data level is less than  or  equal  to  this  value,  the  DMA  TX  request  is  raised  if  DMA  enabled, or TX request interrupt bit is set if interrupt enabled.  At the end of the packet, if the last transfer is less than this level,  the value is ignored and the relative request will be raised as  usual.  Recommended: 240 (means less than or equal to 240)     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_trigger</name>
                  <description>No trigger  Indicates  the  FIFO  threshold  for  the  FIFO  request  host  to  transmit data to the FIFO. When the FIFO data level is less than  or  equal  to  this  value,  the  DMA  TX  request  is  raised  if  DMA  enabled, or TX request interrupt bit is set if interrupt enabled.  At the end of the packet, if the last transfer is less than this level,  the value is ignored and the relative request will be raised as  usual.  Recommended: 240 (means less than or equal to 240)</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FUNS</name>
          <description>FIFO Function Select Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>ABT_RDATA</name>
              <description>Abort Read Data 
0: Ignored 
1:  After  the  suspend  command  is  issued  during  the  read- transfer,  the  software  polls  card  to  find  when  the  suspend  happens. Once the suspend occurs, the software sets the bit to  reset the data state-machine, which is waiting for the next block  of data.  This bit is used in the SDIO card suspends sequence and is auto- cleared once the controller resets to the idle state. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ignored</name>
                  <description>Ignored</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>After</name>
                  <description>After  the  suspend  command  is  issued  during  the  read- transfer,  the  software  polls  card  to  find  when  the  suspend  happens. Once the suspend occurs, the software sets the bit to  reset the data state-machine, which is waiting for the next block  of data.  This bit is used in the SDIO card suspends sequence and is auto- cleared once the controller resets to the idle state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>READ_WAIT</name>
              <description>Read Wait 
0: Clear SDIO read wait 
1: Assert SDIO read wait </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear SDIO read wait</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert SDIO read wait</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOST_SEND_MMC_IRQRESQ</name>
              <description>Host Send MMC IRQ Response 
0: Ignored 
1: Send auto IRQ response  When the host is waiting for the MMC card interrupt response,  setting this bit will make the controller cancel the waiting state  and return to the idle state, at which time, the controller will  receive the IRQ response sent by itself.  This bit is auto-cleared after the response is sent.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ignored</name>
                  <description>Ignored</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send auto IRQ response  When the host is waiting for the MMC card interrupt response,  setting this bit will make the controller cancel the waiting state  and return to the idle state, at which time, the controller will  receive the IRQ response sent by itself.  This bit is auto-cleared after the response is sent.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_HS400_DL</name>
          <description>HS400 Delay Control Register</description>
          <addressOffset>0x14C</addressOffset>
          <resetValue>0x800</resetValue>
          <resetMask>0xCF8F</resetMask>
          <fields>
            <field>
              <name>HS400_DL_CAL_START</name>
              <description>HS400 Delay Calibration Start  When set, it means that start sample delay chain calibration. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS400_DL_CAL_DONE</name>
              <description>HS400 Delay Calibration Done  When set, it means that sample delay chain calibration is done and  the result of calibration is shown in HS400_DL. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HS400_DL</name>
              <description>HS400 Delay  It indicates the number of delay cells corresponding to the current  card clock. The delay time generated by these delay cells is equal  to the cycle of the SMHC clock nearly.    This bit is valid only when HS400_DL_CAL_DONE is set.   </description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HS400_DL_SW_EN</name>
              <description>Sample Delay Software Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS400_DL_SW</name>
              <description>HS400 Delay Software   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_HWRST</name>
          <description>Hardware Reset Register</description>
          <addressOffset>0x78</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>HW_RST</name>
              <description>1: Active mode   
0: Reset    These bits cause the cards to enter the pre-idle state, which requires  them to be re-initialized.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_mode</name>
                  <description>Active mode</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset    These bits cause the cards to enter the pre-idle state, which requires  them to be re-initialized.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDIE_REG</name>
          <description>SMHC_IDIE_REG</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x37</resetMask>
          <fields>
            <field>
              <name>ERR_SUM_INT_ENB</name>
              <description>Card Error Summary Interrupt Enable.    When set, it enables the Card Interrupt Summary. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DES_UNAVL_INT_ENB</name>
              <description>Descriptor Unavailable Interrupt.    When  set  along  with  Abnormal  Interrupt  Summary  Enable,  the  Descriptor Unavailable Interrupt is enabled. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FERR_INT_ENB</name>
              <description>Fatal Bus Error Enable    When set with Abnormal Interrupt Summary Enable, the Fatal Bus  Error Interrupt is enabled. When reset, the Fatal Bus Error Enable  Interrupt is disabled. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_INT_ENB</name>
              <description>Receive Interrupt Enable.    When set with Normal Interrupt Summary Enable, Receive Interrupt  is enabled. When reset, the Receive Interrupt is disabled. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_INT_ENB</name>
              <description>Transmit Interrupt Enable.    When  set  with  Normal  Interrupt  Summary  Enable,  Transmit  Interrupt is enabled. When reset, the Transmit Interrupt is disabled.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDMAC</name>
          <description>IDMAC Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800007FF</resetMask>
          <fields>
            <field>
              <name>DES_LOAD_CTRL</name>
              <description>When IDMAC fetches a descriptor, if the valid bit of a descriptor is  not set, IDMAC FSM will go to the suspend state. Setting this bit  will make the IDMAC refetch descriptor again and do the transfer  normally. </description>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>IDMAC_ENB</name>
              <description>IDMAC Enable  When set, the IDMAC is enabled.   </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIX_BUST_CTRL</name>
              <description>Fixed Burst    Controls whether the AHB Master interface performs fixed burst  transfers or not. When set, the AHB will use only SINGLE, INCR4,  and INCR8 during the start of normal burst transfers. When reset,  the AHB will use SINGLE and INCR burst transfer operations.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IDMAC_RST</name>
              <description>DMA Reset  When set, the DMA Controller resets all its internal registers. It is  automatically cleared after 1 clock cycle.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDST_REG</name>
          <description>SMHC_IDST_REG</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF37</resetMask>
          <fields>
            <field>
              <name>IDMAC_ERR_STA</name>
              <description>Error Bits    Indicates the type of error that caused a Bus Error. Valid only with  Fatal  Bus  Error  bit  (IDST[2])  set.  This  field  does  not  generate  an  interrupt.   
001: Host Abort received during the transmission.   
010: Host Abort received during the reception.    Others: Reserved   </description>
              <bitRange>[12:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Host_Abort_received_during_the_transmission</name>
                  <description>Host Abort received during the transmission.</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Host_Abort_received_during_the_reception</name>
                  <description>Host Abort received during the reception.</description>
                  <value>0b010</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ABN_INT_SUM</name>
              <description>(AIS)  Abnormal Interrupt Summary    Logical OR of the following:    IDST[2]: Fatal Bus Interrupt    IDST[4]: Descriptor Unavailable Bit Interrupt    IDST[5]: Card Error Summary Interrupt    Only unmasked bits affect this bit.    This is a sticky bit and must be cleared each time a corresponding  bit that causes AIS to be set is cleared.   </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>NOR_INT_SUM</name>
              <description>(NIS)  Normal Interrupt Summary    Logical OR of the following:    IDST[0]: Transmit Interrupt    IDST[1]: Receive Interrupt    Only unmasked bits affect this bit.    This is a sticky bit and must be cleared each time a corresponding  bit that causes NIS to be set is cleared.   </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ERR_FLAG_SUM</name>
              <description>Card Error Summary    Indicates  the  status  of  the  transaction  to/from  the  card;  also  present in RINTSTS. Indicates the logical OR of the following bits:   
EBE: End Bit Error    RTO: Response Timeout    RCRC: Response CRC    SBE: Start Bit Error    DRTO: Data Read Timeout    DCRC: Data CRC for Receive    RE: Response Error    Writing 1 clears this bit. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DES_UNAVL_INT</name>
              <description>Descriptor Unavailable Interrupt    This bit is set when the descriptor is unavailable due to OWN bit =  0 (DES0[31] =0).    Writing 1 clears this bit. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FATAL_BERR_INT</name>
              <description>Fatal Bus Error Interrupt    Indicates that a Bus Error occurred (IDST[12:10]). When this bit is  set, the DMA disables all its bus accesses.    Writing 1 clears this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_INT</name>
              <description>Receive Interrupt    Indicates the completion of data reception for a descriptor.    Writing 1 clears this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TX_INT</name>
              <description>Transmit Interrupt    Indicates that data transmission is finished for a descriptor.  Writing 1 clears this bit.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_INTMASK</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>CARD_REMOVAL_INT_EN</name>
              <description>Card Removed Interrupt Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CARD_INSERT_INT_EN</name>
              <description>Card Inserted Interrupt Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDIO_INT_EN</name>
              <description>SDIO Interrupt Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEE_INT_EN</name>
              <description>Data End-bit Error Interrupt Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ACD_INT_EN</name>
              <description>Auto Command Done Interrupt Enable </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DSE_BC_INT_EN</name>
              <description>Data Start Error Interrupt Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_IW_INT_EN</name>
              <description>Command Busy and Illegal Write Interrupt Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FU_FO_INT_EN</name>
              <description>FIFO Underrun/Overflow Interrupt Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DSTO_VSD_INT_EN</name>
              <description>Data Starvation Timeout/V1.8 Switch Done Interrupt Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTO_BDS_INT_EN</name>
              <description>Data Timeout/Boot Data Start Interrupt Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTO_BACK_INT_EN</name>
              <description>Response Timeout/Boot ACK Received Interrupt Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCE_INT_EN</name>
              <description>Data CRC Error Interrupt Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RCE_INT_EN</name>
              <description>Response CRC Error Interrupt Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRR_INT_EN</name>
              <description>Data Receive Request Interrupt Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTR_INT_EN</name>
              <description>Data Transmit Request Interrupt Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTC_INT_EN</name>
              <description>Data Transfer Complete Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CC_INT_EN</name>
              <description>Command Complete Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_INT_EN</name>
              <description>Response Error Interrupt Enable     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_MINTSTS</name>
          <description>Masked Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>M_CARD_REMOVAL_INT</name>
              <description>Card Removed </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_CARD_INSERT</name>
              <description>Card Inserted </description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_SDIO_INT</name>
              <description>SDIO Interrupt </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DEE_INT</name>
              <description>Data End-bit Error    When the bit is set during receiving data, it means that the host  controller does not receive the valid data end bit.  When the bit is set during transmitting data, it means that the  host controller does not receive the CRC status token.  This is a write-1-to-clear bit. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_ACD_INT</name>
              <description>Auto Command Done  When set, it means auto-stop command (CMD12) completed. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DSE_BC_INT</name>
              <description>Data Start Error/Busy Clear  When  set  during  receiving  data,  it  means  that  the  host  controller found an error start bit.  When the bit is set during transmitting data, it means that the  busy signal is cleared after the last block. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_CB_IW_INT</name>
              <description>Command Busy and Illegal Write </description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_FU_FO_INT</name>
              <description>FIFO Underrun/Overflow </description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DSTO_VSD_INT</name>
              <description>Data Starvation Timeout/V1.8 Switch Done </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DTO_BDS_INT</name>
              <description>Data Timeout/Boot Data Start </description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_RTO_BACK_INT</name>
              <description>Response Timeout/Boot ACK Received </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DCE_INT</name>
              <description>Data CRC Error  When  the  bit  is  set  during  receiving  data,  it  means  that  the  received data have data CRC error.  When the bit is set during transmitting data, it means that the  received CRC status taken is negative. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_RCE_INT</name>
              <description>Response CRC Error </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DRR_INT</name>
              <description>Data Receive Request  When set, it means that there are enough data in FIFO during  receiving data. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DTR_INT</name>
              <description>Data Transmit Request  When set, it means that there is enough space in FIFO during  transmitting data. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_DTC_INT</name>
              <description>Data Transfer Complete </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_CC_INT</name>
              <description>Command Complete </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>M_RE_INT</name>
              <description>Response Error  When set, Transmit Bit error or End Bit error or CMD Index error  may occurs. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_NTSR</name>
          <description>SD New Timing Set Register</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x81710000</resetValue>
          <resetMask>0x81710331</resetMask>
          <fields>
            <field>
              <name>MODE_SELECT</name>
              <description>0: Old mode of Sample/Output Timing 
1: New mode of Sample/Output Timing </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Old_mode</name>
                  <description>Old mode of Sample/Output Timing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>New_mode</name>
                  <description>New mode of Sample/Output Timing</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_DAT_RX_PHASE_CLR</name>
              <description>Clear the input phase of command lines and data lines during  the update clock operation. 
0: Disabled 
1: Enabled </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_CRC_STATUS_RX_PHASE_CLR</name>
              <description>Clear  the  input  phase  of  data  lines  before  receiving  the  CRC  status. 
0: Disabled 
1: Enabled </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_TRANS_RX_PHASE_CLR</name>
              <description>Clear the input phase of data lines before transferring the data. 
0: Disabled 
1: Enabled </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_RECV_RX_PHASE_CLR</name>
              <description>Clear the input phase of data lines before receiving the data.   
0: Disabled 
1: Enabled </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_SEND_RX_PHASE_CLR</name>
              <description>Clear command rx phase before sending the command. 
0: Disabled 
1: Enabled </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_SAMPLE_TIMING_PHASE</name>
              <description>00: Sample timing phase offset 90  
01: Sample timing phase offset 180  
10: Sample timing phase offset 270  
11: Sample timing phase offset 0 (only for SD2 hs400 mode) </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sample_timing_phase_offset_90</name>
                  <description>Sample timing phase offset 90</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sample_timing_phase_offset_180</name>
                  <description>Sample timing phase offset 180</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sample_timing_phase_offset_270</name>
                  <description>Sample timing phase offset 270</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sample_timing_phase_offset_0</name>
                  <description>Sample timing phase offset 0 (only for SD2 hs400 mode)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_SAMPLE_TIMING_PHASE</name>
              <description>00: Sample timing phase offset 90  
01: Sample timing phase offset 180  
10: Sample timing phase offset 270  
11: Ignore </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS400_NEW_SAMPLE_EN</name>
              <description>0: Disable hs400 new sample method 
1: Enable hs400 new sample method   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable hs400 new sample method</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable hs400 new sample method</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP0</name>
          <description>Response 0 Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP0</name>
              <description>Response 0  Bit[31:0] of response   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP1</name>
          <description>Response 1 Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP1</name>
              <description>Response 1  Bit[63:31] of response   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP2</name>
          <description>Response 2 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP2</name>
              <description>Response 2  Bit[95:64] of response     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP3</name>
          <description>Response 3 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP3</name>
              <description>Response 3  Bit[127:96] of response     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RINTSTS</name>
          <description>Raw Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>CARD_REMOVAL</name>
              <description>Card Removed  Write 1 to clear this bit. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CARD_INSERT</name>
              <description>Card Inserted  Write 1 to clear this bit. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>SDIOI_INT</name>
              <description>SDIO Interrupt  Write 1 to clear this bit. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DEE</name>
              <description>Data End-bit Error  When the bit is set during receiving data, it means that the host  controller does not receive the valid data end bit.  When the bit is set during transmitting data, it means that the  host controller does not receive the CRC status token.  Write 1 to clear this bit. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ACD</name>
              <description>Auto Command Done  When  set,  it  means  that  the  auto-stop  command  (CMD12)  is  completed.  Write 1 to clear this bit. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DSE_BC</name>
              <description>Data Start Error/Busy Clear  When the bit is set during receiving data, it means that the host  controller found an error start bit.  When the bit is set during transmitting data, it means that the  busy signal is cleared after the last block.  Write 1 to clear this bit. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CB_IW</name>
              <description>Command Busy and Illegal Write  Write 1 to clear this bit. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FU_FO</name>
              <description>FIFO Underrun/Overflow  Write 1 to clear this bit. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DSTO_VSD</name>
              <description>Data Starvation Timeout/V1.8 Switch Done  Write 1 to clear this bit. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTO_BDS</name>
              <description>Data Timeout/Boot Data Start  When the bit is set during receiving data, it means that some of  the channel of DATA[3:0] lack of the start bit.  Write 1 to clear this bit. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RTO_BACK</name>
              <description>Response Timeout/Boot ACK Received  Write 1 to clear this bit. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DCE</name>
              <description>Data CRC Error  When  the  bit  is  set  during  receiving  data,  it  means  that  the  received data have data CRC error.  When the bit is set during transmitting data, it means that the  received CRC status taken is negative.  Write 1 to clear this bit. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RCE</name>
              <description>Response CRC Error  Write 1 to clear this bit. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DRR</name>
              <description>Data Receive Request  When set, it means that there are enough data in FIFO during  receiving data.  Write 1 to clear this bit. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Transmit Request  When set, it means that there is enough space in FIFO during  transmitting data.  Write 1 to clear this bit. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTC</name>
              <description>Data Transfer Complete  When set, it means that the current command completes even  through error occurs.  Write 1 to clear this bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CC</name>
              <description>Command Complete  When set, it means that the current command completes even  through error occurs.  Write 1 to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RE</name>
              <description>Response Error  When set, it means that the transmit bit error, end bit error, or  CMD index error may occur.  Write 1 to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_SAMP_DL</name>
          <description>SMHC_SAMP_DL</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0xFFBF</resetMask>
          <fields>
            <field>
              <name>SAMP_DL_CAL_START</name>
              <description>Sample Delay Calibration Start  When set, it means that start sample delay chain calibration. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_CAL_DONE</name>
              <description>Sample Delay Calibration Done  When set, it means that sample delay chain calibration is done and  the result of calibration is shown in SAMP_DL. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL</name>
              <description>Sample Delay  It indicates the number of delay cells corresponding to the current  card clock. The delay time generated by these delay cells is equal  to the cycle of the card clock nearly.    Generally,  it  is  necessary  to  do  drive  delay  calibration  when  the  card clock is changed.  This bit is valid only when SAMP_DL_CAL_DONE is set.   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL_SW_EN</name>
              <description>Sample Delay Software Enable  When  set,  it  means  that  enable  the  sample  delay  specified  at  SAMP_DL_SW. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_SW</name>
              <description>Sample Delay Software  The relative delay between the clock line and command line, data  line.  It can be determined according to the value of SAMP_DL, the cycle  of the card clock and the input timing requirement of the device.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_SFC</name>
          <description>Sample FIFO Control Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>STOP_CLK_CTRL</name>
              <description>Stop Clock Control  When  receiving  data,  if  CARD_RD_THLD_ENB  is  set  and  CARD_RD_THLD is set the same with BLK_SZ, the device clock may  stop at the block gap during data receiving.  This field is used to control the position of the stopping clock.  The value can be changed between 0x0 and 0xF, but actually, the  available  value  and  the  position  of  the  stopping  clock  must  be  decided by the actual situation.  The value increases one in this field is linked to one cycle (two cycles  in DDR mode) that the position of the stopping clock moved up. </description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BYPASS_EN</name>
              <description>Bypass enable  When set, sample FIFO will be bypassed. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_STATUS</name>
          <description>Status Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x83FFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_REQ</name>
              <description>DMA Request  DMA request signal state </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_LEVEL</name>
              <description>FIFO Level  Number of filled locations in FIFO </description>
              <bitRange>[25:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RESP_IDX</name>
              <description>Response Index  Index of previous response, including any auto-stop sent by the  controller. </description>
              <bitRange>[16:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FSM_BUSY</name>
              <description>Data FSM Busy  Data transmit or receive state-machine is busy. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CARD_BUSY</name>
              <description>Card Data Busy  Inverted version of DATA[0] 
0: Card data is not busy. 
1: Card data is busy. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_busy</name>
                  <description>Card data is not busy.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Card data is busy.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CARD_PRESENT</name>
              <description>Data[3] Status  The level of DATA[3], checks whether the card is present. 
0: The card is not present. 
1: The card is present. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_present</name>
                  <description>The card is not present.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>present</name>
                  <description>The card is present.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_STA</name>
              <description>Command FSM States 
0000: Idle 
0001: Send init sequence 
0010: TX CMD start bit 
0011: TX CMD TX bit 
0100: TX CMD index + argument 
0101: TX CMD CRC7 
0110: TX CMD end bit 
0111: RX response start bit 
1000: RX response IRQ response 
1001: RX response TX bit 
1010: RX response CMD index 
1011: RX response data 
1100: RX response CRC7 
1101: RX response end bit 
1110: CMD path wait NCC 
1111: Wait; CMD-to-response turn around </description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_FULL</name>
              <description>FIFO Full   
0: FIFO is not full 
1: FIFO is full </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>FIFO is not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full</name>
                  <description>FIFO is full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_EMPTY</name>
              <description>FIFO Empty 
0: FIFO is not empty 
1: FIFO is empty </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>FIFO is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_TX_LEVEL</name>
              <description>FIFO TX Water Level Flag 
0: FIFO does not reach the transmit trigger level 
1: FIFO reaches the transmit trigger level </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_does</name>
                  <description>FIFO does not reach the transmit trigger level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_reaches</name>
                  <description>FIFO reaches the transmit trigger level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_RX_LEVEL</name>
              <description>FIFO RX Water Level Flag 
0: FIFO does not reach the receive trigger level. 
1: FIFO reaches the receive trigger level.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_does</name>
                  <description>FIFO does not reach the receive trigger level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_reaches</name>
                  <description>FIFO reaches the receive trigger level.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TBC0</name>
          <description>SMHC_TBC0</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TBC0</name>
              <description>Transferred Count 0  The number of bytes transferred between the card and internal  FIFO.  The register should be accessed in full to avoid read-coherency  problems and read only after the data transfer completes.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TBC1</name>
          <description>SMHC_TBC1</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TBC1</name>
              <description>Transferred Count 1  The  number  of  bytes  transferred  between  the  Host/DMA  memory and internal FIFO.  The register should be accessed in full to avoid read-coherency  problems and read only after the data transfer completes.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_THLD</name>
          <description>Card Threshold Control Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0007</resetMask>
          <fields>
            <field>
              <name>CARD_WR_THLD</name>
              <description>Card Read/Write Threshold Size </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CARD_WR_THLD_ENB</name>
              <description>Card Write Threshold Enable   
0: Card write threshold disabled   
1: Card write threshold enabled    Host  controller  initiates  write  transfer  only  if  the  card threshold  amount of data is available in transmit FIFO. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card_write_threshold_disabled</name>
                  <description>Card write threshold disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Card_write_threshold_enabled</name>
                  <description>Card write threshold enabled    Host  controller  initiates  write  transfer  only  if  the  card threshold  amount of data is available in transmit FIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCIG</name>
              <description>Busy Clear Interrupt Generation   
0: Busy clear interrupt disabled   
1: Busy clear interrupt enabled    The application can disable this feature if it does not want to wait  for a Busy Clear Interrupt. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy_clear_interrupt_disabled</name>
                  <description>Busy clear interrupt disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy_clear_interrupt_enabled</name>
                  <description>Busy clear interrupt enabled    The application can disable this feature if it does not want to wait  for a Busy Clear Interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CARD_RD_THLD_ENB</name>
              <description>Card Read Threshold Enable 
0: Card read threshold disabled 
1: Card read threshold enabled  Host controller initiates Read Transfer only if the CARD_RD_THLD  amount of space is available in receive FIFO.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card_read_threshold_disabled</name>
                  <description>Card read threshold disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Card_read_threshold_enabled</name>
                  <description>Card read threshold enabled  Host controller initiates Read Transfer only if the CARD_RD_THLD  amount of space is available in receive FIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TMOUT</name>
          <description>Time Out Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xFFFFFF40</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DTO_LMT</name>
              <description>Data Timeout Limit  This field can set the time that the host waits for the data from  the device.  Ensure to communicate with the device, this field must be set  to the maximum that is greater than the time  .  About the  , the explanation is as follows:  When Host read data, data transmission from the Device starts  after the access time delay    beginning from the end bit of  the read command (ACMD51, CMD8, CMD17, and CMD18).  When  the  host  reads  multiple  block  (CMD18),  a  next  block&#8217;s  data transmission from the Device starts after the access time  delay    beginning from the end bit of the previous block.  When the host writes data, the value is no effect. </description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTO_LMT</name>
              <description>Response Timeout Limit   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="SMHC0">
      <name>SMHC1</name>
      <description>SMHC1</description>
      <groupName>generic</groupName>
      <baseAddress>0x4021000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="SMHC0">
      <name>SMHC2</name>
      <description>SMHC2</description>
      <groupName>generic</groupName>
      <baseAddress>0x4022000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>TCON_LCD0</name>
      <description>TCON_LCD0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5461000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>3</dim>
          <dimIncrement>16</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x11c</addressOffset>
          <register>
            <name>LCD_CEU_COEF_ADD_REG</name>
            <description>LCD CEU Coefficient Register1 (N=0,1,2)</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FFFF</resetMask>
            <fields>
              <field>
                <name>CEU_COEF_ADD_VALUE</name>
                <description>Signed 19-bit value, range of (-16384, 16384).  N=0: Rc  N=1: Gc  N=2: Bc   </description>
                <bitRange>[18:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>LCD_CEU_COEF_RANG_REG</name>
            <description>LCD CEU Coefficient Register2 (N=0,1,2)</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFF00FF</resetMask>
            <fields>
              <field>
                <name>CEU_COEF_RANGE_MIN</name>
                <description>Unsigned 8-bit value, range of [0, 255]. </description>
                <bitRange>[23:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CEU_COEF_RANGE_MAX</name>
                <description>Unsigned 8-bit value, range of [0, 255].   </description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>FSYNC_GEN_CTRL_REG</name>
          <description>FSYNC_GEN_CTRL_REG</description>
          <addressOffset>0x228</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF77</resetMask>
          <fields>
            <field>
              <name>SENSOR_DIS_TIME</name>
              <description>Delay 0&#8211;2047 Hsync Period    When hsync_pol_sel is 0, the actual delay is sensor_dis_time-1.  When hsync_pol_sel is 1, the actual delay is sensor_dis_time. </description>
              <bitRange>[18:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SENSOR_ACT1_VALUE</name>
              <description>Sensor Active1 Value 
0: Fsync active_1 period output 0 
1: Fsync active_1 period output 1 </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Fsync_active_1_period_output_0</name>
                  <description>Fsync active_1 period output 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fsync_active_1_period_output_1</name>
                  <description>Fsync active_1 period output 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SENSOR_ACT0_VALUE</name>
              <description>Sensor Active0 Value 
0: Fsync active_0 period output 0 
1: Fsync active_0 period output 1 </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Fsync_active_0_period_output_0</name>
                  <description>Fsync active_0 period output 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fsync_active_0_period_output_1</name>
                  <description>Fsync active_0 period output 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SENSOR_DIS_VALUE</name>
              <description>Sensor Disable Value 
0: Fsync disable period output 0 
1: Fsync disable period output 1 </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Fsync_disable_period_output_0</name>
                  <description>Fsync disable period output 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fsync_disable_period_output_1</name>
                  <description>Fsync disable period output 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HSYNC_POL_SEL</name>
              <description>Hsync Polarity Select 
0: Normal 
1: Opposite hsync to hysnc counter </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Opposite</name>
                  <description>Opposite hsync to hysnc counter</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEL_VSYNC_EN</name>
              <description>Select Vsync Enable 
0: Select vsync falling edge to start state machine 
1: Select vsync rising edge to start state machine </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_vsync_falling_edge</name>
                  <description>Select vsync falling edge to start state machine</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_vsync_rising_edge</name>
                  <description>Select vsync rising edge to start state machine</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSYNC_GEN_EN</name>
              <description>Fsync Generate Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FSYNC_GEN_DLY_REG</name>
          <description>FSYNC_GEN_DLY_REG</description>
          <addressOffset>0x22C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>SENSOR_ACT0_TIME</name>
              <description>Delay 0&#8211;4095 Pixel clk Period  The actual delay is sensor_act0_time+1. </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SENSOR_ACT1_TIME</name>
              <description>Delay 0&#8211;4095 Pixel clk Period    The actual delay is sensor_act1_time+1.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_3D_FIFO_REG</name>
          <description>LCD 3D FIFO Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80003FF3</resetMask>
          <fields>
            <field>
              <name>3D_FIFO_BIST_EN</name>
              <description>Enable the 3D fifo bist test function 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>3D_FIFO_HALF_LINE_SIZE</name>
              <description>The number of data in half line=3D_FIFO_HALF_LINE_SIZE+1,  only valid when 3D_FIFO_SETTING is set as 2. </description>
              <bitRange>[13:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>3D_FIFO</name>
              <description>Set the work mode of 3D FIFO 
00: Bypass 
01: Used as normal FIFO 
10: Used as 3D interlace FIFO 
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_BASIC0_REG</name>
          <description>LCD Basic Timing Register0</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>WIDTH_X</name>
              <description>Panel width is X+1 </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HEIGHT_Y</name>
              <description>Panel height is Y+1   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_BASIC1_REG</name>
          <description>LCD Basic Timing Register1</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>HT</name>
              <description>Thcycle = (HT+1) * Tdclk  Computation:  1) parallel: HT = X + BLANK  Limitation:  1) parallel: HT &gt;= (HBP +1) + (X+1) +2    2) serial 1: HT &gt;= (HBP +1) + (X+1) *3+2    3) serial 2: HT &gt;= (HBP +1) + (X+1) *3/2+2 </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HBP</name>
              <description>Horizontal back porch (in dclk)  Thbp = (HBP +1) * Tdclk   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_BASIC2_REG</name>
          <description>LCD Basic Timing Register2</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>VT</name>
              <description>TVT = (VT)/2 * Thsync  VT/2 &gt;= (VBP+1 ) + (Y+1) +2 </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VBP</name>
              <description>Tvbp = (VBP +1) * Thsync   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_BASIC3_REG</name>
          <description>LCD Basic Timing Register3</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>HSPW</name>
              <description>Thspw = (HSPW+1) * Tdclk  HT &gt; (HSPW+1) </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VSPW</name>
              <description>Tvspw = (VSPW+1) * Thsync  VT/2 &gt; (VSPW+1)   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>11</dim>
          <dimIncrement>4</dimIncrement>
          <name>LCD_CEU_COEF_MUL_REG[%s]</name>
          <description>LCD CEU Coefficient Register0 (N=0&#8211;10)</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>CEU_COEF_MUL_VALUE</name>
              <description>Signed 13-bit value, range of (-16,16).  N=0: Rr  N=1: Rg  N=2: Rb  N=4: Gr  N=5: Gg  N=6: Gb  N=8: Br  N=9: Bg  N=10: Bb   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CEU_CTL_REG</name>
          <description>LCD CEU Control Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE0000000</resetMask>
          <fields>
            <field>
              <name>CEU_EN</name>
              <description>Enable CEU function 
0: Bypass 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BT656_F_MASK</name>
              <description>BT656 F Mask 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BT656_F_MASK_VALUE</name>
              <description>BT656 F Mask Value </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CMAP_CTL_REG</name>
          <description>LCD Color Map Control Register</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000001</resetMask>
          <fields>
            <field>
              <name>COLOR_MAP_EN</name>
              <description>Enable the color map function.  This module only works when X is divided by 4. 
0: Bypass 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT_FORMAT</name>
              <description>Set the pixel output format in color map function. 
0: 4 pixel output mode: Out0 -&gt; Out1 -&gt; Out2 -&gt; Out3 
1: 2 pixel output mode: Out0 -&gt; Out1   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4 pixel output mode: Out0 -&gt; Out1 -&gt; Out2 -&gt; Out3</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 pixel output mode: Out0 -&gt; Out1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CMAP_EVEN0_REG</name>
          <description>LCD Color Map Even Line Register0</description>
          <addressOffset>0x198</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>OUT_EVEN1</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUT_EVEN0</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CMAP_EVEN1_REG</name>
          <description>LCD Color Map Even Line Register1</description>
          <addressOffset>0x19C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>OUT_EVEN3</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUT_EVEN2</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1 
0111: Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CMAP_ODD0_REG</name>
          <description>LCD Color Map Odd Line Register0</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>OUT_ODD1</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUT_ODD0</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CMAP_ODD1_REG</name>
          <description>LCD Color Map Odd Line Register1</description>
          <addressOffset>0x194</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>OUT_ODD3</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUT_ODD2</name>
              <description>Indicates the output order of components.  bit15-12: Reserved  bit11-08: Out_Odd0[23:16]  bit07-04: Out_Odd0[15:8]  bit03-00: Out_Odd0[7:0] 
0000: in_b0 
0001: in_g0 
0010: in_r0 
0011: Reserved 
0100: in_b1 
0101: in_g1 
0110: in_r1  0111:Reserved 
1000: in_b2 
1001: in_g2 
1010: in_r2 
1011: Reserved 
1100: in_b3 
1101: in_g3 
1110: in_r3 
1111: Reserved   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_IF_REG</name>
          <description>LCD CPU Panel Interface Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF6C3000F</resetMask>
          <fields>
            <field>
              <name>CPU_MODE</name>
              <description>Set the cpu interface work mode 
0000: 18-bit/256K mode 
0010: 16-bit mode0 
0100: 16-bit mode1 
0110: 16-bit mode2 
1000: 16-bit mode3 
1010: 9-bit mode 
1100: 8-bit 256K mode 
1110: 8-bit 65K mode 
xxx1: 24-bit for DSI </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_18_bit_slash_256K_mode</name>
                  <description>18-bit/256K mode</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit_mode0</name>
                  <description>16-bit mode0</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit_mode1</name>
                  <description>16-bit mode1</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit_mode2</name>
                  <description>16-bit mode2</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit_mode3</name>
                  <description>16-bit mode3</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9_bit_mode</name>
                  <description>9-bit mode</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_256K_mode</name>
                  <description>8-bit 256K mode</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_65K_mode</name>
                  <description>8-bit 65K mode</description>
                  <value>0b1110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DA</name>
              <description>Pin A1 value in 8080 mode auto/flash states </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CA</name>
              <description>Pin A1 value in 8080 mode WR/RD execute </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WR_FLAG</name>
              <description>The status of write operation. 
0: Write operation is finishing 
1: Write operation is pending </description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finishing</name>
                  <description>Write operation is finishing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>Write operation is pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_FLAG</name>
              <description>The status of read operation. 
0: Read operation is finishing 
1: Read operation is pending </description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>finishing</name>
                  <description>Read operation is finishing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>Read operation is pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUTO</name>
              <description>Auto transfer mode  If it is 1, all the valid data during this frame are written to panel.  Note: This bit is sampled by Vsync. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FLUSH</name>
              <description>Direct transfer mode  If it is enabled, FIFO1 is regardless of the HV timing, the pixels  data keep being transferred unless the input FIFO was empty.  Data output rate is controlled by DCLK. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRI_FIFO_BIST_EN</name>
              <description>Entry address is 0xFF8 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRI_FIFO_EN</name>
              <description>Enable the trigger FIFO 
0: Disable   
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRI_START</name>
              <description>Software must make sure that write &#8216;1&#8217; only when this flag is  &#8216;0&#8217;.  Writing &#8216;1&#8217; starts a frame flush and writing &#8217;0&#8217; has no effect.  This flag indicates the frame flush is running. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
            </field>
            <field>
              <name>TRI_EN</name>
              <description>Enable trigger mode 
0: Trigger mode disable 
1: Trigger mode enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Trigger mode disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Trigger mode enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_RD0_REG</name>
          <description>LCD CPU Panel Read Data Register0</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA_RD0</name>
              <description>Data read on 8080 bus, launch a new read operation on 8080  bus.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_RD1_REG</name>
          <description>LCD CPU Panel Read Data Register1</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA_RD1</name>
              <description>Data read on 8080 bus, without a new read operation on 8080  bus.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI0_REG</name>
          <description>LCD CPU Panel Trigger Register0</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>BLOCK_SPACE</name>
              <description>The spaces between data blocks.  It should be set &gt;20*pixel. </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BLOCK_SIZE</name>
              <description>The size of data block. It is usually set as X.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI1_REG</name>
          <description>LCD CPU Panel Trigger Register1</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BLOCK_CURRENT_NUM</name>
              <description>Shows the current data block transmitting to panel. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BLOCK_NUM</name>
              <description>The number of data blocks. It is usually set as Y.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI2_REG</name>
          <description>LCD CPU Panel Trigger Register2</description>
          <addressOffset>0x168</addressOffset>
          <resetValue>0x200000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>START_DLY</name>
              <description>T  = (Start_Delay +1) * be_clk*8. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRANS_START_MODE</name>
              <description>Select the FIFOs used in CPU mode. 
0: ECC_FIFO+TRI_FIFO 
1: TRI_FIFO </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC_FIFO_plus_TRI_FIFO</name>
                  <description>ECC_FIFO+TRI_FIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TRI_FIFO</name>
                  <description>TRI_FIFO</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYNC_MODE</name>
              <description>Set the sync mode in CPU interface. 
0x: Auto 
10: 0 
11: 1 </description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0</name>
                  <description>0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRANS_START_SET</name>
              <description>Usual set as the length of a line.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI3_REG</name>
          <description>LCD CPU Panel Trigger Register3</description>
          <addressOffset>0x16C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30FFFFFF</resetMask>
          <fields>
            <field>
              <name>TRI_INT_MODE</name>
              <description>When  set  as  01,  the  Tri_Counter_Int  occurs  in  cycle  of  (Count_N+1)&#215;(Count_M+1)&#215;4 dclk.  When set as 10 or 11, the io0 is map as TE input. 
00: Disable 
01: Counter mode   
10: Te rising mode 
11: Te falling mode </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COUNTER_N</name>
              <description>The value of counter factor </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COUNTER_M</name>
              <description>The value of counter factor   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI4_REG</name>
          <description>LCD CPU Panel Trigger Register4</description>
          <addressOffset>0x170</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x11FFFFFF</resetMask>
          <fields>
            <field>
              <name>PLUG_MODE_EN</name>
              <description>Enable the plug mode used in dsi command mode. 
0: Disable 
1: Enable </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>A1_FIRST_VALID</name>
              <description>Valid in first Block. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D23_TO_D0_FIRST_VALID</name>
              <description>Valid in first Block.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_TRI5_REG</name>
          <description>LCD CPU Panel Trigger Register5</description>
          <addressOffset>0x174</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF</resetMask>
          <fields>
            <field>
              <name>A1_NON_FIRST_VALID</name>
              <description>Valid in Block except first. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>D23_TO_D0_NON_FIRST_VALID</name>
              <description>Valid in Block except first.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CPU_WR_REG</name>
          <description>LCD CPU Panel Write Data Register</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA_WR</name>
              <description>Data write on 8080 bus, launch a write operation on 8080 bus.   </description>
              <bitRange>[23:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_CTL_REG</name>
          <description>LCD Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x83B001F7</resetMask>
          <fields>
            <field>
              <name>LCD_EN</name>
              <description>It executes at the beginning of the first blank line of LCD timing. 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_RB_SWAP</name>
              <description>Enable the function to swap red data and blue data in fifo1.   
0: Default 
1: Swap RED and BLUE data at FIFO1 </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Default</name>
                  <description>Default</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Swap</name>
                  <description>Swap RED and BLUE data at FIFO1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FIFO1_RST</name>
              <description>Writing 1 and then 0 to this bit will reset FIFO 1  Note: 1 holding time must more than 1 DCLK </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD_INTERLACE_EN</name>
              <description>This flag is valid only when LCD_EN == 1 
0: Disable 
1: Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_START_DLY</name>
              <description>The unit of delay is T .  Note: Valid only when LCD_EN == 1 </description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD_SRC_SEL</name>
              <description>LCD Source Select 
000: DE 
001: Color Check 
010: Grayscale Check 
011: Black by White Check 
100: Test Data all 0 
101: Test Data all 1 
110: Reversed 
111: Gridding Check       </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_DCLK_REG</name>
          <description>LCD Data Clock Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000007F</resetMask>
          <fields>
            <field>
              <name>LCD_DCLK_EN</name>
              <description>LCD clock enable 
0000: dclk_en = 0; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0;                           
0001: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0;                         
0010: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 1;                         
0011: dclk_en = 1; dclk1_en = 1; dclk2_en = 0; dclkm2_en = 0;                         
0101: dclk_en = 1; dclk1_en = 0; dclk2_en = 1; dclkm2_en = 0;                         
1111: dclk_en = 1; dclk1_en = 1; dclk2_en = 1; dclkm2_en = 1;    Others:Reversed </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD_DCLK_DIV</name>
              <description>Tdclk = Tsclk/DCLKDIV  Note:    1.If dclk1&amp;dclk2 are used, DCLKDIV &gt;=6  2.If only dclk is used, DCLKDIV &gt;=1   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_DEBUG_REG</name>
          <description>LCD Debug Register</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xAFFF0000</resetMask>
          <fields>
            <field>
              <name>LCD_FIFO_UNDERFLOW</name>
              <description>The flag shows whether the fifos in underflow status 
0: Not underflow 
1: Underflow   </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_underflow</name>
                  <description>Not underflow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Underflow</name>
                  <description>Underflow</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FIELD_POL</name>
              <description>The flag indicates the current field polarity 
0: Second field 
1: First field </description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Second</name>
                  <description>Second field</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>First</name>
                  <description>First field</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_CURRENT_LINE</name>
              <description>The current scan line </description>
              <bitRange>[27:16]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_FRM_CTL_REG</name>
          <description>LCD FRM Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000073</resetMask>
          <fields>
            <field>
              <name>LCD_FRM_EN</name>
              <description>Enable the dither function 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FRM_MODE_R</name>
              <description>The R component output bits in dither function 
0: 6-bit frm output 
1: 5-bit frm output </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_6_bit</name>
                  <description>6-bit frm output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_bit</name>
                  <description>5-bit frm output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FRM_MODE_G</name>
              <description>The G component output bits in dither function 
0: 6-bit frm output 
1: 5-bit frm output </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_6_bit</name>
                  <description>6-bit frm output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_bit</name>
                  <description>5-bit frm output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FRM_MODE_B</name>
              <description>The B component output bits in dither function 
0: 6-bit frm output 
1: 5-bit frm output </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_6_bit</name>
                  <description>6-bit frm output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_bit</name>
                  <description>5-bit frm output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_FRM_TEST</name>
              <description>Set the test mode of dither function 
00: FRM 
01: Half 5-/6-bit, half FRM 
10: Half 8-bit, half FRM 
11: Half 8-bit, half 5-/6-bit   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <name>LCD_FRM_TAB_REG[%s]</name>
          <description>LCD FRM Table Register (N=0,1,2,3)</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRM_TABLE_VALUE</name>
              <description>Set the data used in dither function  Usually set as follows:  Table0 = 0x01010000  Table1 = 0x15151111  Table2 = 0x57575555  Table3 = 0x7f7f7777   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>256</dim>
          <dimIncrement>4</dimIncrement>
          <name>LCD_GAMMA_TABLE_REG[%s]</name>
          <description>LCD Gamma Table Register</description>
          <addressOffset>0x400</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>RED_COMP</name>
              <description>Red Component </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GREEN_COMP</name>
              <description>Green Component </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BLUE_COMP</name>
              <description>Blue Component       </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_GCTL_REG</name>
          <description>LCD Global Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000000</resetMask>
          <fields>
            <field>
              <name>LCD_EN</name>
              <description>When it is disabled, the module will be reset to idle state. 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_GAMMA_EN</name>
              <description>Enable the Gamma correction function. 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_GINT0_REG</name>
          <description>LCD Global Interrupt Register0</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xAC00AE07</resetMask>
          <fields>
            <field>
              <name>LCD_VB_INT_EN</name>
              <description>Enable the Vb interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LINE_INT_EN</name>
              <description>Enable the line interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_TRI_FINISH_INT_EN</name>
              <description>Enable the trigger finish interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_TRI_COUNTER_INT_EN</name>
              <description>Enable the trigger counter interrupt 
0: Disable 
1: Enable </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_VB_INT_FLAG</name>
              <description>Asserted during vertical no-display period every frame  Write 0 to clear it. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LCD_LINE_INT_FLAG</name>
              <description>Trigger when SY0 match the current LCD scan line  Write 0 to clear it. </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LCD_TRI_FINISH_INT_FLAG</name>
              <description>Trigger when cpu trigger mode finished  Write 0 to clear it. </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LCD_TRI_COUNTER_INT_FLAG</name>
              <description>Trigger when tri counter reaches this value  Write 0 to clear it. </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LCD_TRI_UNDERFLOW_FLAG</name>
              <description>Only used in dsi video mode, tri when sync by dsi but not finish  Write 0 to clear it. </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FSYNC_INT_INV</name>
              <description>Enable the fsync interrupt to set signal inverse polarity.  When FSYNC is positive, this bit must be 1.    And vice versa. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DE_INT_FLAG</name>
              <description>Asserted at the first valid line in every frame  Write 0 to clear it. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FSYNC_INT_FLAG</name>
              <description>Asserted at the fsync signal in every frame  Write 0 to clear it.     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>zeroToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_GINT1_REG</name>
          <description>LCD Global Interrupt Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0000</resetMask>
          <fields>
            <field>
              <name>LCD_LINE_INT_NUM</name>
              <description>Scan line for LCD line trigger (including inactive lines).  Setting it for the specified line for trigger0.  Note: SY0 is writable only when LINE_TRG0 is disabled. </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_HV_IF_REG</name>
          <description>LCD HV Panel Interface Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF80000</resetMask>
          <fields>
            <field>
              <name>HV_MODE</name>
              <description>Set the HV mode of LCD controller 
0000: 24-bit/1-cycle parallel mode 
1000: 8-bit/3-cycle RGB serial mode (RGB888) 
1010: 8-bit/4-cycle Dummy RGB (DRGB) 
1011: 8-bit/4-cycle RGB Dummy (RGBD) 
1100: 8-bit/2-cycle YUV serial mode (CCIR656) </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_bit_slash_1_minus_cycle_parallel_mode</name>
                  <description>24-bit/1-cycle parallel mode</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_slash_3_minus_cycle_RGB</name>
                  <description>8-bit/3-cycle RGB serial mode (RGB888)</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_slash_4_minus_cycle_Dummy</name>
                  <description>8-bit/4-cycle Dummy RGB (DRGB)</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_slash_4_minus_cycle_RGB</name>
                  <description>8-bit/4-cycle RGB Dummy (RGBD)</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_slash_2_minus_cycle_YUV</name>
                  <description>8-bit/2-cycle YUV serial mode (CCIR656)</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGB888_ODD_ORDER</name>
              <description>Serial RGB888 mode Output sequence at odd lines of the panel  (line 1, 3, 5, 7&#8230;). 
00: R&#8594;G&#8594;B 
01: B&#8594;R&#8594;G 
10: G&#8594;B&#8594;R 
11: R&#8594;G&#8594;B </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RGB888_EVEN_ORDER</name>
              <description>Serial RGB888 mode Output sequence at even lines of the panel  (line 2, 4, 6, 8&#8230;). 
00: R&#8594;G&#8594;B 
01: B&#8594;R&#8594;G 
10: G&#8594;B&#8594;R 
11: R&#8594;G&#8594;B </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YUV_SM</name>
              <description>Serial  YUV  mode  Output  sequence  2-pixel-pair  of  every  scan  line. 
00: YUYV 
01: YVYU 
10: UYVY 
11: VYUY </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>YUYV</name>
                  <description>YUYV</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>YVYU</name>
                  <description>YVYU</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UYVY</name>
                  <description>UYVY</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VYUY</name>
                  <description>VYUY</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV_EAV_SAV_F_LINE_DLY</name>
              <description>Set the delay line mode. 
00: F toggle right after active video line 
01: delay 2 line (CCIR PAL) 
10: delay 3 line (CCIR NTSC) 
11: reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>F_toggle</name>
                  <description>F toggle right after active video line</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay_2_line</name>
                  <description>delay 2 line (CCIR PAL)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>delay_3_line</name>
                  <description>delay 3 line (CCIR NTSC)</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCIR_CSC_DIS</name>
              <description>LCD convert source from RGB to YUV. 
0: Enable 
1: Disable  Only valid when HV mode is &#8220;1100&#8221;. </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable  Only valid when HV mode is &#8220;1100&#8221;.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_IO_POL_REG</name>
          <description>LCD IO Polarity Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IO_OUTPUT_SEL</name>
              <description>When it is set as &#8216;1&#8217;, the d[23:0], io0, io1, io3 are sync to dclk. 
0: Normal output 
1: Register output </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Register</name>
                  <description>Register output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCLK_SEL</name>
              <description>Set the phase offset of clock and data in hv mode. 
000: Used DCLK0 (normal phase offset) 
001: Used DCLK1 (1/3 phase offset) 
010: Used DCLK2 (2/3 phase offset) 
100: DCLK0/2      phase 0 
101: DCLK0/2      phase 90  Others: Reserved </description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Used_DCLK0__openingparen_normal</name>
                  <description>Used DCLK0 (normal phase offset)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Used_DCLK1__openingparen_1_slash_3</name>
                  <description>Used DCLK1 (1/3 phase offset)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Used_DCLK2__openingparen_2_slash_3</name>
                  <description>Used DCLK2 (2/3 phase offset)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK0_slash_2_phase_0</name>
                  <description>DCLK0/2      phase 0</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DCLK0_slash_2_phase_90</name>
                  <description>DCLK0/2      phase 90</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO3_INV</name>
              <description>Enable invert function of IO3 
0: Not invert 
1: Invert </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_INV</name>
              <description>Enable invert function of IO2 
0: Not invert 
1: Invert </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_INV</name>
              <description>Enable invert function of IO1 
0: Not invert 
1: Invert </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_INV</name>
              <description>Enable invert function of IO0 
0: Not invert 
1: Invert </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_INV</name>
              <description>LCD output port D[23:0] polarity control, with independent bit  control. 
0: Normal polarity 
1: Invert the specify output   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_IO_TRI_REG</name>
          <description>LCD IO Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0xFFFFFFF</resetValue>
          <resetMask>0x1FFFFFFF</resetMask>
          <fields>
            <field>
              <name>RGB_ENDIAN</name>
              <description>Set the endian of data bits 
0: Normal 
1: Bits_invert </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bits_invert</name>
                  <description>Bits_invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO3_OUTPUT_TRI_EN</name>
              <description>Enable the output of IO3 
1: Disable 
0: Enable </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_OUTPUT_TRI_EN</name>
              <description>Enable the output of IO2 
1: Disable 
0: Enable </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_OUTPUR_TRI_EN</name>
              <description>Enable the output of IO1 
1: Disable 
0: Enable </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_OUTPUT_TRI_EN</name>
              <description>Enable the output of IO0 
1: Disable 
0: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_OUTPUT_TRI_EN</name>
              <description>LCD output port D[23:0] output enable, with independent bit  control. 
1: Disable 
0: Enable   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_LVDS_ANA0_REG</name>
          <description>LCD_LVDS_ANA0_REG</description>
          <addressOffset>0x220</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF1FFF71F</resetMask>
          <fields>
            <field>
              <name>LVDS_EN_MB</name>
              <description>Enable the bias circuit of the LVDS_Ana module. 
0: Disable     
1: Enable     </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN_LVDS</name>
              <description>Enable LVDS </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN_24M</name>
              <description>Enable the 24M clock </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDS_HPREN_DRVC</name>
              <description>Enable clock channel drive 
0: Disable   
1: Enable   </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVDS_HPREN_DRV</name>
              <description>Enable data channel[3:0] drive 
0: Disable     
1: Enable   </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDS_REG_C</name>
              <description>Adjust  current  flowing  through  Rload  of  Rx  to  change  the  differential signals amplitude. 
000: 216 mV     
001: 252 mV     
010: 276 mV     
011: 312 mV 
100: 336 mV     
101: 372 mV     
110: 395 mV     
111: 432 mV </description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_216_mV</name>
                  <description>216 mV</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_252_mV</name>
                  <description>252 mV</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_276_mV</name>
                  <description>276 mV</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_312_mV</name>
                  <description>312 mV</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_336_mV</name>
                  <description>336 mV</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_372_mV</name>
                  <description>372 mV</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_395_mV</name>
                  <description>395 mV</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_432_mV</name>
                  <description>432 mV</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVDS_REG_DENC</name>
              <description>Choose data output or PLL test clock output in LVDS_tx. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDS_REG_DEN</name>
              <description>Choose data output or PLL test clock output in LVDS_tx. </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDS_REG_R</name>
              <description>Adjust  current  flowing  through  R   of  R   to  change  the  common signals amplitude. 
000: 0.925 V     
001: 0.950 V     
010: 0.975 V     
011: 1.000 V 
100: 1.025 V   
101: 1.050 V   
110: 1.075 V   
111: 1.100 V </description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_925_V</name>
                  <description>0.925 V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_950_V</name>
                  <description>0.950 V</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_975_V</name>
                  <description>0.975 V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_000_V</name>
                  <description>1.000 V</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_025_V</name>
                  <description>1.025 V</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_050_V</name>
                  <description>1.050 V</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_075_V</name>
                  <description>1.075 V</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_100_V</name>
                  <description>1.100 V</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVDS_REG_PLRC</name>
              <description>LVDS clock channel direction. 
0: Normal     
1: Reverse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LVDS_REG_PLR</name>
              <description>LVDS data channel [3:0] direction. 
0: Normal     
1: Reverse   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_LVDS_IF_REG</name>
          <description>LCD LVDS Configure Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF90001F</resetMask>
          <fields>
            <field>
              <name>LCD_LVDS_EN</name>
              <description>Enable LVDS interface 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_LINK</name>
              <description>Select work in single link mode or dual link mode 
0: Single link 
1: Dual link </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single link</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dual</name>
                  <description>Dual link</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_EVEN_ODD_DIR</name>
              <description>Set the order of even field and odd field 
0: normal 
1: reverse </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reverse</name>
                  <description>reverse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_DIR</name>
              <description>Set the LVDS direction   
0: Normal 
1: Reverse </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_MODE</name>
              <description>Set the LVDS data mode 
0: NS mode 
1: JEIDA mode   </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NS_mode</name>
                  <description>NS mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>JEIDA_mode</name>
                  <description>JEIDA mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_BITWIDTH</name>
              <description>Set the bit width of data 
0: 24-bit 
1: 18-bit </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_bit</name>
                  <description>24-bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_18_bit</name>
                  <description>18-bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_DEBUG_EN</name>
              <description>Enable LVDS debug function 
0: Disable 
1: Enable </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_DEBUG_MODE</name>
              <description>Set the output signal in debug mode 
0: Mode0&#8212;Random data 
1: Mode1&#8212;Output CLK period=7/2 LVDS CLK period </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode0_Random_data</name>
                  <description>Mode0&#8212;Random data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode1_Output</name>
                  <description>Mode1&#8212;Output CLK period=7/2 LVDS CLK period</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_CORRECT_MODE</name>
              <description>Set the LVDS correct mode 
0: Mode0 
1: Mode1 </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode0</name>
                  <description>Mode0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode1</name>
                  <description>Mode1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_CLK_SEL</name>
              <description>Select the clock source of LVDS 
0: Reserved 
1: LCD CLK </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LCD</name>
                  <description>LCD CLK</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_CLK_POL</name>
              <description>Set the clock polarity of LVDS 
0: Reverse 
1: Normal </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_LVDS_DATA_POL</name>
              <description>Set the data polarity of LVDS 
0: Reverse 
1: Normal   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_SAFE_PERIOD_REG</name>
          <description>LCD Safe Period Register</description>
          <addressOffset>0x1F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF7</resetMask>
          <fields>
            <field>
              <name>SAFE_PERIOD_FIFO_NUM</name>
              <description>When  the  data  length  in  line  buffer  is  more  than  SAFE_PERIOD_FIFO_NUM,  the  LCD  controller  will  allow  dram  controller to stop working to change frequency. </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_LINE</name>
              <description>Set a fixed line and during the line time, the LCD controller allow  dram controller to change frequency. The fixed line should be  set in the blanking area. </description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_MODE</name>
              <description>Select the save mode 
000: unsafe 
001: safe 
010: safe at FIFO_CURR_NUM &gt; SAFE_PERIOD_FIFO_NUM 
011: safe at 2 and safe at sync active 
100: safe at line   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_SLAVE_STOP_POS_REG</name>
          <description>LCD Slave Stop Position Register</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>STOP_VAL</name>
              <description>Set the stop position of the slave LCD. This value is the number  of pixels between the stop position and the end of the HFP.  Stop_pos = HFP - Stop_val.  0&lt;Stop_pos&lt;HFP-2  Note: Only use in Single DSI mode.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_SYNC_CTL_REG</name>
          <description>LCD Sync Control Register</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111</resetMask>
          <fields>
            <field>
              <name>LCD_CTRL_WORK_MODE</name>
              <description>LCD Controller Work mode 
0: Single DSI mode 
1: Dual DSI mode </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single DSI mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dual</name>
                  <description>Dual DSI mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_CYRL_SYNC_MASTER_SLAVE</name>
              <description>LCD Controller Sync Master Slave 
0: Master 
1: Slave  Note: Only use in Single DSI mode. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Master</name>
                  <description>Master</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Slave</name>
                  <description>Slave  Note: Only use in Single DSI mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCD_CTRL_SYNC_MODE</name>
              <description>LCD Controller Sync Mode 
0: Sync in the first time 
1: Sync every frame  Note: Only use in Single DSI mode.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sync_in</name>
                  <description>Sync in the first time</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sync_every</name>
                  <description>Sync every frame  Note: Only use in Single DSI mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LCD_SYNC_POS_REG</name>
          <description>LCD Sync Position Register</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>LCD_SYNC_PIXEL_NUM</name>
              <description>Set the pixel number of master LCD controller which is used to  trigger the slave LCD controller to start working.This value is the  number of pixels between the trigger point and the end of the  line.    Tri pos =    Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)  Note: Only use in Single DSI mode. </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD_SYNC_LINE_NUM</name>
              <description>Set the line number of master LCD controller which is used to  trigger the slave LCD controller to start working.  Note:It is only set in master LCD controller.It is not necessarily  to set in slave LCD controller.  Tri pos =    Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)  Note: Only use in Single DSI mode.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>6</dim>
          <dimIncrement>4</dimIncrement>
          <name>xNx[%s]</name>
          <description>xNx[%s]</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF</resetMask>
          <fields>
            <field>
              <name>SEED_VALUE</name>
              <description>Set the seed used in dither function  N=0: Pixel_Seed_R  N=1: Pixel_Seed_G  N=2: Pixel_Seed_B  N=3: Line_Seed_R  N=4: Line_Seed_G  N=5: Line_Seed_B  Note: Avoid setting it to 0.     </description>
              <bitRange>[24:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPADC</name>
      <description>GPADC</description>
      <groupName>generic</groupName>
      <baseAddress>0x2009000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>GP_CDATA</name>
          <description>GPADC Calibration Data Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>GP_CDATA</name>
              <description>GPADC Calibration Data   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CH0_CMP_DATA</name>
          <description>GPADC CH0 Compare Data Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xBFF0400</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>CH0_CMP_HIG_DATA</name>
              <description>Channel 0 Voltage High Value </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CH0_CMP_LOW_DATA</name>
              <description>Channel 0 Voltage Low Value   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CH0_DATA</name>
          <description>GPADC CH0 Data Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>GP_CH0_DATA</name>
              <description>Channel 0 Data   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CH1_CMP_DATA</name>
          <description>GPADC CH1 Compare Data Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0xBFF0400</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>CH1_CMP_HIG_DATA</name>
              <description>Channel 1 Voltage High Value </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CH1_CMP_LOW_DATA</name>
              <description>Channel 1 Voltage Low Value   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CH1_DATA</name>
          <description>GPADC CH1 Data Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>GP_CH1_DATA</name>
              <description>Channel 1 Data     </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CS_EN</name>
          <description>GPADC Compare and Select Enable Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>ADC_CH1_CMP_EN</name>
              <description>Channel 1 Compare Enable   
0: Disable   
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CH0_CMP_EN</name>
              <description>Channel 0 Compare Enable   
0: Disable   
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CH1_SELECT</name>
              <description>Analog Input Channel 1 Select   
0: Disable   
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CH0_SELECT</name>
              <description>Analog Input Channel 0 Select   
0: Disable     
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_CTRL</name>
          <description>GPADC Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x800000</resetValue>
          <resetMask>0xBF0000</resetMask>
          <fields>
            <field>
              <name>ADC_AUTOCALI_EN</name>
              <description>ADC Auto Calibration </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC_OP_BIAS</name>
              <description>ADC OP Bias  Adjust the bandwidth of the ADC amplifier </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GPADC</name>
              <description>Work Mode 
00: Single conversion mode 
01: Reserved 
10: Continuous conversion mode 
11: Burst conversion mode </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single conversion mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous conversion mode</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Burst</name>
                  <description>Burst conversion mode</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CALI_EN</name>
              <description>ADC Calibration   
1: Start Calibration, it is cleared to 0 after calibration </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start Calibration, it is cleared to 0 after calibration</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_EN</name>
              <description>ADC Function Enable  Before the bit is enabled, configure ADC parameters including the  work mode and channel number, etc. 
0: Disable     
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATAH_INTC</name>
          <description>GPADC Data High Interrupt Configure Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_HIG_IRQ_EN</name>
              <description>Channel 1 Voltage High Available Interrupt Enable 
0: Disable     
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_HIG_IRQ_EN</name>
              <description>Channel 0 Voltage High Available Interrupt Enable 
0: Disable     
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATAH_INTS</name>
          <description>GPADC Data High Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_HIG_PENGDING</name>
              <description>0: No Pending IRQ 
1: Channel 1 Voltage High Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 1 Voltage High Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_HIG_PENGDING</name>
              <description>0: No Pending IRQ 
1: Channel 0 Voltage High Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 0 Voltage High Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATAL_INTC</name>
          <description>GPADC Data Low Interrupt Configure Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_LOW_IRQ_EN</name>
              <description>Channel 1 Voltage Low Available Interrupt Enable 
0: Disable     
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_LOW_IRQ_EN</name>
              <description>Channel 0 Voltage Low Available Interrupt Enable 
0: Disable     
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATAL_INTS</name>
          <description>GPADC Data Low Interrupt Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_LOW_PENGDING</name>
              <description>Channel 1 Voltage Low Available Interrupt Status 
0: NO Pending IRQ 
1: Channel 1 Voltage Low Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_Pending</name>
                  <description>NO Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 1 Voltage Low Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_LOW_PENGDING</name>
              <description>Channel 0 Voltage Low Available Interrupt Status 
0: NO Pending IRQ 
1: Channel 0 Voltage Low Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_Pending</name>
                  <description>NO Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 0 Voltage Low Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATA_INTC</name>
          <description>GPADC Data Interrupt Configure Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_DATA_IRQ_EN</name>
              <description>0: Disable     
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_DATA_IRQ_EN</name>
              <description>0: Disable     
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_DATA_INTS</name>
          <description>GPADC Data Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CH1_DATA_PENGDING</name>
              <description>Channel 1 Data Available Interrupt Status 
0: No Pending IRQ 
1: Channel 1 Data Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 1 Data Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_DATA_PENGDING</name>
              <description>Channel 0 Data Available Interrupt Status 
0: No Pending IRQ 
1: Channel 0 Data Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel</name>
                  <description>Channel 0 Data Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_FIFO_DATA</name>
          <description>GPADC FIFO Data Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>GP_FIFO_DATA</name>
              <description>GPADC Data in FIFO     </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_FIFO_INTC</name>
          <description>GPADC FIFO Interrupt Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x1F00</resetValue>
          <resetMask>0x73F10</resetMask>
          <fields>
            <field>
              <name>FIFO_DATA_DRQ_EN</name>
              <description>ADC FIFO Date DRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_OVERRUN_IRQ_EN</name>
              <description>ADC FIFO Overrun IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_DATA_IRQ_EN</name>
              <description>ADC FIFO Data Available IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_TRIG_LEVEL</name>
              <description>Interrupt trigger level for ADC    Trigger Level = TXTL + 1   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO_FLUSH</name>
              <description>ADC FIFO Flush  Write &#8216;1&#8217; to flush TX FIFO, clear automatically to &#8216;0&#8217;. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_FIFO_INTS</name>
          <description>GPADC FIFO Interrupt Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x33F00</resetMask>
          <fields>
            <field>
              <name>FIFO_OVERRUN_PENDING</name>
              <description>ADC FIFO Overrun IRQ Pending 
0: No Pending IRQ 
1: FIFO Overrun Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Overrun Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_DATA_PENDING</name>
              <description>ADC FIFO Data Available Pending Bit 
0: NO Pending IRQ 
1: FIFO Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_Pending</name>
                  <description>NO Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXA_CNT</name>
              <description>ADC FIFO available sample word counter </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GP_SR_CON</name>
          <description>GPADC Sample Rate Configure Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x1DF002F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FS_DIV</name>
              <description>ADC sample frequency divider    CLK_IN/(n+1)  Default value: 50K </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TACQ</name>
              <description>ADC acquire time  (n+1)/CLK_IN    Default value: 2 us     </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>HSTimer</name>
      <description>HSTimer</description>
      <groupName>generic</groupName>
      <baseAddress>0x3008000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>HS_TMR0_CTRL_REG</name>
          <description>HS Timer0 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800000F3</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_TEST</name>
              <description>Select the operating mode for HSTimer0 
0: Normal mode 
1: Test mode  In the test mode, the   must be set to 0x1,  and   acts as the initial value for HSTimer0. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Test_mode</name>
                  <description>Test mode  In the test mode, the   must be set to 0x1,  and   acts as the initial value for HSTimer0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_MODE</name>
              <description>Select the timing mode for HSTimer0 
0: Periodic mode. When the count value is decreased to 0, the timer  will restart another round of counting automatically. 
1: One-shot mode. When the count value is decreased to 0, the timer  will stop counting. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Periodic</name>
                  <description>Periodic mode. When the count value is decreased to 0, the timer  will restart another round of counting automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one_shot</name>
                  <description>One-shot mode. When the count value is decreased to 0, the timer  will stop counting.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_CLK</name>
              <description>Select the pre-scale for the HSTimer0 clock sources 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: / 
110: / 
111: / </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_RELOAD</name>
              <description>HSTimer0 Reload 
0: No effect 
1: Reload the interval value of the HSTimer0 </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload the interval value of the HSTimer0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_EN</name>
              <description>HSTimer0 Enable 
0: Stop/Pause   
1: Start  By setting the bit to 1, the timer will be started. It reloads the interval  value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state. To  start  from  the  updated  interval  value,  set  both  the  reload  bit  and  enable bit to 1.  Additionally, in the one-shot mode, after the count value reaches 0,  the system will automatically change the bit to 0 to stop the timer.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  By setting the bit to 1, the timer will be started. It reloads the interval  value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state. To  start  from  the  updated  interval  value,  set  both  the  reload  bit  and  enable bit to 1.  Additionally, in the one-shot mode, after the count value reaches 0,  the system will automatically change the bit to 0 to stop the timer.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_CURNT_HI_REG</name>
          <description>HS Timer0 Current Value High Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_CUR_VALUE_HI</name>
              <description>Bit[55:32] of the HSTimer0 current value.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_CURNT_LO_REG</name>
          <description>HS Timer0 Current Value Low Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_CUR_VALUE_LO</name>
              <description>Bit[31:0] of the HSTimer0 current value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_INTV_HI_REG</name>
          <description>HS Timer0 Interval Value High Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_INTV_VALUE_HI</name>
              <description>Bit[55:32] of the HSTimer0 interval value.   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_INTV_LO_REG</name>
          <description>HS Timer0 Interval Value Low Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_INTV_VALUE_LO</name>
              <description>Bit[31:0] of the HSTimer0 interval value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CTRL_REG</name>
          <description>HS Timer1 Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800000F3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_TEST</name>
              <description>Select the operating mode for HSTimer1. 
0: Normal mode 
1: Test mode  In the test mode, the  must be set to 0x1,  and    acts  as  the  interval  value  for  HSTimer1. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Test_mode</name>
                  <description>Test mode  In the test mode, the  must be set to 0x1,  and    acts  as  the  interval  value  for  HSTimer1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_MODE</name>
              <description>Select the timing mode for HSTimer1. 
0: Periodic mode. When the count value is decreased to 0, the timer  will restart another round of counting automatically. 
1:  One-shot  mode.  When  the  count  value  is  decreased  to  0,  the  timer will stop counting. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Periodic</name>
                  <description>Periodic mode. When the count value is decreased to 0, the timer  will restart another round of counting automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one_shot</name>
                  <description>One-shot  mode.  When  the  count  value  is  decreased  to  0,  the  timer will stop counting.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_CLK</name>
              <description>Select the pre-scale of the HSTimer1 clock sources. 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: / 
110: / 
111: / </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_RELOAD</name>
              <description>HSTimer1 Reload 
0: No effect 
1: Reload the HSTimer1 interval value. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload the HSTimer1 interval value.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_EN</name>
              <description>HSTimer1 Enable 
0: Stop/Pause   
1: Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start from the updated interval value, set both the reload bit and  enable bit to 1.  Additionally, in the one-shot mode, after the count value reaches 0,  the system will automatically change the bit to 0 to stop the timer.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  By  setting  the  bit  to  1,  the  timer  will  be  started.  It  reloads  the  interval value register and then counts from the interval value to 0.  By setting the bit to 0 before the timer counts to 0, the timer will be  paused. The bit will be locked to 0 for at least 2 cycles. Within the 2  cycles, you cannot set the bit to 1 to restart the timer.  The timer supports updating the interval value in the pause state.  To start from the updated interval value, set both the reload bit and  enable bit to 1.  Additionally, in the one-shot mode, after the count value reaches 0,  the system will automatically change the bit to 0 to stop the timer.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CURNT_HI_REG</name>
          <description>HS Timer1 Current Value High Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_CUR_VALUE_HI</name>
              <description>Bit[55:32] of the HSTimer1 current value   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CURNT_LO_REG</name>
          <description>HS Timer1 Current Value Low Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_CUR_VALUE_LO</name>
              <description>Bit[31:0] of the HSTimer1 current value   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_INTV_HI_REG</name>
          <description>HS Timer1 Interval Value High Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INTV_VALUE_HI</name>
              <description>Bit[55:32] of the HSTimer1 interval value   </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_INTV_LO_REG</name>
          <description>HS Timer1 Interval Value Low Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INTV_VALUE_LO</name>
              <description>Bit[31:0] of the HSTimer1 interval value   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR_IRQ_EN_REG</name>
          <description>HS Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INT_EN</name>
              <description>HSTimer1 Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_INT_EN</name>
              <description>HSTimer0 Interrupt Enable 
0: Disabled   
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR_IRQ_STAS_REG</name>
          <description>HS Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_IRQ_PEND</name>
              <description>HSTimer1 IRQ Pending  The IRQ pending bit for HSTimer1. Write 1 to clear the pending  status. 
0: No effect 
1:  Pending,  indicates  that  the  initial  value  of  the  HSTimer  is  reached. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending,  indicates  that  the  initial  value  of  the  HSTimer  is  reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_IRQ_PEND</name>
              <description>HSTimer0 IRQ Pending  The IRQ pending bit for HSTimer0. Write 1 to clear the pending  status. 
0: No effect 
1:  Pending,  indicates  that  the  initial  value  of  the  HSTimer  is  reached.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending,  indicates  that  the  initial  value  of  the  HSTimer  is  reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IOMMU</name>
      <description>IOMMU</description>
      <groupName>generic</groupName>
      <baseAddress>0x2010000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
          <description>IOMMU 4KB Boundary Protect Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>M6_4KB_BDY_PRT_CTRL</name>
              <description>Master6 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect  Note: This bit is not used.  </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect  Note: This bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_4KB_BDY_PRT_CTRL</name>
              <description>Master4 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_4KB_BDY_PRT_CTRL</name>
              <description>Master4 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_4KB_BDY_PRT_CTRL</name>
              <description>Master3 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_4KB_BDY_PRT_CTRL</name>
              <description>Master2 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_4KB_BDY_PRT_CTRL</name>
              <description>Master1 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_4KB_BDY_PRT_CTRL</name>
              <description>Master0 4 KB boundary protect control bit 
0: Disable 4 KB boundary protect 
1: Enable 4 KB boundary protect </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4 KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4 KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_AUTO_GATING_REG</name>
          <description>IOMMU Auto Gating Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>IOMMU_AUTO_GATING</name>
              <description>IOMMU circuit auto gating control    The purpose is to decrease power consumption of the module. 
0: Disable auto gating function 
1: Enable auto gating function   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable auto gating function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable auto gating function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_BYPASS_REG</name>
          <description>IOMMU Bypass Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>M6_BP</name>
              <description>Master6 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master6  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function  Note: The bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_BP</name>
              <description>Master5 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master5  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_BP</name>
              <description>Master4 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master4  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_BP</name>
              <description>Master3 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master3  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_BP</name>
              <description>Master2 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master2  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_BP</name>
              <description>Master1 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master1  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_BP</name>
              <description>Master0 bypass switch  After  bypass  function  is  opened,  IOMMU  can  not  map  the  address  of  Master0  sending,  and  directly  output  the  virtual  address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function  Operating  the  register  belongs  to  non-accurate  timing  sequence  control  function.  That  is,  before  the  function is valid, master operation will complete address mapping function, and any subsequent operation  will not perform address mapping.    It is suggested that master is in reset state or in no any bus operation before operating the register.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function  Operating  the  register  belongs  to  non-accurate  timing  sequence  control  function.  That  is,  before  the  function is valid, master operation will complete address mapping function, and any subsequent operation  will not perform address mapping.    It is suggested that master is in reset state or in no any bus operation before operating the register.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL0_REG</name>
          <description>IOMMU Domain Authority Control 0 Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM1_M6_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used. </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M6_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M5_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M5_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M4_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M4_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M3_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M3_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M2_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M2_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M1_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M1_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M0_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M0_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M6_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M6_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M5_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M5_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M4_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M4_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M3_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M3_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M2_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M2_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M1_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M1_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M0_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M0_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL1_REG</name>
          <description>IOMMU Domain Authority Control 1 Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM3_M6_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used. </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M6_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M5_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M5_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M4_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M4_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M3_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M3_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M2_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M2_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M1_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M1_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M0_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M0_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M6_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M6_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M5_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M5_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M4_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M4_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M3_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M3_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M2_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M2_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M1_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M1_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M0_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M0_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL2_REG</name>
          <description>IOMMU Domain Authority Control 2 Register</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM5_M6_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M6_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M5_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M5_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M4_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M4_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master4
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M3_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M3_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M2_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M2_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M1_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M1_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M0_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M0_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M6_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M6_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M5_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M5_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M4_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M4_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M3_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M3_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M2_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M2_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M1_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M1_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M0_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M0_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL3_REG</name>
          <description>IOMMU Domain Authority Control 3 Register</description>
          <addressOffset>0xBC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM7_M6_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M6_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M5_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M5_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M4_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M4_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M3_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M3_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M2_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M2_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M1_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M1_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M0_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M0_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M6_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M6_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M5_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M5_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M4_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M4_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M3_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M3_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M2_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M2_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M1_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M1_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M0_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M0_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL4_REG</name>
          <description>IOMMU Domain Authority Control 4 Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM9_M6_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M6_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M5_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M5_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M4_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M4_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M3_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M3_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M2_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M2_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M1_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M1_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M0_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M0_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M6_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M6_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M5_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M5_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M4_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M4_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M3_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M3_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M2_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M2_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M1_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M1_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M0_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M0_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL5_REG</name>
          <description>IOMMU Domain Authority Control 5 Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM11_M6_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M6_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M5_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M5_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M4_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M4_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M3_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M3_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M2_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M2_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M1_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M1_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M0_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M0_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M6_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M6_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M5_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M5_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M4_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M4_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M3_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M3_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M2_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M2_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M1_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M1_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M0_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M0_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL6_REG</name>
          <description>IOMMU Domain Authority Control 6 Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM13_M6_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M6_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M5_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M5_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M4_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M4_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M3_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M3_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M2_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M2_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M1_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M1_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M0_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M0_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M6_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M6_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M5_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M5_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M4_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M4_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M3_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M3_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M2_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M2_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M1_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M1_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M0_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M0_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL7_REG</name>
          <description>IOMMU Domain Authority Control 7 Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM15_M6_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M6_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M5_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M5_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M4_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M4_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M3_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M3_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M2_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M2_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M1_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M1_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M0_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M0_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M6_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M6_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M5_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M5_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M4_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M4_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M3_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M3_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M2_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M2_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M1_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M1_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M0_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M0_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_OVWT_REG</name>
          <description>IOMMU Domain Authority Overwrite Register</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80003FFF</resetMask>
          <fields>
            <field>
              <name>DM_AUT_OVWT_ENABLE</name>
              <description>Domain write/read permission overwrite enable 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M6_WT_AUT_OVWT_CTRL</name>
              <description>Master6 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M6_RD_AUT_OVWT_CTRL</name>
              <description>Master6 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited  Note: The bit is not used.  </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_WT_AUT_OVWT_CTRL</name>
              <description>Master5 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_RD_AUT_OVWT_CTRL</name>
              <description>Master5 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_WT_AUT_OVWT_CTRL</name>
              <description>Master5 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_RD_AUT_OVWT_CTRL</name>
              <description>Master5 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_WT_AUT_OVWT_CTRL</name>
              <description>Master3 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_RD_AUT_OVWT_CTRL</name>
              <description>Master3 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_WT_AUT_OVWT_CTRL</name>
              <description>Master2 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_RD_AUT_OVWT_CTRL</name>
              <description>Master2 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_WT_AUT_OVWT_CTRL</name>
              <description>Master1 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_RD_AUT_OVWT_CTRL</name>
              <description>Master1 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_WT_AUT_OVWT_CTRL</name>
              <description>Master0 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_RD_AUT_OVWT_CTRL</name>
              <description>Master0 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_ENABLE_REG</name>
          <description>IOMMU Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>IOMMU module enable switch 
0: Disable IOMMU 
1: Enable IOMMU  Before IOMMU address mapping function opens, configure the  Translation  Table  Base  register;  or  ensure  all  masters  are  in  bypass status or no the status of sending bus demand(such as  reset)   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable IOMMU</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable IOMMU  Before IOMMU address mapping function opens, configure the  Translation  Table  Base  register;  or  ensure  all  masters  are  in  bypass status or no the status of sending bus demand(such as  reset)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_CLR_REG</name>
          <description>IOMMU Interrupt Clear Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>L2_PAGE_TABLE_INVALID_CLR</name>
              <description>Level2 page table invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[17:17]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_CLR</name>
              <description>Level1 page table invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_CLR</name>
              <description>Micro TLB6 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt  Note: The bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_CLR</name>
              <description>Micro TLB5 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[5:5]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_CLR</name>
              <description>Micro TLB4 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_CLR</name>
              <description>Micro TLB3 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_CLR</name>
              <description>Micro TLB2 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_CLR</name>
              <description>Micro TLB1 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_CLR</name>
              <description>Micro TLB0 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ENABLE_REG</name>
          <description>IOMMU Interrupt Enable Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F007F</resetMask>
          <fields>
            <field>
              <name>DBG_PF_L2_IV_PT_EN</name>
              <description>Debug or Prefetch Invalid Page Table Enable   
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBG_PF_PC_IV_L1_PT_EN</name>
              <description>Debug or Prefetch PTW Cache Invalid Level1 Page Table Enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBG_PF_DRAM_IV_L1_PT_EN</name>
              <description>Debug or Prefetch DRAM Invalid Level1 Page Table Enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L2_PAGE_TABLE_INVALID_EN</name>
              <description>Level2 page table invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_EN</name>
              <description>Level1 page table invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_EN</name>
              <description>Micro TLB6 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_EN</name>
              <description>Micro TLB5 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_EN</name>
              <description>Micro TLB4 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_EN</name>
              <description>Micro TLB3 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_EN</name>
              <description>Micro TLB2 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_EN</name>
              <description>Micro TLB1 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_EN</name>
              <description>Micro TLB0 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR0_REG</name>
          <description>IOMMU Interrupt Error Address 0 Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR0</name>
              <description>Virtual address that caused Micro TLB0 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR1_REG</name>
          <description>IOMMU Interrupt Error Address 1 Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR1</name>
              <description>Virtual address that caused Micro TLB1 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR2_REG</name>
          <description>IOMMU Interrupt Error Address 2 Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR2</name>
              <description>Virtual address that caused Micro TLB2 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR3_REG</name>
          <description>IOMMU Interrupt Error Address 3 Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR3</name>
              <description>Virtual address that caused Micro TLB3 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR4_REG</name>
          <description>IOMMU Interrupt Error Address 4 Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR4</name>
              <description>Virtual address that caused Micro TLB4 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR5_REG</name>
          <description>IOMMU Interrupt Error Address 5 Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR5</name>
              <description>Virtual address that caused Micro TLB5 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR6_REG</name>
          <description>IOMMU Interrupt Error Address 6 Register</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR6</name>
              <description>Virtual address that caused Micro TLB6 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR7_REG</name>
          <description>IOMMU Interrupt Error Address 7 Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR7</name>
              <description>Virtual address that caused L1 page table to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR8_REG</name>
          <description>IOMMU Interrupt Error Address 8 Register</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR8</name>
              <description>Virtual address that caused L2 page table to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA0_REG</name>
          <description>IOMMU Interrupt Error Data 0 Register</description>
          <addressOffset>0x150</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA0</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB0 to interrupt   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA1_REG</name>
          <description>IOMMU Interrupt Error Data 1 Register</description>
          <addressOffset>0x154</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA1</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB1 to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA2_REG</name>
          <description>IOMMU Interrupt Error Data 2 Register</description>
          <addressOffset>0x158</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA2</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB2 to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA3_REG</name>
          <description>IOMMU Interrupt Error Data 3 Register</description>
          <addressOffset>0x15C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA3</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB3 to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA4_REG</name>
          <description>IOMMU Interrupt Error Data 4 Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA4</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB4 to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA5_REG</name>
          <description>IOMMU Interrupt Error Data 5 Register</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA5</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB5 to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA6_REG</name>
          <description>IOMMU Interrupt Error Data 6 Register</description>
          <addressOffset>0x168</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA6</name>
              <description>Corresponding page table of virtual address that caused Micro  TLB6 to interrupt  Note: This field is not used. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA7_REG</name>
          <description>IOMMU Interrupt Error Data 7 Register</description>
          <addressOffset>0x170</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA7</name>
              <description>Corresponding page table of virtual address that caused L1 page  table to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA8_REG</name>
          <description>IOMMU Interrupt Error Data 8 Register</description>
          <addressOffset>0x174</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA8</name>
              <description>Corresponding page table of virtual address that caused L2 page  table to interrupt </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_STA_REG</name>
          <description>IOMMU Interrupt Status Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>L2_PAGE_TABLE_INVALID_STA</name>
              <description>Level2 page table invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_STA</name>
              <description>Level1 page table invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_STA</name>
              <description>Micro TLB6 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens  Note: The bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens  Note: The bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_STA</name>
              <description>Micro TLB5 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_STA</name>
              <description>Micro TLB4 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_STA</name>
              <description>Micro TLB3 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_STA</name>
              <description>Micro TLB2 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_STA</name>
              <description>Micro TLB1 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_STA</name>
              <description>Micro TLB0 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_L1PG_INT_REG</name>
          <description>IOMMU L1 Page Table Interrupt Register</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>DBG_MODE_L1PG_INT</name>
              <description>Debug  mode  address  switch  causes  L1  page  table  to  occur  interrupt. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER6_L1PG_INT</name>
              <description>Master6 address switch causes L1 page table to occur interrupt.  Note: The bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER5_L1PG_INT</name>
              <description>Master5 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER4_L1PG_INT</name>
              <description>Master4 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER3_L1PG_INT</name>
              <description>Master3 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER2_L1PG_INT</name>
              <description>Master2 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER1_L1PG_INT</name>
              <description>Master1 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER0_L1PG_INT</name>
              <description>Master0 address switch causes L1 page table to occur interrupt. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_L2PG_INT_REG</name>
          <description>IOMMU L2 Page Table Interrupt Register</description>
          <addressOffset>0x184</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>DBG_MODE_L2PG_INT</name>
              <description>Debug  mode  address  switch  causes  L2  page  table  to  occur  interrupt. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER6_L2PG_INT</name>
              <description>Master6 address switch causes L2 page table to occur interrupt.  Note: The bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER5_L2PG_INT</name>
              <description>Master5 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER4_L2PG_INT</name>
              <description>Master4 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER3_L2PG_INT</name>
              <description>Master3 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER2_L2PG_INT</name>
              <description>Master2 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER1_L2PG_INT</name>
              <description>Master1 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER0_L2PG_INT</name>
              <description>Master0 address switch causes L2 page table to occur interrupt. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_OOO_CTRL_REG</name>
          <description>IOMMU Out of Order Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>M6_OOO_CTRL</name>
              <description>Master6 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order  Note: This bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order  Note: This bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_OOO_CTRL</name>
              <description>Master5 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_OOO_CTRL</name>
              <description>Master4 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_OOO_CTRL</name>
              <description>Master3 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_OOO_CTRL</name>
              <description>Master2 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_OOO_CTRL</name>
              <description>Master1 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_OOO_CTRL</name>
              <description>Master0 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ADDR_REG</name>
          <description>IOMMU PC Invalidation Address Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF00000</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_ADDR</name>
              <description>PTW Cache invalid address, 1 MB aligned. </description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ENABLE_REG</name>
          <description>IOMMU PC Invalidation Enable Register</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_ENABLE</name>
              <description>Enable PTW Cache invalidation operation 
0: No operation or operation is completed 
1: Enable invalidation operation  After  invalidation  operation  is  completed,  the  bit  can  clear    automatically.  After or before invalidation operation starts, there is no absolute  relationship  between  the  same  address  switch  operation  and  invalidation operation.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_operation</name>
                  <description>No operation or operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable invalidation operation  After  invalidation  operation  is  completed,  the  bit  can  clear    automatically.  After or before invalidation operation starts, there is no absolute  relationship  between  the  same  address  switch  operation  and  invalidation operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_END_ADDR_REG</name>
          <description>IOMMU PC Invalidation End Address Register</description>
          <addressOffset>0xAC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF00000</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_EA</name>
              <description>PTW Cache invalid end address, 1 MB aligned. </description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_MODE_SEL_REG</name>
          <description>IOMMU PC Invalidation Mode Select Register</description>
          <addressOffset>0x9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_MODE_SEL</name>
              <description>PTW Cache Invalid Mode Select 
0: Invalidate PTW by using the Mask mode 
1: Invalidate PTW by using the Start and End mode   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalidate_PTW_by_using_the_Mask</name>
                  <description>Invalidate PTW by using the Mask mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invalidate_PTW_by_using_the_Start</name>
                  <description>Invalidate PTW by using the Start and End mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_STA_ADDR_REG</name>
          <description>IOMMU PC Invalidation Start Address Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF00000</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_SA</name>
              <description>PTW Cache invalid start address, 1 MB aligned. </description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH0_REG</name>
          <description>IOMMU PMU Access High 0 Register</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH0</name>
              <description>Record total number of Micro TLB0 access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH1_REG</name>
          <description>IOMMU PMU Access High 1 Register</description>
          <addressOffset>0x244</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH1</name>
              <description>Record total number of Micro TLB1 access, higher 11-bit register   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH2_REG</name>
          <description>IOMMU PMU Access High 2 Register</description>
          <addressOffset>0x254</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH2</name>
              <description>Record total number of Micro TLB2 access, higher 11-bit register   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH3_REG</name>
          <description>IOMMU PMU Access High 3 Register</description>
          <addressOffset>0x264</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH3</name>
              <description>Record total number of Micro TLB3 access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH4_REG</name>
          <description>IOMMU PMU Access High 4 Register</description>
          <addressOffset>0x274</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH4</name>
              <description>Record total number of Micro TLB4 access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH5_REG</name>
          <description>IOMMU PMU Access High 5 Register</description>
          <addressOffset>0x284</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH5</name>
              <description>Record total number of Micro TLB5 access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH6_REG</name>
          <description>IOMMU PMU Access High 6 Register</description>
          <addressOffset>0x294</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH6</name>
              <description>Record total number of Micro TLB6 access, higher 11-bit register  Note: The field is not used.    </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH7_REG</name>
          <description>IOMMU PMU Access High 7 Register</description>
          <addressOffset>0x2D4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH7</name>
              <description>Record total number of Micro TLB7 access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH8_REG</name>
          <description>IOMMU PMU Access High 8 Register</description>
          <addressOffset>0x2E4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH8</name>
              <description>Record total number of PTW Cache access, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW0_REG</name>
          <description>IOMMU PMU Access Low 0 Register</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW0</name>
              <description>Record total number of Micro TLB0 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW1_REG</name>
          <description>IOMMU PMU Access Low 1 Register</description>
          <addressOffset>0x240</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW1</name>
              <description>Record total number of Micro TLB1 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW2_REG</name>
          <description>IOMMU PMU Access Low 2 Register</description>
          <addressOffset>0x250</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW2</name>
              <description>Record total number of Micro TLB2 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW3_REG</name>
          <description>IOMMU PMU Access Low 3 Register</description>
          <addressOffset>0x260</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW3</name>
              <description>Record total number of Micro TLB3 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW4_REG</name>
          <description>IOMMU PMU Access Low 4 Register</description>
          <addressOffset>0x270</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW4</name>
              <description>Record total number of Micro TLB4 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW5_REG</name>
          <description>IOMMU PMU Access Low 5 Register</description>
          <addressOffset>0x280</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW5</name>
              <description>Record total number of Micro TLB5 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW6_REG</name>
          <description>IOMMU PMU Access Low 6 Register</description>
          <addressOffset>0x290</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW6</name>
              <description>Record total number of Micro TLB6 access, lower 32-bit register  Note: The field is not used.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW7_REG</name>
          <description>IOMMU PMU Access Low 7 Register</description>
          <addressOffset>0x2D0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW7</name>
              <description>Record total number of Micro TLB7 access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW8_REG</name>
          <description>IOMMU PMU Access Low 8 Register</description>
          <addressOffset>0x2E0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW8</name>
              <description>Record total number of PTW Cache access, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_CLR__REG</name>
          <description>IOMMU_PMU_CLR__REG</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PMU_CLR</name>
              <description>0: No clear operation or clear operation is completed 
1: Clear counter data  After the operation is completed, the bit can clear automatically. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear counter data  After the operation is completed, the bit can clear automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ENABLE__REG</name>
          <description>IOMMU_PMU_ENABLE__REG</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PMU_ENABLE</name>
              <description>0: Disable statistical function 
1: Enable statistical function </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable statistical function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable statistical function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH0_REG</name>
          <description>IOMMU PMU Hit High 0 Register</description>
          <addressOffset>0x23C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH0</name>
              <description>Record total number of Micro TLB0 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH1_REG</name>
          <description>IOMMU PMU Hit High 1 Register</description>
          <addressOffset>0x24C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH1</name>
              <description>Record total number of Micro TLB1 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH2_REG</name>
          <description>IOMMU PMU Hit High 2 Register</description>
          <addressOffset>0x25C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH2</name>
              <description>Record total number of Micro TLB2 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH3_REG</name>
          <description>IOMMU PMU Hit High 3 Register</description>
          <addressOffset>0x26C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH3</name>
              <description>Record total number of Micro TLB3 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH4_REG</name>
          <description>IOMMU PMU Hit High 4 Register</description>
          <addressOffset>0x27C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH4</name>
              <description>Record total number of Micro TLB4 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH5_REG</name>
          <description>IOMMU PMU Hit High 5 Register</description>
          <addressOffset>0x28C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH5</name>
              <description>Record total number of Micro TLB5 hit, higher 11-bit register   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH6_REG</name>
          <description>IOMMU PMU Hit High 6 Register</description>
          <addressOffset>0x29C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH6</name>
              <description>Record total number of Micro TLB6 hit, higher 11-bit register  Note: The field is not used.    </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH7_REG</name>
          <description>IOMMU PMU Hit High 7 Register</description>
          <addressOffset>0x2DC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH7</name>
              <description>Record total number of Micro TLB7 hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH8_REG</name>
          <description>IOMMU PMU Hit High 8 Register</description>
          <addressOffset>0x2EC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH8</name>
              <description>Record total number of PTW Cache hit, higher 11-bit register </description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW0_REG</name>
          <description>IOMMU PMU Hit Low 0 Register</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW0</name>
              <description>Record total number of Micro TLB0 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW1_REG</name>
          <description>IOMMU PMU Hit Low 1 Register</description>
          <addressOffset>0x248</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW1</name>
              <description>Record total number of Micro TLB1 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW2_REG</name>
          <description>IOMMU PMU Hit Low 2 Register</description>
          <addressOffset>0x258</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW2</name>
              <description>Record total number of Micro TLB2 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW3_REG</name>
          <description>IOMMU PMU Hit Low 3 Register</description>
          <addressOffset>0x268</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW3</name>
              <description>Record total number of Micro TLB3 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW4_REG</name>
          <description>IOMMU PMU Hit Low 4 Register</description>
          <addressOffset>0x278</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW4</name>
              <description>Record total number of Micro TLB4 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW5_REG</name>
          <description>IOMMU PMU Hit Low 5 Register</description>
          <addressOffset>0x288</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW5</name>
              <description>Record total number of Micro TLB5 hit, lower 32-bit register   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW6_REG</name>
          <description>IOMMU PMU Hit Low 6 Register</description>
          <addressOffset>0x298</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW6</name>
              <description>Record total number of Micro TLB6 hit, lower 32-bit register  Note: The field is not used.    </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW7_REG</name>
          <description>IOMMU PMU Hit Low 7 Register</description>
          <addressOffset>0x2D8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW7</name>
              <description>Record total number of Micro TLB7 hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW8_REG</name>
          <description>IOMMU PMU Hit Low 8 Register</description>
          <addressOffset>0x2E8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW8</name>
              <description>Record total number of PTW Cache hit, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML0_REG</name>
          <description>IOMMU Max Latency 0 Register</description>
          <addressOffset>0x308</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML0</name>
              <description>Record the max latency of Master0. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML1_REG</name>
          <description>IOMMU Max Latency 1 Register</description>
          <addressOffset>0x318</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML1</name>
              <description>Record the max latency of Master1. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML2_REG</name>
          <description>IOMMU Max Latency 2 Register</description>
          <addressOffset>0x328</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML2</name>
              <description>Record the max latency of Master2. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML3_REG</name>
          <description>IOMMU Max Latency 3 Register</description>
          <addressOffset>0x338</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML3</name>
              <description>Record the max latency of Master3. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML4_REG</name>
          <description>IOMMU Max Latency 4 Register</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML4</name>
              <description>Record the max latency of Master4. </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML5_REG</name>
          <description>IOMMU Max Latency 5 Register</description>
          <addressOffset>0x358</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML5</name>
              <description>Record the max latency of Master5.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML6_REG</name>
          <description>IOMMU Max Latency 6 Register</description>
          <addressOffset>0x368</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML6</name>
              <description>Record the max latency of Master6.  Note: The field is not used.    </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH0_REG</name>
          <description>IOMMU Total Latency High 0 Register</description>
          <addressOffset>0x304</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH0</name>
              <description>Record total latency of Master0, higher 18-bit register </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH1_REG</name>
          <description>IOMMU Total Latency High 1 Register</description>
          <addressOffset>0x314</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH1</name>
              <description>Record total latency of Master1, higher 18-bit register </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH2_REG</name>
          <description>IOMMU Total Latency High 2 Register</description>
          <addressOffset>0x324</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH2</name>
              <description>Record total latency of Master2, higher 18-bit register </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH3_REG</name>
          <description>IOMMU Total Latency High 3 Register</description>
          <addressOffset>0x334</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH3</name>
              <description>Record total latency of Master3, higher 18-bit register </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH4_REG</name>
          <description>IOMMU Total Latency High 4 Register</description>
          <addressOffset>0x344</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH4</name>
              <description>Record total latency of Master4, higher 18-bit register </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH5_REG</name>
          <description>IOMMU Total Latency High 5 Register</description>
          <addressOffset>0x354</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH5</name>
              <description>Record total latency of Master5, higher 18-bit register   </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH6_REG</name>
          <description>IOMMU Total Latency High 6 Register</description>
          <addressOffset>0x364</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH6</name>
              <description>Record total latency of Master6, higher 18-bit register  Note: The field is not used.    </description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW0_REG</name>
          <description>IOMMU Total Latency Low 0 Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW0</name>
              <description>Record total latency of Master0, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW1_REG</name>
          <description>IOMMU Total Latency Low 1 Register</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW1</name>
              <description>Record total latency of Master1, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW2_REG</name>
          <description>IOMMU Total Latency Low 2 Register</description>
          <addressOffset>0x320</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW2</name>
              <description>Record total latency of Master2, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW3_REG</name>
          <description>IOMMU Total Latency Low 3 Register</description>
          <addressOffset>0x330</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW3</name>
              <description>Record total latency of Master3, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW4_REG</name>
          <description>IOMMU Total Latency Low 4 Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW4</name>
              <description>Record total latency of Master4, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW5_REG</name>
          <description>IOMMU Total Latency Low 5 Register</description>
          <addressOffset>0x350</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW5</name>
              <description>Record total latency of Master5, lower 32-bit register </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW6_REG</name>
          <description>IOMMU Total Latency Low 6 Register</description>
          <addressOffset>0x360</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW6</name>
              <description>Record total latency of Master6, lower 32-bit register  Note: The field is not used.  </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_RESET__REG</name>
          <description>IOMMU_RESET__REG</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x8003007F</resetValue>
          <resetMask>0x8003007F</resetMask>
          <fields>
            <field>
              <name>IOMMU_RESET</name>
              <description>IOMMU Software Reset Switch 
0: Set reset signal 
1: Release reset signal  Before IOMMU software reset operation, ensure IOMMU never  be opened; or all bus operations are completed; or DRAM and  the  peripherals  have  opened  the  corresponding  switch,  for  shielding the effects of IOMMU reset. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  Before IOMMU software reset operation, ensure IOMMU never  be opened; or all bus operations are completed; or DRAM and  the  peripherals  have  opened  the  corresponding  switch,  for  shielding the effects of IOMMU reset.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC_RST</name>
              <description>PTW Cache Reset  PTW Cache address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When PTW Cache occurs abnormal, the bit is used to reset PTW  Cache individually. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When PTW Cache occurs abnormal, the bit is used to reset PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MTLB_RST</name>
              <description>Macrotlb Reset  Macro TLB address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When PTW Cache occurs abnormal, the bit is used to reset PTW  Cache individually. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When PTW Cache occurs abnormal, the bit is used to reset PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M6_RST</name>
              <description>Master6 Reset    Master6 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master6  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.  Note: This bit is not used. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master6  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.  Note: This bit is not used.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_RST</name>
              <description>Master5 Reset    Master5 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master5  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master5  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_RST</name>
              <description>Master4 Reset  Master4 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master4  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master4  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_RST</name>
              <description>Master3 Reset  Master3 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master3  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master3  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_RST</name>
              <description>Master2 Reset  Master2 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master2  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master2  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_RST</name>
              <description>Master1 Reset  Master1 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master1  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master1  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_RST</name>
              <description>Master0 Reset  Master0 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal  When  Master0  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal  When  Master0  occurs  abnormal,  the  bit  is  used  to  reset  PTW  Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_ENABLE_REG</name>
          <description>IOMMU TLB Enable Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x3007F</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>PTW_CACHE_ENABLE</name>
              <description>PTW Cache enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MACRO_TLB_ENABLE</name>
              <description>Macro TLB enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_ENABLE</name>
              <description>Micro TLB6 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_ENABLE</name>
              <description>Micro TLB5 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_ENABLE</name>
              <description>Micro TLB4 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_ENABLE</name>
              <description>Micro TLB3 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_ENABLE</name>
              <description>Micro TLB2 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_ENABLE</name>
              <description>Micro TLB1 enable bit 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_ENABLE</name>
              <description>Micro TLB0 enable bit 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
          <description>IOMMU TLB Flush Enable Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>PC_FS</name>
              <description>PTW Cache Flush  Clear PTW Cache 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear    automatically. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear    automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MA_TLB_FS</name>
              <description>Macro TLB Flush  Clear Macro TLB 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB6_FS</name>
              <description>Micro TLB6 Flush  Clear Micro TLB6 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB5_FS</name>
              <description>Micro TLB5 Flush  Clear Micro TLB5 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB4_FS</name>
              <description>Micro TLB4 Flush  Clear Micro TLB4 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB3_FS</name>
              <description>Micro TLB3 Flush  Clear Micro TLB3 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear    automatically. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear    automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB2_FS</name>
              <description>Micro TLB2 Flush  Clear Micro TLB2 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB1_FS</name>
              <description>Micro TLB1 Flush  Clear Micro TLB1 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB0_FS</name>
              <description>Micro TLB0 Flush  Clear Micro TLB0 
0: No clear operation or clear operation is completed 
1: Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable clear operation  After  the  Flush  operation  is  completed,  the  bit  can  clear  automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
          <description>IOMMU TLB Invalidation Address Mask Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ADDR_MASK</name>
              <description>TLB invalid address mask register, 4 KB aligned </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Address Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ADDR</name>
              <description>TLB invalid address, 4 KB aligned </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
          <description>IOMMU TLB Invalidation Enable Register</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ENABLE</name>
              <description>Enable TLB invalidation operation 
0: No operation or operation is completed 
1: Enable invalidation operation  After  invalidation  operation  is  completed,  the  bit  can  clear    automatically.  When  operating  invalidation  operation,  TLB/Cache  operation  has not affected.  After or before invalidation operation starts, there is no absolute  relationship  between  the  same  address  switch  operation  and  invalidation operation.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_operation</name>
                  <description>No operation or operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable invalidation operation  After  invalidation  operation  is  completed,  the  bit  can  clear    automatically.  When  operating  invalidation  operation,  TLB/Cache  operation  has not affected.  After or before invalidation operation starts, there is no absolute  relationship  between  the  same  address  switch  operation  and  invalidation operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
          <description>IOMMU TLB Invalidation End Address Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_END_ADDR</name>
              <description>TLB invalid end address, 4 KB aligned. </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
          <description>IOMMU TLB Invalidation Mode Select Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_MODE_SEL</name>
              <description>0: Invalidate TLB by using the Mask mode 
1: Invalidate TLB by using the Start and End mode </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalidate_TLB_by_using_the_Mask</name>
                  <description>Invalidate TLB by using the Mask mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invalidate_TLB_by_using_the_Start</name>
                  <description>Invalidate TLB by using the Start and End mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Start Address Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_STA_ADDR</name>
              <description>TLB invalid start address, 4 KB aligned. </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_PREFETCH_REG</name>
          <description>IOMMU TLB Prefetch Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>PF_VL_PT_TO_PC</name>
              <description>Prefetch Value Pagetable to PTW Cache   
0: Disable 
1: Enable  If the function is enabled, the prefetch function will not update  the invalid Level1 page table to PTW cache. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  If the function is enabled, the prefetch function will not update  the invalid Level1 page table to PTW cache.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF_VL_PT_TO_MT</name>
              <description>Prefetch Value Pagetable to Macro TLB   
0: Disable 
1: Enable  If the function is enabled, the prefetch function will not update  the invalid Level2 page table to Macro TLB. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  If the function is enabled, the prefetch function will not update  the invalid Level2 page table to Macro TLB.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB6_PF</name>
              <description>Micro TLB6 prefetch enable 
0: Disable   
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB5_PF</name>
              <description>Micro TLB5 prefetch enable 
0: Disable   
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB4_PF</name>
              <description>Micro TLB4 prefetch enable 
0: Disable   
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB3_PF</name>
              <description>Micro TLB3 prefetch enable 
0: Disable   
1: Enable  Note:  If  G2D  accesses  DDR,  it  is  suggested  that  disable  the  prefetch function. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Note:  If  G2D  accesses  DDR,  it  is  suggested  that  disable  the  prefetch function.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB2_PF</name>
              <description>Micro TLB2 prefetch enable 
0: Disable   
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB1_PF</name>
              <description>Micro TLB1 prefetch enable 
0: Disable   
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MI_TLB0_PF</name>
              <description>Micro TLB0 prefetch enable 
0: Disable   
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TTB_REG</name>
          <description>IOMMU Translation Table Base Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFC000</resetMask>
          <fields>
            <field>
              <name>TTB</name>
              <description>Translation Table Base  Level1 page table starting address, aligned to 16 KB.  When operating the register, IOMMU address mapping function  must  be  closed,  namely  IOMMU_ENABLE_REG  is  0;  Or  Bypass  function  of  all  main  equipment  is  set  to  1,  or  no  the  state  of  transfer bus commands (such as setting). </description>
              <bitRange>[31:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA_CONFIG__REG</name>
          <description>IOMMU_VA_CONFIG__REG</description>
          <addressOffset>0x198</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000101</resetMask>
          <fields>
            <field>
              <name>MODE_SEL</name>
              <description>0: Prefetch 
1: Debug Mode  It is used to chose prefetch mode or Debug mode. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Prefetch</name>
                  <description>Prefetch</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Debug</name>
                  <description>Debug Mode  It is used to chose prefetch mode or Debug mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA_CONFIG</name>
              <description>Virtual Address Configuration 
0: Read operation 
1: Write operation </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA_CONFIG_START</name>
              <description>0: No operation or operation is completed 
1: Start  After the operation is completed, the bit can clear automatically.  Read operation process:  a) Write IOMMU_VA_REG[31:0];  b) Write IOMMU_VA_CONFIG_REG[8] to 0;  c) Write IOMMU_VA_CONFIG_REG[0] to 1 to start read-process;  d) Query IOMMU_VA_CONFIG_REG[0] until it is 0;  e) Read IOMMU_VA_DATA_REG[31:0];      Write operation process:  a) Write IOMMU_VA_REG[31:0];  b) Write IOMMU_VA_DATA_REG[31:0];  c) Write IOMMU_VA_CONFIG_REG[8] to 1;  d) Write IOMMU_VA_CONFIG_REG[0] to 1 to start write-process;  e) Query IOMMU_VA_CONFIG_REG[0] until it is 0; </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_operation</name>
                  <description>No operation or operation is completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start  After the operation is completed, the bit can clear automatically.  Read operation process:  a) Write IOMMU_VA_REG[31:0];  b) Write IOMMU_VA_CONFIG_REG[8] to 0;  c) Write IOMMU_VA_CONFIG_REG[0] to 1 to start read-process;  d) Query IOMMU_VA_CONFIG_REG[0] until it is 0;  e) Read IOMMU_VA_DATA_REG[31:0];      Write operation process:  a) Write IOMMU_VA_REG[31:0];  b) Write IOMMU_VA_DATA_REG[31:0];  c) Write IOMMU_VA_CONFIG_REG[8] to 1;  d) Write IOMMU_VA_CONFIG_REG[0] to 1 to start write-process;  e) Query IOMMU_VA_CONFIG_REG[0] until it is 0;</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA_DATA__REG</name>
          <description>IOMMU_VA_DATA__REG</description>
          <addressOffset>0x194</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VA_DATA</name>
              <description>Data corresponding to read/write virtual address </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA__REG</name>
          <description>IOMMU_VA__REG</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VA</name>
              <description>Virtual address of read/write </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_WBUF_CTRL_REG</name>
          <description>IOMMU Write Buffer Control Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields/>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RISCV_CFG</name>
      <description>RISCV_CFG</description>
      <groupName>generic</groupName>
      <baseAddress>0x6010000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>IRQ_MODE0_REG</name>
          <description>IRQ Mode0 Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IRQ_MD0</name>
              <description>IRQ Mode0 
0: High-level trigger 
1: Rising edge trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_MODE1_REG</name>
          <description>IRQ Mode1 Register</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IRQ_MD1</name>
              <description>IRQ Mode1 
0: High-level trigger 
1: Rising edge trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_MODE2_REG</name>
          <description>IRQ Mode2 Register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IRQ_MD2</name>
              <description>IRQ Mode2 
0: High-level trigger 
1: Rising edge trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_MODE3_REG</name>
          <description>IRQ Mode3 Register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IRQ_MD3</name>
              <description>IRQ Mode3 
0: High-level trigger 
1: Rising edge trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_MODE4_REG</name>
          <description>IRQ Mode4 Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IRQ_MD4</name>
              <description>IRQ Mode4 
0: High-level trigger 
1: Rising edge trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RETITE_PC0_REG</name>
          <description>Retire PC0 Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RT_PC_L</name>
              <description>Retire PC[31:0]  It indicates the current retiring instruction PC[31:0].   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RETITE_PC1_REG</name>
          <description>Retire PC1 Register</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800000FF</resetMask>
          <fields>
            <field>
              <name>RT_SIG</name>
              <description>Retire Signal 
0: The current period has not the retired instruction 
1: The current period has the retired instruction </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>current_period_has_not_the_retired</name>
                  <description>The current period has not the retired instruction</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>current_period_has_the_retired</name>
                  <description>The current period has the retired instruction</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RT_PC_H</name>
              <description>Retire PC[39:31]  It indicates the current retiring instruction PC[39:31].   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RF1P_CFG_REG</name>
          <description>RF1P Configuration Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x13</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RF1P_CFG</name>
              <description>RF1P Configuration   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_BW_RD</name>
          <description>RISCV AXI PMU Read Bandwidth Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BW_RD</name>
              <description>Monitor the total data (KB) of read-channel durning period   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_BW_WR</name>
          <description>RISCV AXI PMU Write Bandwidth Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BW_WR</name>
              <description>Monitor the total data (KB) of write-channel durning period       </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_CTRL</name>
          <description>RISCV AXI PMU Control Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>PMU_CLR</name>
              <description>PMU Clear 
0: No operation 
1: PMU cleared </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_operation</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PMU</name>
                  <description>PMU cleared</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PMU_EN</name>
              <description>PMU Enable 
0: PMU disabled 
1: PMU enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PMU_disabled</name>
                  <description>PMU disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PMU_enabled</name>
                  <description>PMU enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_LAT_RD</name>
          <description>RISCV AXI PMU Read Latency Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LAT_RD</name>
              <description>Monitor the total latency of read-channel durning period   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_LAT_WR</name>
          <description>RISCV AXI PMU Write Latency Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LAT_WR</name>
              <description>Monitor the total latency of write-channel durning period   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_PRD</name>
          <description>RISCV AXI PMU Period Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRD</name>
              <description>Monitor period  Suggest that the field is in units of 1 us (1 ms).   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_REQ_RD</name>
          <description>RISCV AXI PMU Read Request Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>REQ_RD</name>
              <description>Monitor  the  total  command  numbers  of  read-channel  durning  period   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_AXI_PMU_REQ_WR</name>
          <description>RISCV AXI PMU Write Request Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>REQ_WR</name>
              <description>Monitor  the  total  command  numbers  of  write-channel  durning  period   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_STA_ADD0_REG</name>
          <description>RISCV Start Address0 Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>STA_ADD_L</name>
              <description>Start Address Low 32-bit  The bit0 is fixed as 0 and can not be written.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RISCV_STA_ADD1_REG</name>
          <description>RISCV Start Address1 Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>STA_ADD_H</name>
              <description>Start Address High 8-bit.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ROM_CFG_REG</name>
          <description>ROM Configuration Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ROM_CFG</name>
              <description>ROM Configuration   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SRAM_ADDR_TWIST_REG</name>
          <description>SRAM Address Twist Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>SRAM_TS_KF</name>
              <description>SRAM Twist Keyfield  The bit 0 can be written only if this key field is written by 0x16AA. </description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>SRAM_ADDR_TS_FG</name>
              <description>SRAM Address Twist Flag.  When  this  bit  is  set  up,  the  RISCV_BROM  area  would  become  invisible, and the start address of SRAM A1 would be twisted into  0x0, the original start address of SRAM A1 is 0x0002 0000. After  the address has been twisted, RISCV reads data from 0x0002000  to 0x0002ffff as same as from 0x0 to 0xffff.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TS_TMODE_SEL_REG</name>
          <description>Timestamp Test Mode Select Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TS_TEST_MODE_EN</name>
              <description>Timestamp Test Mode Enable 
0: Normal Mode 
1: Test Mode   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Test</name>
                  <description>Test Mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_EN_REG</name>
          <description>Wakeup Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>WP_EN</name>
              <description>Wakeup Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_MASK0_REG</name>
          <description>Wakeup Mask0 Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WP_MASK0</name>
              <description>Wakeup Mask0   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_MASK1_REG</name>
          <description>Wakeup Mask1 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WP_MASK1</name>
              <description>Wakeup Mask1   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_MASK2_REG</name>
          <description>Wakeup Mask2 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WP_MASK2</name>
              <description>Wakeup Mask2   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_MASK3_REG</name>
          <description>Wakeup Mask3 Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WP_MASK3</name>
              <description>Wakeup Mask3   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WAKEUP_MASK4_REG</name>
          <description>Wakeup Mask4 Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WP_MASK4</name>
              <description>Wakeup Mask4   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>WORK_MODE_REG</name>
          <description>Work Mode Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>WM_STA</name>
              <description>Work Mode Status 
00: Normal Mode 
01: Low Power Mode 
10: Debug Mode 
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low Power Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Debug</name>
                  <description>Debug Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LEDC</name>
      <description>LEDC</description>
      <groupName>generic</groupName>
      <baseAddress>0x2008000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>LEDC_CTRL_REG</name>
          <description>LEDC Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x3C</resetValue>
          <resetMask>0x1FFF05FF</resetMask>
          <fields>
            <field>
              <name>TOTAL_DATA_LENGTH</name>
              <description>Total length of transfer data (range: 0 to 8K, unit: 32-bit, only  low 24-bit is valid)  The  field  is  recommended  to  be  set  to  an  integer  multiple  of  (LED_NUM+1).  If TOTAL_DATA_LENGTH is greater than (LED_NUM+1), but non- integer  multiple,  the  last  frame  of  data  will  transfer  data  less  than (LED_NUM+1). </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESET_LED_EN</name>
              <description>Write operation:  The  software  writes  1  to  the  bit,  the  CPU  triggers  LEDC  to  transfer a reset to LED.  Only when LEDC is in IDLE status, the reset can be performed.  After the reset finished, the control state machine returns to  the IDLE status. To return LEDC to the IDLE status, it also needs  to be used with SOFT_RESET.  When the software sets the bit, the software can read the bit  to check if the reset is complete.  Read operation: 
0: LEDC completes the transmission of the LED reset operation   
1:  LEDC  does  not  complete  the  transmission  of  the  LED  reset  operation   </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEDC_completes</name>
                  <description>LEDC completes the transmission of the LED reset operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_does</name>
                  <description>LEDC  does  not  complete  the  transmission  of  the  LED  reset  operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_RGB_MODE</name>
              <description>000      GRB (bypass)  001      GBR  010      RGB  011      RBG  100      BGR  101      BRG  By  default,  the  software  configures  data  to  LEDC  according  to  GRB (MSB) mode, the LEDC internal combines data to output to  the external LED.  Other modes configure as follows.  Software  Input  Mode  Configuration  LEDC Output Mode  GRB  000  001  010  011  100  101  GBR  000  001  010  011  100  101  RGB  000  001  010  011  100  101  RBG  000  001  010  011  100  101  BGR  000  001  010  011  100  101  BRG  000  001  010  011  100  101 </description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_MSB_TOP</name>
              <description>Adjust sequence of the combined GRB data 
0: LSB 
1: MSB </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_MSB_G</name>
              <description>MSB control for Green data 
0: LSB 
1: MSB </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_MSB_R</name>
              <description>MSB control for Red data 
0: LSB 
1: MSB</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_MSB_B</name>
              <description>MSB control for Blue data 
0: LSB 
1: MSB </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEDC_SOFT_RESET</name>
              <description>LEDC soft reset    Write 1 to clear it automatically.  The ranges of  LEDC  soft  reset  include  the  following  points:  all  internal status registers, the control state machine returns to in  idle status, the LEDC FIFO read &amp; write point is cleared to 0, the  LEDC  interrupt  is  cleared;  and  the  affected  registers  are  followed.  1.LEDC_CTRL_REG (LEDC_EN is cleared to 0);  2. PLL_T0&amp;1_TIMING_CTRL_REG remains unchanged;  3.  LEDC_DATA_FINISH_CNT_REG  (LEDC_DATA_FINISH_CNT  is  cleared to 0);  4.LED_RESET_TIMING_CTRL_REG remains unchanged;  5. LEDC_WAIT_TIME_CTRL_REG remains unchanged;  6. LEDC_DMA_CTRL_REG remains unchanged;  7. LEDC_INTERRUPT_CTRL_REG remains unchanged;  8.LEDC_INT_STS _REG is cleared to 0;  9. LEDC_CLK_GATING_REG remains unchanged;  10.LEDC_FIFO_DATA_REG remains unchanged; </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>LEDC_EN</name>
              <description>LEDC Enable 
0: Disable   
1: Enable  That the bit is enabled indicates LEDC can be started when LEDC  data  finished  transmission  or  LEDC_EN  is  cleared  to  0  by  hardware in LEDC_SOFT_RESET situation.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  That the bit is enabled indicates LEDC can be started when LEDC  data  finished  transmission  or  LEDC_EN  is  cleared  to  0  by  hardware in LEDC_SOFT_RESET situation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_DATA_FINISH_CNT_REG</name>
          <description>LEDC Data Finish Counter Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1D4C0000</resetValue>
          <resetMask>0x3FFF1FFF</resetMask>
          <fields>
            <field>
              <name>LED_WAIT_DATA_TIME</name>
              <description>The  value  is  the  time  that  internal  FIFO  in  LEDC  is  waiting  for  data.  When  the  time  is  exceeded,  the  LEDC  will  send  the  wait_data_timeout_int interrupt. (This is an abnormal situation,  software needs to reset LEDC.)  The value is about 300 us by default.  The adjust range is 80 ns&#8211;655 us.  led_wait_data_time=42ns*(N+1).  N: 1&#8211;1FFF. When the field is 0, LEDC_WAIT_DATA_TIME=1FFF </description>
              <bitRange>[29:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_DATA_FINISH_CNT</name>
              <description>The value is the total LED data that have been sent. (Range: 0&#8211; 8k)     </description>
              <bitRange>[12:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_DATA_REG</name>
          <description>LEDC Data Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LEDC</name>
              <description>DATA  LED display data (the lower 24-bit is valid)   </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_DMA_CTRL_REG</name>
          <description>LEDC DMA Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x2F</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>LEDC_DMA_EN</name>
              <description>LEDC DMA request enable 
0: Disable request of DMA transfer data 
1: Enable request of DMA transfer data </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable request of DMA transfer data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable request of DMA transfer data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEDC_FIFO_TRIG_LEVEL</name>
              <description>The remaining space of internal FIFO in LEDC    The internal FIFO in LEDC is 24*32.  When the remaining space of internal FIFO in LEDC is more than  or equal to LEDFIFO_TRIG_LEVEL, the DMA or the CPU request  will generate. The default value is 15.    The  adjusted  value  is  from  1  to  31.  The  recommended  configuration  is  7  or  15.  When  the  configuration  value  is  0,  LEDFIFO_TRIG_LEVEL=F.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>4</dimIncrement>
          <name>LEDC_FIFO_DATA_X[%s]</name>
          <description>LEDC_FIFO_DATA_X[%s]</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LEDC_FIFO_DATA_X</name>
              <description>Internal FIFO data of LEDC  The lower 24-bit is valid.       </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_INTERRUPT_CTRL_REG</name>
          <description>LEDC_INTERRUPT_CTRL_REG</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3B</resetMask>
          <fields>
            <field>
              <name>GLOBAL_INT_EN</name>
              <description>Global interrupt enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_OVERFLOW_INT_EN</name>
              <description>FIFO overflow interrupt enable  When the data written by the software is more than the internal  FIFO level of LEDC, the LEDC is in the data loss state. 
0: Disable   
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAITDATA_TIMEOUT_INT_EN</name>
              <description>The  internal  FIFO  in  LEDC  cannot  get  data  because  of  some  abnormal  situation, after  the  time  of  led_wait_data_time,  the  interrupt will be enabled. 
0: Disable   
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_CPUREQ_INT_EN</name>
              <description>FIFO request CPU data interrupt enable 
0: Disable   
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_TRANS_FINISH_INT_EN</name>
              <description>Data transmission complete interrupt enable 
0: Disable   
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_INT_STS_REG</name>
          <description>LEDC Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x20000</resetValue>
          <resetMask>0x3FC1B</resetMask>
          <fields>
            <field>
              <name>FIFO_EMPTY</name>
              <description>FIFO empty status flag </description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_FULL</name>
              <description>FIFO full status flag </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_WLW</name>
              <description>FIFO internal valid data depth  It indicates the space FIFO has been occupied. </description>
              <bitRange>[15:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_OVERFLOW_INT</name>
              <description>FIFO overflow interrupt  The data written by external is more than the maximum storage  space of LED FIFO, the LEDC will be in the data loss state. At this  time, the software needs to deal with the abnormal  situation.  The processing mode is as follows.  (1) The software can query LED_FIFO_DATA_REG to determine  which data has been stored in the internal FIFO of LEDC.  (2) The LEDC performs soft_reset operation to refresh all data. 
0: FIFO not overflow 
1: FIFO overflow </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_not_overflow</name>
                  <description>FIFO not overflow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_overflow</name>
                  <description>FIFO overflow</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAITDATA_TIMEOUT_INT</name>
              <description>When internal FIFO of LEDC cannot get data because of some  abnormal  situation,  after  led_wait_data_time,  the  timeout  interrupt  is  set,  the  LEDC  is  in  WAIT_DATA  state,  the  LEDC  outputs a level state configured by LED_POLARITY; in the course  of wait_data, if the new data arrives, the LEDC will continue to  send  data,  at  this  time  software  needs  to  notice  whether  the  waiting time of LEDC exceeds the operation time of reset. If the  waiting time of LEDC exceeds the operation time of reset (this is  equivalent to reset operation sent by LEDC), the LED may enter  in refresh state, the data has not been sent.       
0: LEDC not timeout 
1: LEDC timeout   </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEDC</name>
                  <description>LEDC not timeout</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LEDC_timeout</name>
                  <description>LEDC timeout</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_CPUREQ_INT</name>
              <description>FIFO request CPU data interrupt  When FIFO data is less than the threshold, the interrupt will be  reported to the CPU. 
0: FIFO does not request that CPU transfers data 
1: FIFO requests that CPU transfers data </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_does</name>
                  <description>FIFO does not request that CPU transfers data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_requests</name>
                  <description>FIFO requests that CPU transfers data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LED_TRANS_FINISH_INT</name>
              <description>Data transfer complete interrupt  The  value  indicates  that  the  data  configured  as  total_data_length is transferred completely. 
0: Data is not transferred completely 
1: Data is transferred completely   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_transferred</name>
                  <description>Data is not transferred completely</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>transferred</name>
                  <description>Data is transferred completely</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_WAIT_TIME0_CTRL_REG</name>
          <description>LEDC Wait Time0 Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>WAIT_TIM0_EN</name>
              <description>WAIT_TIME0 enable  When  it  is  1,  the  controller  automatically  inserts  waiting  time  between LED package data. 
0: Disable   
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOTAL_WAIT_TIME0</name>
              <description>Waiting time between 2 LED data. The LEDC output is low level.  The adjust range is 80 ns&#8211;10 us.    wait_time0=42 ns*(N+1)  Unit: cycle(24 MHz)  N: 1&#8211;FF   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LEDC_WAIT_TIME1_CTRL_REG</name>
          <description>LEDC Wait Time1 Control Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x1FFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WAIT_TIM1_EN</name>
              <description>0: Disable   
1: Enable  WAIT_TIME1 enable  When  the  bit  is  1,  the  controller  automatically  inserts  the  waiting time between the LED frame data. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  WAIT_TIME1 enable  When  the  bit  is  1,  the  controller  automatically  inserts  the  waiting time between the LED frame data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOTAL_WAIT_TIME1</name>
              <description>Waiting time between 2 frame data.    The LEDC output is low level.  The adjust range is 80 ns&#8211; 85 s. wait_time1=42 ns*(N+1)  Unit: cycle (24 MHz)  N: 0x80&#8211;0x7FFFFFFF  If the value is 0, TOTAL_WAIT_TIME1=0x7FFFFFFF   </description>
              <bitRange>[30:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LED_RESET_TIMING_CTRL_REG</name>
          <description>LEDC Reset Timing Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x1D4C0000</resetValue>
          <resetMask>0x1FFF03FF</resetMask>
          <fields>
            <field>
              <name>TR_TIME</name>
              <description>Reset time control of LED lamp  Unit: cycle (24 MHz), tr_time=42 ns*(N+1)  The default value is 300 us.  The adjust range is 80 ns&#8211;327 us.  N: 1&#8211;1FFF </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LED_NUM</name>
              <description>The value is the number of external LED lamp. Maximum up to  1024.  The  default  value  0  indicates  that  1  LED  lamp  is  external  connected. The range is from 0 to 1023.   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LED_T01_TIMING_CTRL_REG</name>
          <description>LEDC T0 &amp; T1 Timing Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x28601D3</resetValue>
          <resetMask>0x7FF07FF</resetMask>
          <fields>
            <field>
              <name>T1H_TIME</name>
              <description>LED T1H time  Unit: cycle (24 MHz), T1H_TIME =42 ns*(N+1)  The default value is 882 ns, the range is 80 ns&#8211;2560 ns.    N: 1&#8211;3F. When is 0, T1H_TIME = 3F </description>
              <bitRange>[26:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T1L_TIME</name>
              <description>LED T1L time  Unit: cycle (24 MHz), T1L_TIME =42 ns*(N+1)  The default value is 294 ns, the range is 80 ns&#8211;1280 ns.    N: 1&#8211;1F. When is 0, T1L_TIME = 1F </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T0H_TIME</name>
              <description>LED T0h time  Unit: cycle (24 MHz), T0H_TIME =42 ns*(N+1)  The default value is 336 ns, the range is 80 ns&#8211;1280 ns.    N: 1&#8211;1F. When is 0, T0H_TIME = 1F </description>
              <bitRange>[10:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>T0L_TIME</name>
              <description>LED T0l time  Unit: cycle (24 MHz), T0L_TIME =42 ns*(N+1)  The default value is 840 ns, the range is 80 ns&#8211;2560 ns.    N: 1&#8211;3F. When is 0, T0L_TIME = 3F   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRADC</name>
      <description>LRADC</description>
      <groupName>generic</groupName>
      <baseAddress>0x2009800</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>LRADC_CTRL</name>
          <description>LRADC Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x1000168</resetValue>
          <resetMask>0xFF0F3FFD</resetMask>
          <fields>
            <field>
              <name>FIRST_CONVERT_DLY</name>
              <description>ADC First Convert Delay Setting  ADC conversion is delayed by n samples. </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTINUE_TIME_SELECT</name>
              <description>Continuous Mode Time Select    One of 8*(N+1) sample as a valuable sample data. </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>KEY_MODE_SELECT</name>
              <description>Key Mode Select 
00: Normal Mode 
01: Single Mode 
10: Continuous Mode </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEVELA_B_CNT</name>
              <description>Level A to Level B time threshold select  Judge  the  ADC  convert  value  from  level  A  to  level  B  in  n+1  samples. </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LRADC_HOLD_KEY_EN</name>
              <description>LRADC Hold KEY Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_CHANNEL_EN</name>
              <description>LRADC Channel Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEVELB_VOL</name>
              <description>Level B Corresponding Data Value Setting (the real voltage value) 
00: Reserved 
01: 0x39 (1.221 V) 
10: 0x36 (1.157 V) 
11: 0x33 (1.093 V) </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0x39</name>
                  <description>0x39 (1.221 V)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0x36</name>
                  <description>0x36 (1.157 V)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0x33</name>
                  <description>0x33 (1.093 V)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_SAMPLE_RATE</name>
              <description>LRADC Sample Rate 
00: 2 kHz 
01: 1 kHz 
10: 500 Hz 
11: 250 Hz </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_kHz</name>
                  <description>2 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_kHz</name>
                  <description>1 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_500</name>
                  <description>500 Hz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_250</name>
                  <description>250 Hz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_EN</name>
              <description>LRADC Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_DATA</name>
          <description>LRADC Data Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x3F</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>LRADC_DATA</name>
              <description>LRADC Data         </description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_INTC</name>
          <description>LRADC Interrupt Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>ADC0_KEYUP_IRQ_EN</name>
              <description>ADC0 Key Up IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_ALRDY_HOLD_IRQ_EN</name>
              <description>ADC0 Already Hold Key IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_HOLD_IRQ_EN</name>
              <description>ADC0 Hold Key IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_KEYDOWN_EN</name>
              <description>ADC0 Key Down Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_DATA_IRQ_EN</name>
              <description>ADC0 Data IRQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_INTS</name>
          <description>LRADC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>ADC0_KEYUP_PENDING</name>
              <description>ADC0 Key up Pending Bit  When  the  general  key  is  pulled  up,  and  the  corresponding  interrupt is enabled, the status bit is set. 
0: No IRQ 
1: IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_ALRDY_HOLD_PENDING</name>
              <description>ADC0 Already Hold Pending Bit  When the hold key is pulled down and the general key is pulled  down, and the corresponding interrupt is enabled. 
0: No IRQ 
1: IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_HOLDKEY_PENDING</name>
              <description>ADC0 Hold Key Pending Bit  When  the  hold  key  is  pulled  down,  and  the  corresponding  interrupt is enabled, the status bit is set and the interrupt line is  set. 
0: NO IRQ 
1: IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_IRQ</name>
                  <description>NO IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_KEYDOWN_PENDING</name>
              <description>ADC0 Key Down IRQ Pending Bit  When  the  general  key  is  pulled  down,  and  the  corresponding  interrupt is enabled, the status bit is set and the interrupt line is  set. 
0: No IRQ 
1: IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_DATA_PENDING</name>
              <description>ADC0 Data IRQ Pending Bit 
0: No IRQ 
1: IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending  Writing 1 to the bit will clear it and its corresponding interrupt if  the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DSP_MSGBOX</name>
      <description>DSP_MSGBOX</description>
      <groupName>generic</groupName>
      <baseAddress>0x1701000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>2</dim>
          <dimIncrement>256</dimIncrement>
          <name>_NP[%s]</name>
          <addressOffset>0x50</addressOffset>
          <register>
            <dim>4</dim>
            <dimIncrement>4</dimIncrement>
            <name>MSGBOX_FIFO_STATUS_REG[%s]</name>
            <description>(N=0&#8211;1)(P=0&#8211;3)  MSGBOX FIFO Status Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>FIFO_NOT_AVA_FLAG</name>
                <description>FIFO is not available flag 
0: The Message FIFO queue empty level reaches the configured  threshold 
1:  The  Message  FIFO  queue  empty  level  does  not  reach  the  configured threshold    This FIFO status register has the status related to the message  queue.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Message_FIFO_queue_empty_level_reaches</name>
                    <description>The Message FIFO queue empty level reaches the configured  threshold</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Message_FIFO_queue_empty_level_does</name>
                    <description>The  Message  FIFO  queue  empty  level  does  not  reach  the  configured threshold    This FIFO status register has the status related to the message  queue.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>4</dimIncrement>
            <name>MSGBOX_MSG_REG[%s]</name>
            <description>(N=0&#8211;1)(P=0&#8211;3)  MSGBOX  Message  Queue  Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>MSG_QUE</name>
                <description>The message register stores the next to be read message of the  message FIFO queue.     </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>4</dimIncrement>
            <name>MSGBOX_MSG_STATUS_REG[%s]</name>
            <description>(N=0&#8211;1)(P=0&#8211;3)  MSGBOX  Message  Status  Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xF</resetMask>
            <fields>
              <field>
                <name>MSG_NUM</name>
                <description>Message Number  Number  of  unread  messages  in  the  message  queue.  Here,  limited to eight messages per message queue. 
0000: There is no message in the message FIFO queue. 
0001: There is 1 message in the message FIFO queue. 
0010: There are 2 messages in the message FIFO queue. 
0011: There are 3 messages in the message FIFO queue. 
0100: There are 4 messages in the message FIFO queue. 
0101: There are 5 messages in the message FIFO queue. 
0110: There are 6 messages in the message FIFO queue. 
0111: There are 7 messages in the message FIFO queue. 
1000: There are 8 messages in the message FIFO queue.  1001~1111:/   </description>
                <bitRange>[3:0]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>no_message</name>
                    <description>There is no message in the message FIFO queue.</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>1</name>
                    <description>There is 1 message in the message FIFO queue.</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_2</name>
                    <description>There are 2 messages in the message FIFO queue.</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_3</name>
                    <description>There are 3 messages in the message FIFO queue.</description>
                    <value>0b0011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_4</name>
                    <description>There are 4 messages in the message FIFO queue.</description>
                    <value>0b0100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_5</name>
                    <description>There are 5 messages in the message FIFO queue.</description>
                    <value>0b0101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_6</name>
                    <description>There are 6 messages in the message FIFO queue.</description>
                    <value>0b0110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_7</name>
                    <description>There are 7 messages in the message FIFO queue.</description>
                    <value>0b0111</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>There_are_8</name>
                    <description>There are 8 messages in the message FIFO queue.  1001~1111:/</description>
                    <value>0b1000</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <dim>4</dim>
            <dimIncrement>4</dimIncrement>
            <name>MSGBOX_WR_INT_THRESHOLD_REG[%s]</name>
            <description>MSGBOX_WR_INT_THRESHOLD_REG[%s]</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x3</resetMask>
            <fields>
              <field>
                <name>MSG_WR_INT_THRESHOLD_CFG</name>
                <description>Configure the FIFO empty level to trigger the write interrupt for  user1 
00: 1 
01: 2 
10: 4 
11: 8   </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2</name>
                    <description>2</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>256</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x20</addressOffset>
          <register>
            <name>MSGBOX_RD_IRQ_EN_REG</name>
            <description>MSGBOX  Read  IRQ  Enable  Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x55</resetMask>
            <fields>
              <field>
                <name>RECEPTION_MQ3_IRQ_EN</name>
                <description>Reception Channel3 Interrupt Enable 
0: Disable 
1: Enable (It notifies user 0 by interrupt when Message Queue 3  received a new message.) </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 0 by interrupt when Message Queue 3  received a new message.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ2_IRQ_EN</name>
                <description>Reception Channel2 Interrupt Enable 
0: Disable 
1: Enable (It notifies user 0 by interrupt when Message Queue 2  received a new message.) </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 0 by interrupt when Message Queue 2  received a new message.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ1_IRQ_EN</name>
                <description>Reception Channel1 Interrupt Enable 
0: Disable 
1: Enable (It notifies user 0 by interrupt when Message Queue 1  received a new message.) </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 0 by interrupt when Message Queue 1  received a new message.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ0_IRQ_EN</name>
                <description>Reception Channel0 Interrupt Enable 
0: Disable 
1: Enable (It notifies user 0 by interrupt when Message Queue 0  received a new message.)   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 0 by interrupt when Message Queue 0  received a new message.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>MSGBOX_RD_IRQ_STATUS_REG</name>
            <description>MSGBOX  Read  IRQ  Status  Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x55</resetMask>
            <fields>
              <field>
                <name>RECEPTION_MQ3_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 3 received a new message. Setting 1 to this bit clears it. </description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 3 received a new message. Setting 1 to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ2_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 2 received a new message. Setting 1 to this bit clears it. </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 2 received a new message. Setting 1 to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ1_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 1 received a new message. Setting 1 to this bit clears it. </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 1 received a new message. Setting 1 to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RECEPTION_MQ0_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 0 received a new message. Setting 1 to this bit clears it.   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  0  when  Message  Queue 0 received a new message. Setting 1 to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>MSGBOX_WR_IRQ_EN_REG</name>
            <description>MSGBOX  Write  IRQ  Enable  Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xAA</resetMask>
            <fields>
              <field>
                <name>TRANSMIT_MQ3_IRQ_EN</name>
                <description>0: Disable 
1: Enable (It notifies user 1 by interrupt when Message Queue 3  empty level reaches the configured threshold.) </description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 1 by interrupt when Message Queue 3  empty level reaches the configured threshold.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ2_IRQ_EN</name>
                <description>0: Disable 
1: Enable (It notifies user 1 by interrupt when Message Queue 2  empty level reaches the configured threshold.) </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 1 by interrupt when Message Queue 2  empty level reaches the configured threshold.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ1_IRQ_EN</name>
                <description>0: Disable 
1: Enable (It notifies user 1 by interrupt when Message Queue 1  empty level reaches the configured threshold.) </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 1 by interrupt when Message Queue 1  empty level reaches the configured threshold.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ0_IRQ_EN</name>
                <description>0: Disable 
1: Enable (It notifies user 1 by interrupt when Message Queue 0  empty level reaches the configured threshold.) </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable (It notifies user 1 by interrupt when Message Queue 0  empty level reaches the configured threshold.)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>MSGBOX_WR_IRQ_STATUS_REG</name>
            <description>MSGBOX  Write  IRQ  Status  Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xAA</resetMask>
            <fields>
              <field>
                <name>TRANSMIT_MQ3_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 3 empty level reaches the configured threshold. Setting 1  to this bit clears it. </description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 3 empty level reaches the configured threshold. Setting 1  to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ2_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 2 empty level reaches the configured threshold. Setting 1  to this bit clears it. </description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 2 empty level reaches the configured threshold. Setting 1  to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ1_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 1 empty level reaches the configured threshold. Setting 1  to this bit clears it. </description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 1 empty level reaches the configured threshold. Setting 1  to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TRANSMIT_MQ0_IRQ_PEND</name>
                <description>0: No effect 
1:  Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 0 empty level reaches the configured threshold. Setting 1  to this bit clears it. </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pending</name>
                    <description>Pending.  This  bit  will  be  pending  for  user  1  when  Message  Queue 0 empty level reaches the configured threshold. Setting 1  to this bit clears it.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
      </registers>
    </peripheral>
    <peripheral derivedFrom="DSP_MSGBOX">
      <name>RISC-V_MSGBOX</name>
      <description>RISC-V_MSGBOX</description>
      <groupName>generic</groupName>
      <baseAddress>0x601F000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>OWA</name>
      <description>OWA</description>
      <groupName>generic</groupName>
      <baseAddress>0x2036000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>OWA_CTL</name>
          <description>OWA_CTL</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0x83</resetMask>
          <fields>
            <field>
              <name>GEN</name>
              <description>Global Enable  Disabling  this  bit  overrides  the  operations  of  enabling  and  flushing all FIFOs by any other blocks or channels. 
0: Disabled 
1: Enabled </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RST_TX</name>
              <description>Reset TX 
0: Normal 
1: Reset  Self clear to 0. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset  Self clear to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_FCTL</name>
          <description>OWA FIFO Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x40000</resetValue>
          <resetMask>0xC00FF004</resetMask>
          <fields>
            <field>
              <name>HUB_EN</name>
              <description>Audio Hub Enable  The bit takes effect only when the TXEN is set to 1.  Audio codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.     
0: Disabled 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FTX</name>
              <description>Write &#8216;1&#8217; to flush TXFIFO, self clear to &#8216;0&#8217;. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TXTL</name>
              <description>TX FIFO Empty Trigger Level  Interrupt  and  DMA  request  trigger  level  for  TX  FIFO  normal  condition.  Trigger Level = TXTL </description>
              <bitRange>[19:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIM</name>
              <description>TXFIFO Input Mode (Mode0, 1) 
0: Valid data at the MSB of TXFIFO Register 
1: Valid data at the LSB of TXFIFO Register  Example for 20-bit transmitted audio sample:  Mode 0: TXFIFO[23:0] = {APB_WDATA[31:12], 4&#8217;h0}  Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4&#8217;h0} </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Valid_data_at_the_MSB</name>
                  <description>Valid data at the MSB of TXFIFO Register</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid_data_at_the_LSB</name>
                  <description>Valid data at the LSB of TXFIFO Register  Example for 20-bit transmitted audio sample:  Mode 0: TXFIFO[23:0] = {APB_WDATA[31:12], 4&#8217;h0}  Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4&#8217;h0}</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_FSTA</name>
          <description>OWA FIFO Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x80800000</resetValue>
          <resetMask>0x80FF0000</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>TXFIFO Empty (indicate the TXFIFO is not full) 
0: No room for new sample in TXFIFO 
1: More than one room for new sample in TXFIFO ( &gt;= 1 Word ) </description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_room</name>
                  <description>No room for new sample in TXFIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>More</name>
                  <description>More than one room for new sample in TXFIFO ( &gt;= 1 Word )</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_CNT</name>
              <description>TXFIFO Empty Space Word Counter </description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_INT</name>
          <description>OWA Interrupt Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF0</resetMask>
          <fields>
            <field>
              <name>TX_DRQ</name>
              <description>TXFIFO Empty DRQ Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXUI_EN</name>
              <description>TXFIFO Underrun Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXOI_EN</name>
              <description>TXFIFO Overrun Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEI_EN</name>
              <description>TXFIFO Empty Interrupt Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_ISTA</name>
          <description>OWA Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x70</resetMask>
          <fields>
            <field>
              <name>TXU_INT</name>
              <description>TX FIFO Underrun Pending Interrupt 
0: No Pending IRQ 
1: FIFO Underrun Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Underrun Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXO_INT</name>
              <description>TX FIFO Overrun Pending Interrupt 
0: No Pending IRQ 
1: FIFO Overrun Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Overrun Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_INT</name>
              <description>TX FIFO Empty Pending Interrupt 
0: No Pending IRQ 
1: FIFO Empty Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt or automatically clear if the  interrupt condition fails. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Empty Pending Interrupt  Writing &#8220;1&#8221; to clear this interrupt or automatically clear if the  interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TXFIFO</name>
          <description>OWA_TXFIFO</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DATA</name>
              <description>Transmitting A, B channel data should be written this register  one by one. A channel data is first, and then the B channel data.   </description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CFIG</name>
          <description>OWA TX Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0xF0</resetValue>
          <resetMask>0x800301FF</resetMask>
          <fields>
            <field>
              <name>TX_SINGLE_MODE</name>
              <description>Tx Single Channel Mode 
0: Disabled 
1: Enabled </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASS</name>
              <description>Audio Sample Select when TX FIFO Underrun 
0: Sending 0 
1: Sending the last audio  Note: This bit is only valid in PCM mode. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sending_0</name>
                  <description>Sending 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sending_the_last</name>
                  <description>Sending the last audio  Note: This bit is only valid in PCM mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_AUDIO</name>
              <description>TX Data Type 
0: Linear PCM (Valid bit of both sub-frame set to 0 ) 
1: Non-audio (Valid bit of both sub-frame set to 1) </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear</name>
                  <description>Linear PCM (Valid bit of both sub-frame set to 0 )</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_audio</name>
                  <description>Non-audio (Valid bit of both sub-frame set to 1)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_RATIO</name>
              <description>TX Clock Divide Ratio  Clock divide ratio = TX_TATIO + 1  Fs = PLL_AUDIO/[(TX_TATIO + 1)*64*2] </description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_SF</name>
              <description>TX Sample Format 
00: 16 bits 
01: 20 bits 
10: 24 bits 
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16_bits</name>
                  <description>16 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bits</name>
                  <description>20 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bits</name>
                  <description>24 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_CHM</name>
              <description>CHSTMODE 
0: Channel status A and B set to 0 
1: Channel status A and B generated from TX_CHSTA </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Channel_status_A_and_B_set</name>
                  <description>Channel status A and B set to 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel_status_A_and_B_generated</name>
                  <description>Channel status A and B generated from TX_CHSTA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEN</name>
              <description>TX Enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CHSTA0</name>
          <description>OWA TX Channel Status Register0</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFFFF</resetMask>
          <fields>
            <field>
              <name>CA</name>
              <description>Clock Accuracy 
00: Level 2 
01: Level 1 
10: Level 3 
11: Not matched </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_matched</name>
                  <description>Not matched</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Sampling Frequency 
0000: 44.1 kHz                     
0001: Not indicated               
0010: 48 kHz                         
0011: 32 kHz                         
0100: 22.05 kHz                     
0101: Reserved                     
0110: 24 kHz                           
0111: Reserved                       
1000: Reserved 
1001: 768 kHz 
1010: 96 kHz 
1011: Reserved 
1100: 176.4 kHz 
1101: Reserved 
1110: 192 kHz 
1111: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_44_point_1_kHz</name>
                  <description>44.1 kHz</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_indicated</name>
                  <description>Not indicated</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_point_05_kHz</name>
                  <description>22.05 kHz</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_768_kHz</name>
                  <description>768 kHz</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96_kHz</name>
                  <description>96 kHz</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_176_point_4_kHz</name>
                  <description>176.4 kHz</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192_kHz</name>
                  <description>192 kHz</description>
                  <value>0b1110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CN</name>
              <description>Channel Number </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SN</name>
              <description>Source Number </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CC</name>
              <description>Category Code  Indicates the kind of equipment that generates the digital audio  interface signal. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE</name>
              <description>Mode 
00: Default Mode  01 to 11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Default</name>
                  <description>Default Mode  01 to 11: Reserved</description>
                  <value>0b00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMP</name>
              <description>Emphasis  Additional format information  For bit 1 = &#8220;0&#8221;, Linear PCM audio mode: 
000: 2 audio channels without pre-emphasis 
001: 2 audio channels with 50 &#956;s/15 &#956;s pre-emphasis 
010: Reserved (for 2 audio channels with pre-emphasis) 
011: Reserved (for 2 audio channels with pre-emphasis)  100 to 111: Reserved  For bit 1 = &#8220;1&#8221;, other than Linear PCM applications: 
000: Default state  001 to 111: Reserved </description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CP</name>
              <description>Copyright 
0: Copyright is asserted 
1: No copyright is asserted </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Copyright</name>
                  <description>Copyright is asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>No_copyright</name>
                  <description>No copyright is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TYPE</name>
              <description>Audio Data Type 
0: Linear PCM samples 
1: Non-linear PCM audio   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear</name>
                  <description>Linear PCM samples</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_linear</name>
                  <description>Non-linear PCM audio</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRO</name>
              <description>Application Type 
0: Consumer application 
1: Professional application    This bit must be fixed to &#8220;0&#8221;.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Consumer</name>
                  <description>Consumer application</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Professional</name>
                  <description>Professional application    This bit must be fixed to &#8220;0&#8221;.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CHSTA1</name>
          <description>OWA TX Channel Status Register1</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>ORIG_FREQ</name>
              <description>Original Sampling Frequency 
0000: Not indicated 
0001: 192 kHz 
0010: 12 kHz 
0011: 176.4 kHz 
0100: Reserved 
0101: 96 kHz 
0110: 8 kHz 
0111: 88.2 kHz 
1000: 16 kHz 
1001: 24 kHz 
1010: 11.025 kHz 
1011: 22.05 kHz 
1100: 32 kHz 
1101: 48 kHz 
1110: Reserved 
1111: 44.1 kHz </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_indicated</name>
                  <description>Not indicated</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192_kHz</name>
                  <description>192 kHz</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_kHz</name>
                  <description>12 kHz</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_176_point_4_kHz</name>
                  <description>176.4 kHz</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96_kHz</name>
                  <description>96 kHz</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_kHz</name>
                  <description>8 kHz</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_88_point_2_kHz</name>
                  <description>88.2 kHz</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_kHz</name>
                  <description>16 kHz</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_11_point_025_kHz</name>
                  <description>11.025 kHz</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_point_05_kHz</name>
                  <description>22.05 kHz</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_44_point_1_kHz</name>
                  <description>44.1 kHz</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WL</name>
              <description>Sample Word Length  For bit 0 = &#8220;0&#8221;: 
000: Not indicated 
001: 16 bits 
010: 18 bits 
100: 19 bits 
101: 20 bits 
110: 17 bits 
111: Reserved  For bit 0 = &#8220;1&#8221;: 
000: Not indicated 
001: 20 bits 
010: 22 bits 
100: 23 bits 
101: 24 bits 
110: 21 bits 
111: Reserved </description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MWL</name>
              <description>Max Word Length 
0: Maximum audio sample word length is 20 bits 
1: Maximum audio sample word length is 24 bits       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>20</name>
                  <description>Maximum audio sample word length is 20 bits</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>24</name>
                  <description>Maximum audio sample word length is 24 bits</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CNT</name>
          <description>OWA TX Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_CNT</name>
              <description>TX Sample Counter  The audio sample number of sending into TXFIFO.    When one sample is put into TXFIFO by DMA or by host IO, the  TX  sample  counter  register  increases  by  one.  The  TX  sample  counter register can be set to any initial value at any time. After  updated by the initial value, the counter register should count  on the base of this initial value.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO</name>
      <description>GPIO</description>
      <groupName>generic</groupName>
      <baseAddress>0x2000000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>PB_CFG0</name>
          <description>PB Configure Register 0</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PB7_SELECT</name>
              <description>PB7 Select  0000:Input                                  0001:Output  0010:LCD0-D17                          0011:I2S2-MCLK    0100:TWI3-SDA                          0101:IR-RX    0110:LCD0-D23                          0111:UART3-RX    1000:CPUBIST1                          1001:Reserved    1110:PB-EINT7                          1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB6_SELECT</name>
              <description>PB6 Select  0000:Input                                  0001:Output  0010:LCD0-D16                          0011:I2S2-LRCK    0100:TWI3-SCK                          0101:PWM1    0110:LCD0-D22                          0111:UART3-TX    1000:CPUBIST0                          1001:Reserved    1110:PB-EINT6                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB5_SELECT</name>
              <description>PB5 Select  0000:Input                                  0001:Output  0010:LCD0-D9                            0011:I2S2-BCLK    0100:TWI1-SDA                          0101:PWM0    0110:LCD0-D21                          0111:UART5-RX    1000:Reserved                          1001:Reserved    1110:PB-EINT5                          1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB4_SELECT</name>
              <description>PB4 Select  0000:Input                                  0001:Output  0010:LCD0-D8                            0011:I2S2-DOUT0    0100:TWI1-SCK                          0101:I2S2-DIN1    0110:LCD0-D20                          0111:UART5-TX    1000:Reserved                          1001:Reserved    1110:PB-EINT4                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB3_SELECT</name>
              <description>PB3 Select  0000:Input                                  0001:Output  0010:LCD0-D1                            0011:I2S2-DOUT1    0100:TWI0-SCK                          0101:I2S2-DIN0    0110:LCD0-D19                          0111:UART4-RX    1000:Reserved                            1001:Reserved    1110:PB-EINT3                            1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB2_SELECT</name>
              <description>PB2 Select  0000:Input                                  0001:Output  0010:LCD0-D0                            0011:I2S2-DOUT2    0100:TWI0-SDA                          0101:I2S2-DIN2    0110:LCD0-D18                          0111:UART4-TX    1000:Reserved                            1001:Reserved    1110:PB-EINT2                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB1_SELECT</name>
              <description>PB1 Select  0000:Input                                  0001:Output  0010:PWM4                                0011:I2S2-DOUT3    0100:TWI2-SDA                          0101:I2S2-DIN3    0110:UART0-RX                          0111:UART2-RX    1000:IR-RX                                  1001:Reserved    1110:PB-EINT1                            1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB0_SELECT</name>
              <description>PB0 Select  0000:Input                                  0001:Output  0010:PWM3                                0011:IR-TX    0100:TWI2-SCK                            0101:SPI1-WP/DBI-TE    0110:UART0-TX                            0111:UART2-TX    1000:OWA-OUT                            1001:Reserved    1110:PB-EINT0                              1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_CFG1</name>
          <description>PB Configure Register 1</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0xFFFFF</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>PB12_SELECT</name>
              <description>PB12 Select  0000:Input                                  0001:Output  0010:DMIC-CLK                            0011:PWM0   
0100: Reserved                              0101:SPI1-CS/DBI-CSX    0110:CLK-FANOUT2                    0111:IR-RX    1000:Reserved                            1001:Reserved    1110:PB-EINT12                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI1_minus_CS_slash_DBI_minus_CSX</name>
                  <description>SPI1-CS/DBI-CSX</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_minus_FANOUT2</name>
                  <description>CLK-FANOUT2</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IR_minus_RX</name>
                  <description>IR-RX</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PB_minus_EINT12</name>
                  <description>PB-EINT12</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO</name>
                  <description>IO Disable</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB11_SELECT</name>
              <description>PB11 Select  0000:Input                                  0001:Output  0010:DMIC-DATA0                      0011:PWM2    0100:TWI0-SDA                          0101:SPI1-CLK/DBI-SCLK    0110:CLK-FANOUT1                    0111:UART1-CTS    1000:Reserved                            1001:Reserved    1110:PB-EINT11                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB10_SELECT</name>
              <description>PB10 Select  0000:Input                                  0001:Output  0010:DMIC-DATA1                      0011:PWM7    0100:TWI0-SCK                            0101:SPI1-MOSI/DBI-SDO    0110:CLK-FANOUT0                    0111:UART1-RTS    1000:Reserved                            1001:Reserved    1110:PB-EINT10                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB9_SELECT</name>
              <description>PB9 Select  0000:Input                                0001:Output  0010:DMIC-DATA2                    0011:PWM6    0100:TWI2-SDA          0101:SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX  0110:UART0-RX                        0111:UART1-RX    1000:Reserved                          1001:Reserved    1110:PB-EINT9                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PB8_SELECT</name>
              <description>PB8 Select  0000:Input                          0001:Output  0010:DMIC-DATA3              0011:PWM5    0100:TWI2-SCK                    0101:SPI1-HOLD/DBI-DCX/DBI-WRX    0110:UART0-TX                    0111:UART1-TX    1000:Reserved                      1001:Reserved    1110:PB-EINT8                      1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_DAT</name>
          <description>PB Data Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>PB_DAT</name>
              <description>If the port is configured as the input function, the corresponding  bit is the pin state. If the port is configured as the output function,  the pin state is the same as the corresponding bit. The read bit  value is the value set up by software. If the port is configured as  a functional pin, the undefined value will be read.   </description>
              <bitRange>[12:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_DRV0</name>
          <description>PB Multi_Driving Register 0</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PB7_DRV</name>
              <description>PB7 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB6_DRV</name>
              <description>PB6 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB5_DRV</name>
              <description>PB5 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB4_DRV</name>
              <description>PB4 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB3_DRV</name>
              <description>PB3 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB2_DRV</name>
              <description>PB2 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB1_DRV</name>
              <description>PB1 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB0_DRV</name>
              <description>PB0 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_DRV1</name>
          <description>PB Multi_Driving Register 1</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x11111</resetValue>
          <resetMask>0x33333</resetMask>
          <fields>
            <field>
              <name>PB12_DRV</name>
              <description>PB12 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB11_DRV</name>
              <description>PB11 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB10_DRV</name>
              <description>PB10 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB9_DRV</name>
              <description>PB9 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB8_DRV</name>
              <description>PB8 Multi_Driving Select   
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_EINT_CFG0</name>
          <description>PB External Interrupt Configure Register 0</description>
          <addressOffset>0x220</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_EINT_CFG1</name>
          <description>PB_EINT_CFG1</description>
          <addressOffset>0x224</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode. 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode. 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode. 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_EINT_CTL</name>
          <description>PB External Interrupt Control Register</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_EINT_DEB</name>
          <description>PB External Interrupt Debounce Register</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_EINT_STATUS</name>
          <description>PB External Interrupt Status Register</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PB_PULL0</name>
          <description>PB Pull Register 0</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFFF</resetMask>
          <fields>
            <field>
              <name>PB12_PULL</name>
              <description>PB12 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB11_PULL</name>
              <description>PB11 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB10_PULL</name>
              <description>PB10 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB9_PULL</name>
              <description>PB9 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB8_PULL</name>
              <description>PB8 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB7_PULL</name>
              <description>PB7 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB6_PULL</name>
              <description>PB6 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB5_PULL</name>
              <description>PB5 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB4_PULL</name>
              <description>PB4 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB3_PULL</name>
              <description>PB3 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB2_PULL</name>
              <description>PB2 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB1_PULL</name>
              <description>PB1 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PB0_PULL</name>
              <description>PB0 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_CFG0</name>
          <description>PC Configure Register 0</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PC7_SELECT</name>
              <description>PC7 Select  0000:Input                                  0001:Output  0010:SPI0-HOLD                          0011:SDC2-D3    0100:UART3-RX                          0101:TWI3-SDA    0110:TCON-TRIG                        0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT7                            1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC6_SELECT</name>
              <description>PC6 Select  0000:Input                                  0001:Output  0010:SPI0-WP                            0011:SDC2-D0    0100:UART3-TX                          0101:TWI3-SCK    0110:DBG-CLK                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT6                            1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC5_SELECT</name>
              <description>PC5 Select  0000:Input                                  0001:Output  0010:SPI0-MISO                          0011:SDC2-D1    0100:BOOT-SEL1                        0101:Reserved    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT5                            1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC4_SELECT</name>
              <description>PC4 Select  0000:Input                                  0001:Output  0010:SPI0-MOSI                          0011:SDC2-D2    0100:BOOT-SEL0                        0101:Reserved    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT4                            1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC3_SELECT</name>
              <description>PC3 Select  0000:Input                                0001:Output  0010:SPI0-CS0                          0011:SDC2-CMD    0100:Reserved                          0101:Reserved    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PC-EINT3                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC2_SELECT</name>
              <description>PC2 Select  0000:Input                                0001:Output  0010:SPI0-CLK                          0011:SDC2-CLK    0100:Reserved                          0101:Reserved    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PC-EINT2                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC1_SELECT</name>
              <description>PC1 Select.  0000:Input                                  0001:Output  0010:UART2-RX                          0011:TWI2-SDA    0100:Reserved                            0101:Reserved    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT1                            1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC0_SELECT</name>
              <description>PC0 Select  0000:Input                                  0001:Output  0010:UART2-TX                          0011:TWI2-SCK    0100:LEDC-DO                            0101:Reserved    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PC-EINT0                            1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_DAT</name>
          <description>PC Data Register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PC_DAT</name>
              <description>If the port is configured as the input function, the corresponding  bit  is  the  pin  state.  If  the  port  is  configured  as  the  output  function, the pin state is the same as the corresponding bit. The  read  bit  value  is  the  value  set  up  by  software.  If  the  port  is  configured as a functional pin, the undefined value will be read.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_DRV0</name>
          <description>PC Multi_Driving Register 0</description>
          <addressOffset>0x74</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PC7_DRV</name>
              <description>PC7 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC6_DRV</name>
              <description>PC6 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC5_DRV</name>
              <description>PC5 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC4_DRV</name>
              <description>PC4 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC3_DRV</name>
              <description>PC3 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC2_DRV</name>
              <description>PC2 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC1_DRV</name>
              <description>PC1 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC0_DRV</name>
              <description>PC0 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CFG0</name>
          <description>PC External Interrupt Configure Register 0</description>
          <addressOffset>0x240</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CTL</name>
          <description>PC External Interrupt Control Register</description>
          <addressOffset>0x250</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_DEB</name>
          <description>PC External Interrupt Debounce Register</description>
          <addressOffset>0x258</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_STATUS</name>
          <description>PC External Interrupt Status Register</description>
          <addressOffset>0x254</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_PULL0</name>
          <description>PC Pull Register 0</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x540</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>PC7_PULL</name>
              <description>PC7 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC6_PULL</name>
              <description>PC6 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC5_PULL</name>
              <description>PC5 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC4_PULL</name>
              <description>PC4 Pull_up/down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC3_PULL</name>
              <description>PC3 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC2_PULL</name>
              <description>PC2 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC1_PULL</name>
              <description>PC1 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC0_PULL</name>
              <description>PC0 Pull_up/down Select   
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_CFG0</name>
          <description>PD Configure Register 0</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD7_SELECT</name>
              <description>PD7 Select  0000:Input                                  0001:Output  0010:LCD0-D11                          0011:LVDS0-CKN    0100:DSI-D2N                            0101:UART4-TX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT7                          1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD6_SELECT</name>
              <description>PD6 Select  0000:Input                                  0001:Output  0010:LCD0-D10                          0011:LVDS0-CKP    0100:DSI-D2P                            0101:UART5-RX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT6                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD5_SELECT</name>
              <description>PD5 Select  0000:Input                                  0001:Output  0010:LCD0-D7                            0011:LVDS0-V2N    0100:DSI-CKN                            0101:UART5-TX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT5                          1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD4_SELECT</name>
              <description>PD4 Select  0000:Input                                  0001:Output  0010:LCD0-D6                            0011:LVDS0-V2P    0100:DSI-CKP                            0101:UART2-CTS    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT4                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD3_SELECT</name>
              <description>PD3 Select  0000:Input                                  0001:Output  0010:LCD0-D5                            0011:LVDS0-V1N    0100:DSI-D1N                            0101:UART2-RTS    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT3                            1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD2_SELECT</name>
              <description>PD2 Select  0000:Input                                  0001:Output  0010:LCD0-D4                            0011:LVDS0-V1P    0100:DSI-D1P                            0101:UART2-RX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT2                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD1_SELECT</name>
              <description>PD1 Select  0000:Input                                  0001:Output  0010:LCD0-D3                            0011:LVDS0-V0N    0100:DSI-D0N                            0101:UART2-TX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT1                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD0_SELECT</name>
              <description>PD0 Select  0000:Input                                  0001:Output  0010:LCD0-D2                            0011:LVDS0-V0P    0100:DSI-D0P                            0101:TWI0-SCK    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT0                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_CFG1</name>
          <description>PD Configure Register 1</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD15_SELECT</name>
              <description>PD15 Select  0000:Input                                              0001:Output  0010:LCD0-D21                                      0011:LVDS1-V2N  0100:SPI1-WP/DBI-TE                            0101:IR-RX    0110:Reserved                                      0111:Reserved    1000:Reserved                                      1001:Reserved    1110:PD-EINT15                                    1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD14_SELECT</name>
              <description>PD14 Select  0000:Input                                                0001:Output  0010:LCD0-D20                                        0011:LVDS1-V2P    0100:SPI1-HOLD/DBI-DCX/DBI-WRX        0101:UART3-CTS    0110:Reserved                                          0111:Reserved    1000:Reserved                                          1001:Reserved    1110:PD-EINT14                                        1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD13_SELECT</name>
              <description>PD13 Select  0000:Input                                                    0001:Output  0010:LCD0-D19                                              0011:LVDS1-V1N    0100:SPI1-MISO/DBI-SDI/DBI-TE/DBI-DCX    0101:UART3-RTS    0110:Reserved                                                0111:Reserved    1000:Reserved                                                1001:Reserved    1110:PD-EINT13                                              1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD12_SELECT</name>
              <description>PD12 Select  0000:Input                                  0001:Output  0010:LCD0-D18                          0011:LVDS1-V1P    0100:SPI1-MOSI/DBI-SDO          0101:TWI0-SDA    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT12                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD11_SELECT</name>
              <description>PD11 Select  0000:Input                                    0001:Output  0010:LCD0-D15                            0011:LVDS1-V0N    0100:SPI1-CLK/DBI-SCLK              0101:UART3-RX    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT11                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD10_SELECT</name>
              <description>PD10 Select  0000:Input                                  0001:Output  0010:LCD0-D14                          0011:LVDS1-V0P    0100:SPI1-CS/DBI-CSX                0101:UART3-TX    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT10                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD9_SELECT</name>
              <description>PD9 Select  0000:Input                                  0001:Output  0010:LCD0-D13                          0011:LVDS0-V3N    0100:DSI-D3N                            0101:PWM6    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT9                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD8_SELECT</name>
              <description>PD8 Select  0000:Input                                  0001:Output  0010:LCD0-D12                          0011:LVDS0-V3P    0100:DSI-D3P                            0101:UART4-RX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT8                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_CFG2</name>
          <description>PD Configure Register 2</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0xFFFFFFF</resetValue>
          <resetMask>0xFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD22_SELECT</name>
              <description>PD22 Select  0000:Input                                  0001:Output  0010:OWA-OUT                          0011:IR-RX    0100:UART1-RX                          0101:PWM7    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT22                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD21_SELECT</name>
              <description>PD21 Select  0000:Input                                  0001:Output  0010:LCD0-VSYNC                      0011:TWI2-SDA    0100:UART1-TX                          0101:PWM5    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PD-EINT21                        1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD20_SELECT</name>
              <description>PD20 Select  0000:Input                                  0001:Output  0010:LCD0-HSYNC                      0011:TWI2-SCK    0100:DMIC-CLK                          0101:PWM4    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT20                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD19_SELECT</name>
              <description>PD19 Select  0000:Input                                    0001:Output  0010:LCD0-DE                              0011:LVDS1-V3N    0100:DMIC-DATA0                      0101:PWM3    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT19                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD18_SELECT</name>
              <description>PD18 Select  0000:Input                                  0001:Output  0010:LCD0-CLK                            0011:LVDS1-V3P    0100:DMIC-DATA1                      0101:PWM2    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT18                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD17_SELECT</name>
              <description>PD17 Select.  0000:Input                                  0001:Output  0010:LCD0-D23                            0011:LVDS1-CKN    0100:DMIC-DATA2                      0101:PWM1    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT17                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PD16_SELECT</name>
              <description>PD16 Select  0000:Input                                  0001:Output  0010:LCD0-D22                          0011:LVDS1-CKP    0100:DMIC-DATA3                      0101:PWM0    0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PD-EINT16                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_DAT</name>
          <description>PD Data Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFFF</resetMask>
          <fields>
            <field>
              <name>PD_DAT</name>
              <description>PD Data  If the port is configured as the input function, the corresponding  bit is the pin state. If the port is configured as the output function,  the pin state is the same as the corresponding bit. The read bit  value is the value set up by software. If the port is configured as  a functional pin, the undefined value will be read.   </description>
              <bitRange>[22:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_DRV0</name>
          <description>PD Multi_Driving Register 0</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PD7_DRV</name>
              <description>PD7 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD6_DRV</name>
              <description>PD6 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD5_DRV</name>
              <description>PD5 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD4_DRV</name>
              <description>PD4 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD3_DRV</name>
              <description>PD3 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD2_DRV</name>
              <description>PD2 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD1_DRV</name>
              <description>PD1 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD0_DRV</name>
              <description>PD0 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_DRV1</name>
          <description>PD Multi_Driving Register 1</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PD15_DRV</name>
              <description>PD15 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD14_DRV</name>
              <description>PD14 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD13_DRV</name>
              <description>PD13 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD12_DRV</name>
              <description>PD12 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD11_DRV</name>
              <description>PD11 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD10_DRV</name>
              <description>PD10 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD9_DRV</name>
              <description>PD9 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD8_DRV</name>
              <description>PD8 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_DRV2</name>
          <description>PD Multi_Driving Register 2</description>
          <addressOffset>0xAC</addressOffset>
          <resetValue>0x1111111</resetValue>
          <resetMask>0x3333333</resetMask>
          <fields>
            <field>
              <name>PD22_DRV</name>
              <description>PD22 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD21_DRV</name>
              <description>PD21 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD20_DRV</name>
              <description>PD20 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD19_DRV</name>
              <description>PD19 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD18_DRV</name>
              <description>PD18 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD17_DRV</name>
              <description>PD17 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD16_DRV</name>
              <description>PD16 Multi_Driving Select. 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3     </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_CFG0</name>
          <description>PD External Interrupt Configure Register 0</description>
          <addressOffset>0x260</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_CFG1</name>
          <description>PD External Interrupt Configure Register 1</description>
          <addressOffset>0x264</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_CFG2</name>
          <description>PD External Interrupt Configure Register 2</description>
          <addressOffset>0x268</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT22_CFG</name>
              <description>External INT22 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT21_CFG</name>
              <description>External INT21 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT20_CFG</name>
              <description>External INT20 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT19_CFG</name>
              <description>External INT19 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_CFG</name>
              <description>External INT18 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CFG</name>
              <description>External INT17 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_CTL</name>
          <description>PD External Interrupt Control Register</description>
          <addressOffset>0x270</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFFF</resetMask>
          <fields>
            <field>
              <name>EINT22_CTL</name>
              <description>External INT22 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT21_CTL</name>
              <description>External INT21 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT20_CTL</name>
              <description>External INT20 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT19_CTL</name>
              <description>External INT19 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_CTL</name>
              <description>External INT18 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CTL</name>
              <description>External INT17 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_DEB</name>
          <description>PD External Interrupt Debounce Register</description>
          <addressOffset>0x278</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_EINT_STATUS</name>
          <description>PD External Interrupt Status Register</description>
          <addressOffset>0x274</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFFF</resetMask>
          <fields>
            <field>
              <name>EINT22_STATUS</name>
              <description>External INT22 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT21_STATUS</name>
              <description>External INT21 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT20_STATUS</name>
              <description>External INT20 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT19_STATUS</name>
              <description>External INT19 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_STATUS</name>
              <description>External INT18 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_STATUS</name>
              <description>External INT17 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_PULL0</name>
          <description>PD Pull Register 0</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD15_PULL</name>
              <description>PD15 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD14_PULL</name>
              <description>PD14 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD13_PULL</name>
              <description>PD13 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD12_PULL</name>
              <description>PD12 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD11_PULL</name>
              <description>PD11 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD10_PULL</name>
              <description>PD10 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD9_PULL</name>
              <description>PD9 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD8_PULL</name>
              <description>PD8 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD7_PULL</name>
              <description>PD7 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD6_PULL</name>
              <description>PD6 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD5_PULL</name>
              <description>PD5 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD4_PULL</name>
              <description>PD4 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD3_PULL</name>
              <description>PD3 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD2_PULL</name>
              <description>PD2 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD1_PULL</name>
              <description>PD1 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD0_PULL</name>
              <description>PD0 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PD_PULL1</name>
          <description>PD Pull Register 1</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PD22_PULL</name>
              <description>PD22 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD21_PULL</name>
              <description>PD21 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD20_PULL</name>
              <description>PD20 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD19_PULL</name>
              <description>PD19 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD18_PULL</name>
              <description>PD18 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD17_PULL</name>
              <description>PD17 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD16_PULL</name>
              <description>PD16 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_CFG0</name>
          <description>PE Configure Register 0</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PE7_SELECT</name>
              <description>PE7 Select  0000:Input                                  0001:Output  0010:NCSI0-D3                            0011:UART5-RX    0100:TWI3-SDA                          0101:OWA-OUT    0110:D-JTAG-CK                          0111:R-JTAG-CK  1000:RGMII-CLKIN/RMII-RXER    1001:Reserved    1110:PE-EINT7                              1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE6_SELECT</name>
              <description>PE6 Select  0000:Input                                  0001:Output  0010:NCSI0-D2                            0011:UART5-TX    0100:TWI3-SCK                            0101: Reserved    0110:D-JTAG-DO                          0111:R-JTAG-DO  1000:RMII-TXCTRL/RMII-TXEN    1001:Reserved    1110:PE-EINT6                              1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE5_SELECT</name>
              <description>PE5 Select  0000:Input                                    0001:Output  0010:NCSI0-D1                            0011:UART4-RX    0100:TWI2-SDA                          0101:LEDC-DO    0110:D-JTAG-DI                          0111:R-JTAG-DI  1000:RGMII-TXD1/RMII-TXD1    1001:Reserved    1110:PE-EINT5                            1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE4_SELECT</name>
              <description>PE4 Select  0000:Input                                0001:Output  0010:NCSI0-D0                          0011:UART4-TX    0100:TWI2-SCK                          0101:CLK-FANOUT2    0110:D-JTAG-MS                        0111:R-JTAG-MS  1000:RGMII-TXD0/RMII-TXD0    1001:Reserved    1110:PE-EINT4                            1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE3_SELECT</name>
              <description>PE3 Select  0000:Input                                  0001:Output  0010:NCSI0-MCLK                        0011:UART2-RX    0100:TWI0-SDA                          0101:CLK-FANOUT1    0110:UART0-RX                          0111:Reserved    1000:RGMII-TXCK/RMII-TXCK    1001:Reserved    1110:PE-EINT3                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE2_SELECT</name>
              <description>PE2 Select  0000:Input                                  0001:Output  0010:NCSI0-PCLK                        0011:UART2-TX    0100:TWI0-SCK                            0101:CLK-FANOUT0    0110:UART0-TX                            0111:Reserved    1000:RGMII-RXD1/RMII-RXD1    1001:Reserved    1110:PE-EINT2                            1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE1_SELECT</name>
              <description>PE1 Select  0000:Input                                      0001:Output  0010:NCSI0-VSYNC                          0011:UART2-CTS    0100:TWI1-SDA                              0101:LCD0-VSYNC    0110:Reserved                                0111:Reserved    1000:RGMII-RXD0/RMII-RXD0        1001:Reserved    1110:PE-EINT1                                  1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE0_SELECT</name>
              <description>PE0 Select  0000:Input                                          0001:Output  0010:NCSI0-HSYNC                              0011:UART2-RTS    0100:TWI1-SCK                                    0101:LCD0-HSYNC    0110:Reserved                                    0111:Reserved    1000:RGMII-RXCTRL/RMII-CRS-DV      1001:Reserved    1110:PE-EINT0                                      1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_CFG1</name>
          <description>PE Configure Register 1</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PE15_SELECT</name>
              <description>PE15 Select  0000:Input                                    0001:Output  0010:TWI1-SDA                            0011:D-JTAG-DI    0100:PWM6                                0101:I2S0-LRCK    0110:DMIC-DATA1                      0111:Reserved    1000:RGMII-RXCK                        1001:Reserved    1110:PE-EINT15                          1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE14_SELECT</name>
              <description>PE14 Select  0000:Input                                  0001:Output  0010:TWI1-SCK                          0011:D-JTAG-MS    0100:I2S0-DOUT1                      0101:I2S0-DIN0    0110:DMIC-DATA2                      0111:Reserved    1000:RGMII-RXD3                      1001:Reserved    1110:PE-EINT14                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE13_SELECT</name>
              <description>PE13 Select  0000:Input                                  0001:Output  0010:TWI2-SDA                          0011:PWM5    0100:I2S0-DOUT0                      0101:I2S0-DIN1    0110:DMIC-DATA3                    0111:Reserved    1000:RGMII-RXD2                      1001:Reserved    1110:PE-EINT13                          1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE12_SELECT</name>
              <description>PE12 Select  0000:Input                                0001:Output  0010:TWI2-SCK                        0011:NCSI0-FIELD    0100:I2S0-DOUT2                    0101:I2S0-DIN2  0110:Reserved                          0111:Reserved    1000:RGMII-TXD3                    1001:Reserved    1110:PE-EINT12                        1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE11_SELECT</name>
              <description>PE11 Select  0000:Input                                0001:Output  0010:NCSI0-D7                          0011:UART1-RX    0100:I2S0-DOUT3                      0101:I2S0-DIN3    0110:Reserved                            0111:Reserved    1000:RGMII-TXD2                      1001:Reserved    1110:PE-EINT11                          1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE10_SELECT</name>
              <description>PE10 Select  0000:Input                                0001:Output  0010:NCSI0-D6                          0011:UART1-TX    0100:PWM4                              0101:IR-RX    0110:Reserved                          0111:Reserved    1000:EPHY-25M                        1001:Reserved    1110:PE-EINT10                        1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE9_SELECT</name>
              <description>PE9 Select  0000:Input                                0001:Output  0010:NCSI0-D5                          0011:UART1-CTS    0100:PWM3                              0101:UART3-RX    0110:Reserved                            0111:Reserved    1000:MDIO                                1001:Reserved    1110:PE-EINT9                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE8_SELECT</name>
              <description>PE8 Select  0000:Input                                0001:Output  0010:NCSI0-D4                          0011:UART1-RTS    0100:PWM2                              0101:UART3-TX    0110:Reserved                            0111:Reserved    1000:MDC                                  1001:Reserved    1110:PE-EINT8                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_CFG2</name>
          <description>PE_CFG2</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0xFF</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PE17_SELECT</name>
              <description>PE17 Select  0000:Input                                  0001:Output  0010:TWI3-SDA                          0011:D-JTAG-CK    0100:IR-TX                                  0101:I2S0-MCLK    0110:DMIC-CLK                          0111:Reserved    1000:Reserved                            1001:Reserved    1110:PE-EINT17                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE16_SELECT</name>
              <description>PE16 Select  0000:Input                                    0001:Output  0010:TWI3-SCK                            0011:D-JTAG-DO    0100:PWM7                                0101:I2S0-BCLK    0110:DMIC-DATA0                      0111:Reserved    1000:Reserved                            1001:Reserved    1110:PE-EINT16                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_DAT</name>
          <description>PE Data Register</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PE_DAT</name>
              <description>PE Data  If the port is configured as input, the corresponding bit is the pin  state. If the port is configured as output, the pin state is the same  as the corresponding bit. The read bit value is the value setup by  software.  If  the  port  is  configured  as  functional  pin,  the  undefined value will be read.   </description>
              <bitRange>[17:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_DRV0</name>
          <description>PE Multi_Driving Register 0</description>
          <addressOffset>0xD4</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PE7_DRV</name>
              <description>PE7 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE6_DRV</name>
              <description>PE6 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE5_DRV</name>
              <description>PE5 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE4_DRV</name>
              <description>PE4 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE3_DRV</name>
              <description>PE3 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE2_DRV</name>
              <description>PE2 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE1_DRV</name>
              <description>PE1 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE0_DRV</name>
              <description>PE0 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_DRV1</name>
          <description>PE Multi_Driving Register 1</description>
          <addressOffset>0xD8</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PE15_DRV</name>
              <description>PE15 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE14_DRV</name>
              <description>PE14 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE13_DRV</name>
              <description>PE13 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE12_DRV</name>
              <description>PE12 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE11_DRV</name>
              <description>PE11 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE10_DRV</name>
              <description>PE10 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE9_DRV</name>
              <description>PE9 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE8_DRV</name>
              <description>PE8 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_DRV2</name>
          <description>PE_DRV2</description>
          <addressOffset>0xDC</addressOffset>
          <resetValue>0x11</resetValue>
          <resetMask>0x33</resetMask>
          <fields>
            <field>
              <name>PE17_DRV</name>
              <description>PE17 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE16_DRV</name>
              <description>PE16 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_CFG0</name>
          <description>PE External Interrupt Configure Register 0</description>
          <addressOffset>0x280</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_CFG1</name>
          <description>PE External Interrupt Configure Register 1</description>
          <addressOffset>0x284</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_CFG2</name>
          <description>PE_EINT_CFG2</description>
          <addressOffset>0x288</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>EINT17_CFG</name>
              <description>External INT17 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_CTL</name>
          <description>PE External Interrupt Control Register</description>
          <addressOffset>0x290</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>EINT17_CTL</name>
              <description>External INT17 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_DEB</name>
          <description>PE External Interrupt Debounce Register</description>
          <addressOffset>0x298</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_EINT_STATUS</name>
          <description>PE External Interrupt Status Register</description>
          <addressOffset>0x294</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>EINT17_STATUS</name>
              <description>External INT17 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_PULL0</name>
          <description>PE Pull Register 0</description>
          <addressOffset>0xE4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PE15_PULL</name>
              <description>PE15 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE14_PULL</name>
              <description>PE14 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE13_PULL</name>
              <description>PE13 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE12_PULL</name>
              <description>PE12 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE11_PULL</name>
              <description>PE11 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE10_PULL</name>
              <description>PE10 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE9_PULL</name>
              <description>PE9 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE8_PULL</name>
              <description>PE8 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE7_PULL</name>
              <description>PE7 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE6_PULL</name>
              <description>PE6 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE5_PULL</name>
              <description>PE5 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE4_PULL</name>
              <description>PE4 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE3_PULL</name>
              <description>PE3 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE2_PULL</name>
              <description>PE2 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE1_PULL</name>
              <description>PE1 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE0_PULL</name>
              <description>PE0 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PE_PULL1</name>
          <description>PE_PULL1</description>
          <addressOffset>0xE8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>PE17_PULL</name>
              <description>PE17 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE16_PULL</name>
              <description>PE16 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_CFG0</name>
          <description>PF Configure Register 0</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0xFFFFFFF</resetValue>
          <resetMask>0xFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PF6_SELECT</name>
              <description>PF6 Select  0000:Input                                0001:Output  0010:Reserved                          0011:OWA-OUT    0100:IR-RX                                0101:I2S2-MCLK  0110:PWM5                              0111:Reserved    1000:Reserved                          1001:Reserved    1110:PF-EINT6                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF5_SELECT</name>
              <description>PF5 Select  0000:Input                                0001:Output  0010:SDC0-D2                          0011:Reserved    0100:R-JTAG-CK                        0101:I2S2-LRCK  0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PF-EINT5                          1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF4_SELECT</name>
              <description>PF4 Select  0000:Input                                0001:Output  0010:SDC0-D3                          0011:UART0-RX    0100:TWI0-SDA                        0101:PWM6  0110:IR-TX                                0111:Reserved    1000:Reserved                          1001:Reserved    1110:PF-EINT4                          1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF3_SELECT</name>
              <description>PF3 Select  0000:Input                                  0001:Output  0010:SDC0-CMD                          0011:Reserved    0100:R-JTAG-DO                          0101:I2S2-BCLK  0110:Reserved                            0111:Reserved    1000:Reserved                            1001:Reserved    1110:PF-EINT3                            1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF2_SELECT</name>
              <description>PF2 Select  0000:Input                                  0001:Output  0010:SDC0-CLK                          0011:UART0-TX    0100:TWI0-SCK                          0101: Reserved 
0110: Reserved                              0111: Reserved    1000:Reserved                            1001:Reserved    1110:PF-EINT2                            1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PF_minus_EINT2</name>
                  <description>PF-EINT2</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO</name>
                  <description>IO Disable</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF1_SELECT</name>
              <description>PF1 Select  0000:Input                                0001:Output  0010:SDC0-D0                          0011:Reserved    0100:R-JTAG-DI                        0101:I2S2-DOUT0  0110:I2S2-DIN1                        0111:Reserved  1000:Reserved                          1001:Reserved    1110:PF-EINT1                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF0_SELECT</name>
              <description>PF0 Select  0000:Input                                  0001:Output  0010:SDC0-D1                            0011:Reserved    0100:R-JTAG-MS                        0101:I2S2-DOUT1  0110:I2S2-DIN0                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PF-EINT0                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_DAT</name>
          <description>PF Data Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>PF_DAT</name>
              <description>PF Data  If the port is configured as input, the corresponding bit is the pin  state. If the port is configured as output, the pin state is the same  as the corresponding bit. The read bit value is the value setup by  software.  If  the  port  is  configured  as  functional  pin,  the  undefined value will be read.   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_DRV0</name>
          <description>PF Multi_Driving Register 0</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x1111111</resetValue>
          <resetMask>0x3333333</resetMask>
          <fields>
            <field>
              <name>PF6_DRV</name>
              <description>PF6 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF5_DRV</name>
              <description>PF5 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF4_DRV</name>
              <description>PF4 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF3_DRV</name>
              <description>PF3 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF2_DRV</name>
              <description>PF2 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF1_DRV</name>
              <description>PF1 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF0_DRV</name>
              <description>PF0 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_CFG0</name>
          <description>PF External Interrupt Configure Register 0</description>
          <addressOffset>0x2A0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_CTL</name>
          <description>PF External Interrupt Control Register</description>
          <addressOffset>0x2B0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_DEB</name>
          <description>PF External Interrupt Debounce Register</description>
          <addressOffset>0x2B8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_STATUS</name>
          <description>PF External Interrupt Status Register</description>
          <addressOffset>0x2B4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_PULL0</name>
          <description>PF Pull Register 0</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PF6_PULL</name>
              <description>PF6 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF5_PULL</name>
              <description>PF5 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF4_PULL</name>
              <description>PF4 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF3_PULL</name>
              <description>PF3 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF2_PULL</name>
              <description>PF2 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF1_PULL</name>
              <description>PF1 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF0_PULL</name>
              <description>PF0 Pull_up or down Select 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG0</name>
          <description>PG Configure Register 0</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PG7_SELECT</name>
              <description>PG7 Select  0000:Input                                0001:Output  0010:UART1-RX                        0011:TWI2-SDA    0100:RGMII-TXD3                    0101: Reserved    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT7                          1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG6_SELECT</name>
              <description>PG6 Select  0000:Input                                0001:Output  0010:UART1-TX                        0011:TWI2-SCK    0100:RGMII-TXD2                    0101:PWM1    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT6                          1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG5_SELECT</name>
              <description>PG5 Select  0000:Input                                    0001:Output  0010:SDC1-D3                              0011:UART5-RX    0100:RGMII-TXD1/RMII-TXD1      0101:PWM4    0110:Reserved                              0111:Reserved    1000:Reserved                              1001:Reserved    1110:PG-EINT5                              1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG4_SELECT</name>
              <description>PG4 Select  0000:Input                                    0001:Output  0010:SDC1-D2                              0011:UART5-TX    0100:RGMII-TXD0/RMII-TXD0      0101:PWM5    0110:Reserved                              0111:Reserved    1000:Reserved                              1001:Reserved    1110:PG-EINT4                              1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG3_SELECT</name>
              <description>PG3 Select  0000:Input                                    0001:Output  0010:SDC1-D1                              0011:UART3-CTS    0100:RGMII-TXCK/RMII-TXCK      0101:UART4-RX    0110:Reserved                                0111:Reserved    1000:Reserved                                1001:Reserved    1110:PG-EINT3                                1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG2_SELECT</name>
              <description>PG2 Select  0000:Input                                        0001:Output  0010:SDC1-D0                                  0011:UART3-RTS    0100:RGMII-RXD1/RMII-RXD1        0101:UART4-TX    0110:Reserved                                  0111:Reserved    1000:Reserved                                  1001:Reserved    1110:PG-EINT2                                  1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG1_SELECT</name>
              <description>PG1 Select  0000:Input                                          0001:Output  0010:SDC1-CMD                                0011:UART3-RX    0100:RGMII-RXD0/RMII-RXD0          0101:PWM6    0110:Reserved                                  0111:Reserved    1000:Reserved                                  1001:Reserved    1110:PG-EINT1                                  1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG0_SELECT</name>
              <description>PG0 Select  0000:Input                                            0001:Output  0010:SDC1-CLK                                    0011:UART3-TX    0100:RGMII-RXCTRL/RMII-CRS-DV      0101:PWM7    0110:Reserved                                      0111:Reserved    1000:Reserved                                      1001:Reserved    1110:PG-EINT0                                      1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG1</name>
          <description>PG Configure Register 1</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PG15_SELECT</name>
              <description>PG15 Select  0000:Input                                  0001:Output  0010:I2S1-DOUT0                        0011:TWI2-SDA    0100:MDIO                                  0101:I2S1-DIN1    0110:SPI0-HOLD                          0111:UART1-CTS    1000:Reserved                            1001:Reserved    1110:PG-EINT15                          1111:IO Disable </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG14_SELECT</name>
              <description>PG14 Select  0000:Input                                0001:Output  0010:I2S1-DIN0                        0011:TWI2-SCK    0100:MDC                                  0101:I2S1-DOUT1    0110:SPI0-WP                            0111:UART1-RTS    1000:Reserved                          1001:Reserved    1110:PG-EINT14                        1111:IO Disable </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG13_SELECT</name>
              <description>PG13 Select  0000:Input                                      0001:Output  0010:I2S1-BCLK                              0011:TWI0-SDA    0100:RGMII-CLKIN/RMII-RXER      0101:PWM2    0110:LEDC-DO                                0111:UART1-RX    1000:Reserved                                1001:Reserved    1110:PG-EINT13                              1111:IO Disable </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG12_SELECT</name>
              <description>PG12 Select  0000:Input                                      0001:Output  0010:I2S1-LRCK                              0011:TWI0-SCK    0100:RGMII-TXCTRL/RMII-TXEN    0101:CLK-FANOUT2    0110:PWM0                                    0111:UART1-TX    1000:Reserved                                1001:Reserved    1110:PG-EINT12                              1111:IO Disable </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG11_SELECT</name>
              <description>PG11 Select  0000:Input                                  0001:Output  0010:I2S1-MCLK                        0011:TWI3-SDA    0100:EPHY-25M                        0101:CLK-FANOUT1    0110:TCON-TRIG                      0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT11                        1111:IO Disable </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG10_SELECT</name>
              <description>PG10 Select  0000:Input                                0001:Output  0010:PWM3                              0011:TWI3-SCK    0100:RGMII-RXCK                    0101:CLK-FANOUT0    0110:IR-RX                                0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT10                        1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG9_SELECT</name>
              <description>PG9 Select.  0000:Input                                0001:Output  0010:UART1-CTS                      0011:TWI1-SDA    0100:RGMII-RXD3                    0101:UART3-RX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT9                          1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG8_SELECT</name>
              <description>PG8 Select  0000:Input                                0001:Output  0010:UART1-RTS                      0011:TWI1-SCK    0100:RGMII-RXD2                    0101:UART3-TX    0110:Reserved                          0111:Reserved    1000:Reserved                          1001:Reserved    1110:PG-EINT8                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG2</name>
          <description>PG_CFG2</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0xFFF</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>PG18_SELECT</name>
              <description>PG18 Select  0000:Input                                  0001:Output  0010:UART2-RX                          0011:TWI3-SDA  0100:PWM6                                0101:CLK-FANOUT1  0110:OWA-OUT                          0111:UART0-RX    1000:Reserved                            1001:Reserved    1110:PG-EINT18                          1111:IO Disable </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG17_SELECT</name>
              <description>PG17 Select  0000:Input                                  0001:Output  0010:UART2-TX                          0011:TWI3-SCK    0100:PWM7                              0101:CLK-FANOUT0  0110:IR-TX                                0111:UART0-TX  1000:Reserved                          1001:Reserved    1110:PG-EINT17                        1111:IO Disable </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG16_SELECT</name>
              <description>PG16 Select  0000:Input                                  0001:Output  0010:IR-RX                                  0011:TCON-TRIG  0100:PWM5                                0101:CLK-FANOUT2 
0110: Reserved                              0111:LEDC-DO  1000:Reserved                            1001:Reserved    1110:PG-EINT16                          1111:IO Disable   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEDC_minus_DO</name>
                  <description>LEDC-DO</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PG_minus_EINT16</name>
                  <description>PG-EINT16</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IO</name>
                  <description>IO Disable</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DAT</name>
          <description>PG Data Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFF</resetMask>
          <fields>
            <field>
              <name>PG_DAT</name>
              <description>If the port is configured as the input function, the corresponding  bit  is  the  pin  state.  If  the  port  is  configured  as  the  output  function, the pin state is the same as the corresponding bit. The  read  bit  value  is  the  value  set  up  by  software.  If  the  port  is  configured as a functional pin, the undefined value will be read.   </description>
              <bitRange>[18:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DRV0</name>
          <description>PG Multi_Driving Register 0</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PG7_DRV</name>
              <description>PG7 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG6_DRV</name>
              <description>PG6 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG5_DRV</name>
              <description>PG5 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG4_DRV</name>
              <description>PG4 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG3_DRV</name>
              <description>PG3 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG2_DRV</name>
              <description>PG2 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG1_DRV</name>
              <description>PG1 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG0_DRV</name>
              <description>PG0 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DRV1</name>
          <description>PG Multi_Driving Register 1</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x11111111</resetValue>
          <resetMask>0x33333333</resetMask>
          <fields>
            <field>
              <name>PG15_DRV</name>
              <description>PG15 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG14_DRV</name>
              <description>PG14 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG13_DRV</name>
              <description>PG13 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG12_DRV</name>
              <description>PG12 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG11_DRV</name>
              <description>PG11 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG10_DRV</name>
              <description>PG10 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG9_DRV</name>
              <description>PG9 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG8_DRV</name>
              <description>PG8 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DRV2</name>
          <description>PG_DRV2</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x111</resetValue>
          <resetMask>0x333</resetMask>
          <fields>
            <field>
              <name>PG18_DRV</name>
              <description>PG18 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG17_DRV</name>
              <description>PG17 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3 </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG16_DRV</name>
              <description>PG16 Multi_Driving Select 
00: Level 0       
01: Level 1 
10: Level 2       
11: Level 3   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG0</name>
          <description>PG External Interrupt Configure Register 0</description>
          <addressOffset>0x2C0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG1</name>
          <description>PG External Interrupt Configure Register 1</description>
          <addressOffset>0x2C4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG2</name>
          <description>PG_EINT_CFG2</description>
          <addressOffset>0x2C8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>EINT18_CFG</name>
              <description>External INT18 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CFG</name>
              <description>External INT17 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/Negative)  Others: Reserved </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/Negative)</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CTL</name>
          <description>PG External Interrupt Control Register</description>
          <addressOffset>0x2D0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFF</resetMask>
          <fields>
            <field>
              <name>EINT18_CTL</name>
              <description>External INT18 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CTL</name>
              <description>External INT17 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable   
0: Disable 
1: Enable </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_DEB</name>
          <description>PG External Interrupt Debounce Register</description>
          <addressOffset>0x2D8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre_scale n  The selected clock source is prescaled by 2^n.   </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_STATUS</name>
          <description>PG External Interrupt Status Register</description>
          <addressOffset>0x2D4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFFF</resetMask>
          <fields>
            <field>
              <name>EINT18_STATUS</name>
              <description>External INT18 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_STATUS</name>
              <description>External INT17 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit   
0: No IRQ pending 
1: IRQ pending  Write &#8216;1&#8217; to clear   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending  Write &#8216;1&#8217; to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_PULL0</name>
          <description>PG Pull Register 0</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PG15_PULL</name>
              <description>PG15 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG14_PULL</name>
              <description>PG14 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG13_PULL</name>
              <description>PG13 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG12_PULL</name>
              <description>PG12 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG11_PULL</name>
              <description>PG11 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG10_PULL</name>
              <description>PG10 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG9_PULL</name>
              <description>PG9 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG8_PULL</name>
              <description>PG8 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG7_PULL</name>
              <description>PG7 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG6_PULL</name>
              <description>PG6 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG5_PULL</name>
              <description>PG5 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG4_PULL</name>
              <description>PG4 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG3_PULL</name>
              <description>PG3 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG2_PULL</name>
              <description>PG2 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG1_PULL</name>
              <description>PG1 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG0_PULL</name>
              <description>PG0 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_PULL1</name>
          <description>PG_PULL1</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>PG18_PULL</name>
              <description>PG18 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG17_PULL</name>
              <description>PG17 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG16_PULL</name>
              <description>PG16 Pull_up or down Select. 
00: Pull_up/down disable 
01: Pull_up 
10: Pull_down      
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_up_slash_down_disable</name>
                  <description>Pull_up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_up</name>
                  <description>Pull_up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_down</name>
                  <description>Pull_down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_MOD_SEL</name>
          <description>PIO  Group  Withstand  Voltage  Mode  Select  Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x107C</resetMask>
          <fields>
            <field>
              <name>VCCIO_PWR_MOD_SEL</name>
              <description>VCC_IO POWER MODE Select 
0: 3.3 V 
1: 1.8 V </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG_PWR_MOD_SEL</name>
              <description>PG_POWER MODE Select 
0: 3.3 V 
1: 1.8 V  If PG_Port Power Source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V  If PG_Port Power Source selects VCC_IO, this bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF_PWR_MOD_SEL</name>
              <description>PF_POWER MODE Select 
0: 3.3 V 
1: 1.8 V  If PF_Port Power Source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V  If PF_Port Power Source selects VCC_IO, this bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE_PWR_MOD_SEL</name>
              <description>PE_POWER MODE Select 
0: 3.3 V 
1: 1.8 V  If PE_Port Power Source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V  If PE_Port Power Source selects VCC_IO, this bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PD_PWR_MOD_SEL</name>
              <description>PD_POWER MODE Select 
0: 3.3 V 
1: 1.8 V  If PD_Port Power Source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V  If PD_Port Power Source selects VCC_IO, this bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC_PWR_MOD_SEL</name>
              <description>PC_POWER MODE Select 
0: 3.3 V 
1: 1.8 V  If PC_Port Power Source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V  If PC_Port Power Source selects VCC_IO, this bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_MS_CTL</name>
          <description>PIO Group Withstand Voltage Mode Select Control  Register</description>
          <addressOffset>0x344</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x107C</resetMask>
          <fields>
            <field>
              <name>VCCIO_WS_VOL_MOD_SEL</name>
              <description>VCC_IO Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PG_WS_VOL_MOD_SEL</name>
              <description>VCC_PG Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PF_WS_VOL_MOD_SEL</name>
              <description>VCC_PF Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PE_WS_VOL_MOD_SEL</name>
              <description>VCC_PE Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PD_WS_VOL_MOD_SEL</name>
              <description>VCC_PD Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PC_WS_VOL_MOD_SEL</name>
              <description>VCC_PC Withstand Voltage Mode Select Control 
0: Enable 
1: Disable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_VAL</name>
          <description>PIO Group Power Value Register</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1007C</resetMask>
          <fields>
            <field>
              <name>VCCIO_PWR_VAL</name>
              <description>VCC_IO Power Value </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PG_PWR_VAL</name>
              <description>PG_Port Power Value  If PG_Port power source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PF_PWR_VAL</name>
              <description>PF_Port Power Value  If PF_Port power source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PE_PWR_VAL</name>
              <description>PE_Port Power Value  If PE_Port power source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PD_PWR_VAL</name>
              <description>PD_Port Power Value  If PD_Port power source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PC_PWR_VAL</name>
              <description>PC_Port Power Value  If PC_Port power source selects VCC_IO, this bit is invalid. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_VOL_SEL_CTL</name>
          <description>PIO Group Power Voltage Select Control Register</description>
          <addressOffset>0x350</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>VCC-PF</name>
              <description>Power Voltage Select Control 
0: 1.8 V 
1: 3.3 V       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RISCV PLIC</name>
      <description>RISCV PLIC</description>
      <groupName>generic</groupName>
      <baseAddress>0x10000000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>9</dim>
          <dimIncrement>4</dimIncrement>
          <name>_n[%s]</name>
          <addressOffset>0x1000</addressOffset>
          <register>
            <name>PLIC_IP_REGn</name>
            <description>PLIC_IP_REGn</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PLIC_IP</name>
                <description>PLIC Interrupt Pending.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PLIC_MIE_REGn</name>
            <description>PLIC_MIE_REGn</description>
            <addressOffset>0x1000</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PLIC_MIE</name>
                <description>PLIC Machine Mode Interrupt Enable.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PLIC_SIE_REGn</name>
            <description>PLIC_SIE_REGn</description>
            <addressOffset>0x1080</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PLIC_SIE</name>
                <description>PLIC Superuser Mode Interrupt Enable.   </description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>PLIC_CTRL_REG</name>
          <description>PLIC Control Register</description>
          <addressOffset>0x1FFFFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PLIC_CTRL</name>
              <description>PLIC Control 
0: Only the machine mode can access to all registers in PLIC. The  super-user  mode  can  not  access  PLIC_CTRL,  PLIC_PRIO,  PLIC_IP,  and PLIC_IE registers, only access the interrupt threshold register  and the interrupt response/completion register. The normal-user  mode can not access any registers in PLIC. 
1: The machine mode can access to all registers in PLIC. The super- user mode can access all registers except PLL_CTRL in PLIC. The  normal-user mode can not access any registers in PLIC.  </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Only_the_machine</name>
                  <description>Only the machine mode can access to all registers in PLIC. The  super-user  mode  can  not  access  PLIC_CTRL,  PLIC_PRIO,  PLIC_IP,  and PLIC_IE registers, only access the interrupt threshold register  and the interrupt response/completion register. The normal-user  mode can not access any registers in PLIC.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>machine_mode</name>
                  <description>The machine mode can access to all registers in PLIC. The super- user mode can access all registers except PLL_CTRL in PLIC. The  normal-user mode can not access any registers in PLIC.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PLIC_MCLAIM_REG</name>
          <description>PLIC Machine Claim Register</description>
          <addressOffset>0x200004</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>PLIC_MCLAIM</name>
              <description>PLIC Machine Claim  Read register: Return the current stored ID value of the register.  The  read  operation  indicates  that  the  interrupt  of  the  corresponding ID starts to perform. The PLIC starts to process the  interrupt response.  Write register: Indicate that the interrupt of the corresponding ID  is  complete.  The  writing  operation  can  not  update  the  response/completion  register.  The  PLIC  starts  to  process  the  interrupt completion.  </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLIC_MTH_REG</name>
          <description>PLIC Machine Threshold Register</description>
          <addressOffset>0x200000</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>PLIC_MTH</name>
              <description>PLIC Machine Threshold    Indicate the interrupt threshold of the current interrupt mode.  If the threshold is configured to 0, it indicates that all interrupts  are permitted.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>255</dim>
          <dimIncrement>4</dimIncrement>
          <dimIndex>1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255</dimIndex>
          <name>PLIC_PRIO_REGn_%s</name>
          <description>PLIC_PRIO_REGn_%s</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PLIC_PRIO</name>
              <description>PLIC Priority  Support for 32 different levels of priority.  Where, a priority sets to 0 indicates that the interrupt is invalid.  Machine  mode  interrupts  have  unconditionally  higher  priority  than super-user mode interrupts. When the interrupt target mode  is  the  same,  priority  1  is  the  lowest  priority,  priority  31  is  the  highest priority. When multiple interrupts of the same priority are  waiting  arbitration,  the  interrupt  source  ID  is  compared.  The  smaller ID has the higher priority.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLIC_SCLAIM_REG</name>
          <description>PLIC Superuser Claim Register</description>
          <addressOffset>0x201004</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>PLIC_SCLAIM</name>
              <description>PLIC Superuser Claim.  Read register: Return the current stored ID value of the register.  The  read  operation  indicates  that  the  interrupt  of  the  corresponding ID starts to perform. The PLIC starts to process the  interrupt response.  Write register: Indicate that the interrupt of the corresponding ID  is  complete.  The  writing  operation  can  not  update  the  response/completion  register.  The  PLIC  starts  to  process  the  interrupt completion.  </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLIC_STH_REG</name>
          <description>PLIC Superuser Threshold Register</description>
          <addressOffset>0x201000</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>PLIC_STH</name>
              <description>PLIC Superuser Threshold.  Indicate the interrupt threshold of the current interrupt mode.  If the threshold is configured to 0, it indicates that all interrupts  are permitted.  </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Spinlock</name>
      <description>Spinlock</description>
      <groupName>generic</groupName>
      <baseAddress>0x3005000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <dim>32</dim>
          <dimIncrement>4</dimIncrement>
          <name>SPINLOCKN_LOCK_REG[%s]</name>
          <description>SPINLOCKN_LOCK_REG[%s]</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TAKEN</name>
              <description>Lock State  Read  0x0:  The  lock  was  previously  Not  Taken  (free).  The  requester is granted the lock.  Write 0x0: Set the lock to Not Taken (free).  Read 0x1: The  lock was  previously  Taken. The requester  is  not granted the lock and must retry.  Write 0x1: No update to the lock value.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPINLOCK_IRQ_EN_REG</name>
          <description>Spinlock Interrupt Enable Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LOCK_IRQ_EN</name>
              <description>SpinLock[i] interrupt enable 
0: Disable 
1: Enable   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPINLOCK_IRQ_STA_REG</name>
          <description>Spinlock Interrupt Status Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LOCK_IRQ_STATUS</name>
              <description>SpinLock[i] interrupt status 
0: No effect 
1: Pending  Writing 1 clears this bit.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPINLOCK_LOCKIN0_REG</name>
          <description>SPINLOCK_LOCKIN0_REG</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields/>
        </register>
        <register>
          <name>SPINLOCK_LOCKIN1_REG</name>
          <description>SPINLOCK_LOCKIN1_REG</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields/>
        </register>
        <register>
          <name>SPINLOCK_LOCKIN2_REG</name>
          <description>SPINLOCK_LOCKIN2_REG</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields/>
        </register>
        <register>
          <name>SPINLOCK_LOCKIN3_REG</name>
          <description>SPINLOCK_LOCKIN3_REG</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields/>
        </register>
        <register>
          <name>SPINLOCK_LOCKIN4_REG</name>
          <description>SPINLOCK_LOCKIN4_REG</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields/>
        </register>
        <register>
          <name>SPINLOCK_STATUS_REG</name>
          <description>Spinlock Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LOCK_REG_STATUS</name>
              <description>SpinLock[i] status 
0: The Spinlock is free 
1: The Spinlock is taken   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPINLOCK_SYSTATUS_REG</name>
          <description>Spinlock System Status Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x10000000</resetValue>
          <resetMask>0x30000100</resetMask>
          <fields>
            <field>
              <name>LOCKS_NUM</name>
              <description>Number of lock registers implemented 
00: This instance has 256 lock registers 
01: This instance has 32 lock registers 
10: This instance has 64 lock registers 
11: This instance has 128 lock registers </description>
              <bitRange>[29:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>This_instance_has_256</name>
                  <description>This instance has 256 lock registers</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>This_instance_has_32</name>
                  <description>This instance has 32 lock registers</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>This_instance_has_64</name>
                  <description>This instance has 64 lock registers</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>This_instance_has_128</name>
                  <description>This instance has 128 lock registers</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IU0</name>
              <description>In-Use flag0, covering lock register0-31 
0: All lock registers 0-31 are in the NotTaken state. 
1: At least one of the lock register 0-31 is in the Taken state. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>All</name>
                  <description>All lock registers 0-31 are in the NotTaken state.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>At</name>
                  <description>At least one of the lock register 0-31 is in the Taken state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>THS</name>
      <description>THS</description>
      <groupName>generic</groupName>
      <baseAddress>0x2009400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>THS_ALARM0_INTS</name>
          <description>THS_ALARM0_INTS</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM_OFF_STS</name>
              <description>Alarm interrupt off pending for sensor  Write 1 to clear the pending status. 
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM_CTRL</name>
          <description>THS Alarm Threshold Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x5A00684</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>ALARM_T_HOT</name>
              <description>Thermal sensor alarm threshold for hot temperature </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM_T_HYST</name>
              <description>Thermal sensor alarm threshold for hysteresis temperature     </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM_INTC</name>
          <description>THS Alarm Interrupt Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM_INT_EN</name>
              <description>Enable the alarm interrupt for the sensor 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM_INTS</name>
          <description>THS Alarm Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM_INT_STS</name>
              <description>Alarm interrupt pending for sensor  Write 1 to clear the pending status. 
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_CDATA</name>
          <description>THS Calibration Data</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x800</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS_CDATA</name>
              <description>Thermal sensor calibration data   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_CTRL</name>
          <description>THS Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x1DF002F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TACQ</name>
              <description>ADC acquire time  CLK_IN/(n + 1)    The default value is 2 us. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_DATA</name>
          <description>THS Data Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS_DATA</name>
              <description>Temperature measurement data of sensor       </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_DATA_INTC</name>
          <description>THS Data Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>THS_DATA_IRQ_EN</name>
              <description>Enable the interrupt of sensor_data update  If  enabled,  when  the  measured  sensor_data  is  updated,  it  will  generate an interrupt. 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_DATA_INTS</name>
          <description>THS Data Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>THS_DATA_IRQ_STS</name>
              <description>Indicates the pending status of the sensor&#8217;s data interrupt. Write  1 to clear the pending status. 
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_EN</name>
          <description>THS Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>THS_EN</name>
              <description>Enable temperature measurement sensor   
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_FILTER</name>
          <description>THS Median Filter Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>FILTER_EN</name>
              <description>Filter enable 
0: Disabled 
1: Enabled </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FILTER_TYPE</name>
              <description>Averaging filter type 
00: 2 
01: 4 
10: 8 
11: 16   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_PER</name>
          <description>THS Period Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x3A000</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>THERMAL_PER</name>
              <description>Temperature measurement period  4096*(n + 1)/CLK_IN  The default value is 10 ms. </description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_SHUTDOWN_CTRL</name>
          <description>THS Shutdown Threshold Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x4E9</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>SHUT_T_HOT</name>
              <description>Thermal sensor shutdown threshold for hot temperature   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_SHUT_INTC</name>
          <description>THS Shut Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>SHUT_INT_EN</name>
              <description>Enable the shutdown interrupt for the sensor 
0: Disabled 
1: Enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_SHUT_INTS</name>
          <description>THS Shut Interrupt Status Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>SHUT_INT_STS</name>
              <description>Indicates the pending status of the sensor&#8217;s shutdown interrupt.  Write 1 to clear the pending status. 
0: No effect 
1: Pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TPADC</name>
      <description>TPADC</description>
      <groupName>generic</groupName>
      <baseAddress>0x2009C00</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TP_CALI_DATA_REG</name>
          <description>TP Calibration Data Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x800</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>TP_CDAT</name>
              <description>TP Common Data    It is used to adjust the tolerance of the internal ADC.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_CTRL0</name>
          <description>TP_CTRL0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0xF800000</resetValue>
          <resetMask>0xFFBFFFFF</resetMask>
          <fields>
            <field>
              <name>ADC_FIRST_DLY</name>
              <description>ADC First Convert Delay Time (T_FCDT) Setting    Based on ADC first convert delay mode select (Bit 23)  T_FCDT =   *     </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC_FIRST_DLY_MODE</name>
              <description>ADC First Convert Delay Mode Select   
0: CLK_IN/16   
1: CLK_IN/16*256   </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_IN_slash_16</name>
                  <description>CLK_IN/16</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_IN_slash_16_times_256</name>
                  <description>CLK_IN/16*256</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CLK_DIVIDER</name>
              <description>ADC Clock Divider (CLK_IN)   
00: CLK/2   
01: CLK/3   
10: CLK/6   
11: CLK/1   </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLK_slash_2</name>
                  <description>CLK/2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_slash_3</name>
                  <description>CLK/3</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_slash_6</name>
                  <description>CLK/6</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLK_slash_1</name>
                  <description>CLK/1</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FS_DIV</name>
              <description>ADC Sample Frequency Divider   
0000: CLK_IN/2  
0001: CLK_IN/2  
0010: CLK_IN/2   &#8230;.   
1111: CLK_IN/2  </description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TACQ</name>
              <description>Touch panel ADC acquire time  CLK_IN/(16*(N+1)) </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_CTRL_REG1</name>
          <description>TP Control Register 1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x101</resetValue>
          <resetMask>0xFF3FF</resetMask>
          <fields>
            <field>
              <name>STYLUS_UP_DEBOUNCE</name>
              <description>Stylus Up De-bounce Time Setting 
0x00: 0    &#8230;. 
0xFF: 2N*(CLK_IN/16*256)   </description>
              <bitRange>[19:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0</name>
                  <description>0    &#8230;.</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2N_times__openingparen_CLK_IN_slash_16_times_256_closingparen_</name>
                  <description>2N*(CLK_IN/16*256)</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STYLUS_UP_DEBOUCE_EN</name>
              <description>Stylus Up Debounce Function Select   
0: Disable   
1: Enable   </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHOPPER_EN</name>
              <description>T-sensor Chopping Enable 
0: Disable 
1: Enable  This field is not used when there is no T-sensor in TPADC </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  This field is not used when there is no T-sensor in TPADC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TOUCH_PAN_CALI_EN</name>
              <description>Touch Panel Calibration   
1: Start calibration, it is cleared to 0 after calibration </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start calibration, it is cleared to 0 after calibration</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_DUAL_EN</name>
              <description>Touch Panel Double Point Enable 
0: Disable   
1: Enable   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_EN</name>
              <description>TP Function Enable 
0: Disable   
1: Enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_MODE_SELECT</name>
              <description>Touch Panel Mode and Auxiliary ADC Mode Select   
0: TP 
1: Auxiliary ADC </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TP</name>
                  <description>TP</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auxiliary</name>
                  <description>Auxiliary ADC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CHAN3_SELECT</name>
              <description>Analog Input Channel 3 Select 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CHAN2_SELECT</name>
              <description>Analog Input Channel 2 Select 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CHAN1_SELECT</name>
              <description>Analog Input Channel 1 Select 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC_CHAN0_SELECT</name>
              <description>Analog Input Channel 0 Select 
0: Disable 
1: Enable  CHAN0&#8211;3 can be selected at the same time. If N channel is selected, each channel has 1/N full speed of the  ADC. If only one channel is selected, it has the full conversion rate. CHAN0&#8211;3 correspond to TP_YN, TP_YP,  TP_XN, TP_XP.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  CHAN0&#8211;3 can be selected at the same time. If N channel is selected, each channel has 1/N full speed of the  ADC. If only one channel is selected, it has the full conversion rate. CHAN0&#8211;3 correspond to TP_YN, TP_YP,  TP_XN, TP_XP.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_CTRL_REG2</name>
          <description>TP Control Register 2</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x80000FFF</resetValue>
          <resetMask>0xFDFFFFFF</resetMask>
          <fields>
            <field>
              <name>TP_SENSITIVE_ADJUST</name>
              <description>Internal Pull-up Resistor Control 
0000: least sensitive  &#8230;&#8230; 
1111: most sensitive  This field is used to adjust sensitivity of pen down detection. </description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>least</name>
                  <description>least sensitive  &#8230;&#8230;</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>most</name>
                  <description>most sensitive  This field is used to adjust sensitivity of pen down detection.</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_FIFO_MODE_SELECT</name>
              <description>TP FIFO Access Data Mode Select 
00: FIFO store X1,Y1 data for single touch no pressure mode 
01:  FIFO  store  X1,Y1,  X,  Y  data  for  dual  touch  no  pressure  mode 
10: FIFO store X1,Y1, X2,Y2 data for dual touch no pressure mode   
11: FIFO store X1,Y1, X2,Y2,Z1,Z2 data for dual touch and pressure  mode  The ADC output data in single touch mode can store in FIFO with  TP_FIFO_MODE_SELECT configured as 01,10,11. But the data  X,  Y is theoretically equal to X1,Y1, and X2,Y2 is equal to 0.  When  PRE_MEA_EN  is  set  and  TP_FIFO_MODE_SELECT  is  not  configured as 2&#8217;b11, X and Y data will not be stored unless x1*(z2- z1)/z1 &lt; PRE_MEA_THRE_CNT.  Z  data  will  always  be  zero  when  TP_FIFO_MODE_SELECT  is  configured as 2&#8217;b11 but PRE_MEA_EN is not set. </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_store_X1_comma_Y1_data</name>
                  <description>FIFO store X1,Y1 data for single touch no pressure mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_store_X1_comma_Y1_comma__X</name>
                  <description>FIFO  store  X1,Y1,  X,  Y  data  for  dual  touch  no  pressure  mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_store_X1_comma_Y1_comma__X2_comma_Y2_data</name>
                  <description>FIFO store X1,Y1, X2,Y2 data for dual touch no pressure mode</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_store_X1_comma_Y1_comma__X2_comma_Y2_comma_Z1_comma_Z2_data</name>
                  <description>FIFO store X1,Y1, X2,Y2,Z1,Z2 data for dual touch and pressure  mode  The ADC output data in single touch mode can store in FIFO with  TP_FIFO_MODE_SELECT configured as 01,10,11. But the data  X,  Y is theoretically equal to X1,Y1, and X2,Y2 is equal to 0.  When  PRE_MEA_EN  is  set  and  TP_FIFO_MODE_SELECT  is  not  configured as 2&#8217;b11, X and Y data will not be stored unless x1*(z2- z1)/z1 &lt; PRE_MEA_THRE_CNT.  Z  data  will  always  be  zero  when  TP_FIFO_MODE_SELECT  is  configured as 2&#8217;b11 but PRE_MEA_EN is not set.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRE_MEA_EN</name>
              <description>TP Pressure Measurement Enable Control 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRE_MEA_THRE_CNT</name>
              <description>TP Pressure Measurement Threshold Control  0x000000:least sensitive 
0xFFFFFF: most sensitive  This field is used to adjust sensitivity of touch. </description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>most</name>
                  <description>most sensitive  This field is used to adjust sensitivity of touch.</description>
                  <value>0xFFFFFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_CTRL_REG3</name>
          <description>TP Control Register 3</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>FILTER_EN</name>
              <description>Filter Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FILTER_TYPE</name>
              <description>Filter Type 
00: 4/2 
01: 5/3 
10: 8/4 
11: 16/8 </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4_slash_2</name>
                  <description>4/2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_slash_3</name>
                  <description>5/3</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_slash_4</name>
                  <description>8/4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_slash_8</name>
                  <description>16/8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_DATA_REG</name>
          <description>TP Data Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>TP_DATA</name>
              <description>Touch Panel X ,Y data or Auxiliary analogy input data converted by  the internal ADC.       </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_INT_FIFO_CTRL_REG</name>
          <description>TP Interrupt FIFO Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0xF00</resetValue>
          <resetMask>0x33F93</resetMask>
          <fields>
            <field>
              <name>TP_OVERRUN_IRQ_EN</name>
              <description>TP FIFO Overrun IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_DATA_IRQ_EN</name>
              <description>TP FIFO Data Available IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_DATA_XY_CHANGE</name>
              <description>TP FIFO X,Y Data Interchange Function Select 
0: Disable 
1: Enable </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_FIFO_TRIG_LEVEL</name>
              <description>TP FIFO Data Available Trigger Level  Interrupt and DMA request trigger level for TP or Auxiliary ADC  Trigger Level = TXTL + 1 </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TP_DATA_DRQ_EN</name>
              <description>TP FIFO Data Available DRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_FIFO_FLUSH</name>
              <description>TP FIFO Flush  Write &#8216;1&#8217; to flush TX FIFO, self clear to &#8216;0&#8217; </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TP_UP_IRQ_EN</name>
              <description>Touch Panel Last Touch (Stylus Up) IRQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_DOWN_IRQ_EN</name>
              <description>Touch Panel First Touch (Stylus Down) IRQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TP_INT_FIFO_STAT_REG</name>
          <description>TP Interrupt FIFO Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x33F07</resetMask>
          <fields>
            <field>
              <name>FIFO_OVERRUN_PENDING</name>
              <description>TP FIFO Overrun IRQ pending 
0: No Pending IRQ 
1: FIFO Overrun Pending IRQ  Write &#8216;1&#8217; to clear this interrupt or automatically clear if interrupt  condition fails. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Overrun Pending IRQ  Write &#8216;1&#8217; to clear this interrupt or automatically clear if interrupt  condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_DATA_PENDING</name>
              <description>TP FIFO Data Available Pending Bit 
0: NO Pending IRQ 
1: FIFO Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  FIFO  flushed. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_Pending</name>
                  <description>NO Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Available Pending IRQ  Write  &#8216;1&#8217;  to  clear  this  interrupt  or  automatically  clear  if  FIFO  flushed.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXA_CNT</name>
              <description>TP FIFO Available Sample Word Counter </description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TP_IDLE_FLG</name>
              <description>Touch Panel Idle Flag 
0: idle 
1: not idle </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>idle</name>
                  <description>idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_idle</name>
                  <description>not idle</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_UP_PENDING</name>
              <description>Touch Panel Last Touch (Stylus Up) IRQ Pending bit 
0: No IRQ 
1: IRQ  Writing 1 to the bit clears it and its corresponding interrupt if the  interrupt is enabled. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ  Writing 1 to the bit clears it and its corresponding interrupt if the  interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TP_DOWN_PENDING</name>
              <description>Touch Panel First Touch (Stylus Down) IRQ Pending bit 
0: No IRQ 
1: IRQ  Writing 1 to the bit clears it and its corresponding interrupt if the  interrupt is enabled.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ  Writing 1 to the bit clears it and its corresponding interrupt if the  interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVD_TOP</name>
      <description>TVD_TOP</description>
      <groupName>generic</groupName>
      <baseAddress>0x5C00000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>4</dim>
          <dimIncrement>32</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x24</addressOffset>
          <register>
            <name>TVD_ADC_CFG</name>
            <description>TVD ADC CONFIGURATION Register</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x9007FFFF</resetMask>
            <fields>
              <field>
                <name>ADC_TEST</name>
                <description>ADC Test Mode Configuration   
0: Normal mode 
1: For ADC test </description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal_mode</name>
                    <description>Normal mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>For</name>
                    <description>For ADC test</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DATA_DLY</name>
                <description>Data Delay Configuration   
0: No delay 
1: Delay ADC output data for half circle </description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_delay</name>
                    <description>No delay</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Delay</name>
                    <description>Delay ADC output data for half circle</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CLP_STEP</name>
                <description>CLAMP Step Configuration    DC level size step for up and down. </description>
                <bitRange>[18:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE8_IBIAS</name>
                <description>Stage8 Ibias Configuration   </description>
                <bitRange>[15:14]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE7_IBIAS</name>
                <description>Stage7 Ibias Configuration   </description>
                <bitRange>[13:12]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE6_IBIAS</name>
                <description>Stage6 Ibias Configuration   </description>
                <bitRange>[11:10]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE5_IBIAS</name>
                <description>Stage5 Ibias Configuration   </description>
                <bitRange>[9:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE4_IBIAS</name>
                <description>Stage4 Ibias Configuration   </description>
                <bitRange>[7:6]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE3_IBIAS</name>
                <description>Stage3 Ibias Configuration   </description>
                <bitRange>[5:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE2_IBIAS</name>
                <description>Stage2 Ibias Configuration   </description>
                <bitRange>[3:2]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>STAGE1_IBIAS</name>
                <description>Stage1 Ibias Configuration     </description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TVD_ADC_CTL</name>
            <description>TVD ADC CONTROL Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1F</resetMask>
            <fields>
              <field>
                <name>LPF_SEL</name>
                <description>Low Pass Filter Select 
00: 11M 
01: 16M </description>
                <bitRange>[4:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_11M</name>
                    <description>11M</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16M</name>
                    <description>16M</description>
                    <value>0b01</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LPF_EN</name>
                <description>Low Pass Filter Enable 
0: Disable LPF circuit 
1: Enable LPF circuit </description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable LPF circuit</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable LPF circuit</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>AFE_EN</name>
                <description>AFE Enable 
0: Disable AFE circuit 
1: Enable AFE circuit </description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable AFE circuit</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable AFE circuit</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ADC_EN</name>
                <description>ADC Enable 
0: Disable ADC circuit 
1: Enable ADC circuit   </description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable ADC circuit</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable ADC circuit</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TVD_TOP_CTL</name>
            <description>TVD TOP CONTROL Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1000010</resetMask>
            <fields>
              <field>
                <name>LPF_DIG_SEL</name>
                <description>Low Pass Filter Digital Select 
0: 6M 
1: 8M </description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6M</name>
                    <description>6M</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8M</name>
                    <description>8M</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LPF_DIG_EN</name>
                <description>Low Pass Filter Digital Enable 
0: Disable 
1: Enable </description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>TVD_3D_CTL1</name>
          <description>TVD 3D DMA CONTROL Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x33</resetMask>
          <fields>
            <field>
              <name>COMB_3D_SEL</name>
              <description>Comb 3D Select 
00: TVD0  Others: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVD0</name>
                  <description>TVD0</description>
                  <value>0b00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMB_3D_EN</name>
              <description>Comb 3D Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVD_EN_3D_DMA</name>
              <description>TVD Enable 3D DMA 
0: Disable 
1: Enable  Set 0x1 when enable 3D comb filter.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Set 0x1 when enable 3D comb filter.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_3D_CTL2</name>
          <description>TVD 3D DMA CONTROL Register2</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DRAM_TRIG</name>
              <description>DRAM Trigger   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_3D_CTL3</name>
          <description>TVD 3D DMA CONTROL Register3</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>COMB_3D_ADDR0</name>
              <description>Comb 3D Address0   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_3D_CTL4</name>
          <description>TVD 3D DMA CONTROL Register4</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>COMB_3D_ADDR1</name>
              <description>Comb 3D Address1   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_3D_CTL5</name>
          <description>TVD 3D DMA CONTROL Register5</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>COMB_3D_SIZE</name>
              <description>Comb 3D Size   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_TOP_MAP</name>
          <description>TVD TOP MAP Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x13</resetMask>
          <fields>
            <field>
              <name>TVIN_SEL</name>
              <description>TVIN Select  0:TVIN0  1:TVIN1 </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TVD_ADC_MAP</name>
              <description>TVD ADC Map 
01: CVBS_MODE  Others: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CVBS_MODE</name>
                  <description>CVBS_MODE</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVD0</name>
      <description>TVD0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5C01000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TVD_CLAMP_AGC1</name>
          <description>TVD CLAMP &amp; AGC CONTROL Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xA001DD02</resetValue>
          <resetMask>0xFF01FF03</resetMask>
          <fields>
            <field>
              <name>CAGC_TARGET</name>
              <description>Cagc Target  These bits set the chroma AGC target   </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CAGC_EN</name>
              <description>Cagc Enable  0 : OFF  1 : ON </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AGC_TARGET</name>
              <description>Auto Gain Control Target  When AGC_EN = 1 , the AGC_TARGET is used to directly digital AGC  circuit.  When  AGC_EN  =  0  ,  the  AGC_TARGET  is  used  to  directly  drive  the  analog PGA.  (64 represents 1x, 32 represents 0.5x). </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AGC_FREQUENCE</name>
              <description>Auto Gain Control Freqence  0 : AGC gain update once per line  1 : AGC gain update once per frame </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AGC_EN</name>
              <description>Auto Gain Control Enable  0 : AGC disable  1 : AGC enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_CLAMP_AGC2</name>
          <description>TVD CLAMP &amp; AGC CONTROL Register2</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x86826440</resetValue>
          <resetMask>0x9FFFFF7F</resetMask>
          <fields>
            <field>
              <name>BLACK_LVL_CLP</name>
              <description>Black Level Clamp 
0: subtraction 0 
1: subtraction 16 </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>subtraction_0</name>
                  <description>subtraction 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>subtraction_16</name>
                  <description>subtraction 16</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AGC_GATE_BEGIN</name>
              <description>AGC Gate Begin  Count from hsync to the next line AGC gate </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AGC_BACKPORCH_DLY</name>
              <description>AGC Backporch Delay  Count from sync tip to back porch gate </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AGC_GATE_WIDTH</name>
              <description>AGC Gate Width   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_CLOCK1</name>
          <description>TVD CHROMA LOCK CONTROL Register1</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x463201</resetValue>
          <resetMask>0x1DFFFF0F</resetMask>
          <fields>
            <field>
              <name>COLOR_STD_NTSC</name>
              <description>Color Standard Ntsc 
0: NTSC358 
1: NTSC443  Only valid when COLOR_STD set as NTSC </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NTSC358</name>
                  <description>NTSC358</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NTSC443</name>
                  <description>NTSC443  Only valid when COLOR_STD set as NTSC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_LPF</name>
              <description>CHROMA Low Pass Filter   
00: Narrow 
01: Middle 
10: Wide 
11: Reserved </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Middle</name>
                  <description>Middle</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WIDE_BURST_GATE</name>
              <description>Wide Burst_Gate 
0: Narrow burst gate 
1: Wide burst gate </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow burst gate</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide burst gate</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BURST_GATE_END_TIME</name>
              <description>Burst Gate End Time   </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BURST_GATE_START_TIME</name>
              <description>Burst Gate Start Time </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COLOR_STD</name>
              <description>COLOR Standard 
000: NTSC 
001: PAL (I,B,G,H,D,N) 
010: PAL (M) 
011: PAL (CN) 
100: SECAM </description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COLOR_KILLER_EN</name>
              <description>Color Killer Enable 
1: Disable color when chroma unlock   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable color when chroma unlock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_CLOCK2</name>
          <description>TVD CHROMA LOCK CONTROL Register2</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x21F07C1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>C_SAMPLE_STEP</name>
              <description>C Sample Step  C_SAMPLE_STEP = Fsc/Fin X 2^30   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_DEBUG1</name>
          <description>TVD DEBUG CONTROL Register1</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x100000</resetValue>
          <resetMask>0xFFFFFF00</resetMask>
          <fields>
            <field>
              <name>CLAMP_UPDN_CYCLES</name>
              <description>Clamp Updn Cycles </description>
              <bitRange>[31:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLAMP_DN_START</name>
              <description>Clamp Dn Start  Write  0x1  to  make  clamp  up,  clamp  up  value  is  determine  by  CLAMP_UPDN_CYCLES.  Note  that  this  bit  is  only  valid  when  CLAMP_MODE is set as 0x1. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLAMP_UP_START</name>
              <description>Clamp Up Start  Write  0x1  to  make  clamp  up,  clamp  up  value  is  determine  by  CLAMP_UPDN_CYCLES.  Note  that  this  bit  is  only  valid  when  CLAMP_MODE is set as 0x1. </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLAMP_MODE</name>
              <description>Clamp Mode 
0: Normal, auto clamp control 
1: Debug mode, clamp control by register </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal, auto clamp control</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Debug</name>
                  <description>Debug mode, clamp control by register</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFE_GAIN_MODE</name>
              <description>Afe Gain Mode 
0: Auto gain mode 
1: Debug mode, AFE gain is determine by AFE_GAIN_VALUE </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto gain mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Debug</name>
                  <description>Debug mode, AFE gain is determine by AFE_GAIN_VALUE</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNLOCK_RST_GAIN_EN</name>
              <description>Unlock Reset Gain Enable </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRUNCATION_RST_GAIN_EN</name>
              <description>Truncation Reset Gain Enable </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRUNCATION2_RST_GAIN_EN</name>
              <description>Truncation2 Reset Gain Enable </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TVIN_LOCK_HIGH</name>
              <description>Tvin Lock High </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TVIN_LOCK_DEBUG</name>
              <description>Tvin Lock Debug </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFE_GAIN_VALUE</name>
              <description>Afe Gain Value </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_EN</name>
          <description>TVD MODULE CONTROL Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6008001</resetMask>
          <fields>
            <field>
              <name>EN_LOCK_DISABLE_WB2</name>
              <description>Enable Lock Disable WB2 </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN_LOCK_DISABLE_WB1</name>
              <description>Enable Lock Disable WB1 </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR_RSMP_FIFO</name>
              <description>Clear Resample FIFO 
0: Release 
1: Clear  Set 0x1 then 0x0 to reset resample FIFO. </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear  Set 0x1 then 0x0 to reset resample FIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVD_EN_CH</name>
              <description>TVD Enable CH 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_ENHANCE1</name>
          <description>TVD ENHANCEMENT CONTROL Register1</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x14208000</resetValue>
          <resetMask>0x3FFFFF0F</resetMask>
          <fields>
            <field>
              <name>SHARP_COEF2</name>
              <description>Sharp Coef2 </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHARP_COEF1</name>
              <description>Sharp Coef1  Ysharp = Y + YH *(SHARP_COEF1/ SHARP_COEF2) </description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHARP_EN</name>
              <description>Sharp Enable 
0: Disable 
1: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BRIGHT_OFFSET</name>
              <description>Bright Offset  Set 0x00, brightness offset is -32;  Set 0x20, brightness offset is 0.  Set 0xFF, brightness offset is max. </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTRAST_GAIN</name>
              <description>Contrast Gain  Set 0x00, contrast gain is min ;  Set 0x80, contrast gain is 1.  Set 0xFF, contrast gain is max. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YC_DLY</name>
              <description>YC Delay 
0000: Y and C no delay 
0001: Y delay 1 cycle to C 
0010: Y delay 2 cycle to C 
0011: Y delay 3 cycle to C 
0100: Y delay 4 cycle to C 
0101: Y delay 5 cycle to C 
0110: Y delay 6 cycle to C 
0111: Y delay 7 cycle to C 
1000: Reserved 
1001: Reserved 
1010: Reserved 
1011: C delay 5 cycle to Y 
1100: C delay 4 cycle to Y 
1101: C delay 3 cycle to Y 
1110: C delay 2 cycle to Y 
1111: C delay 1 cycle to Y   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Y_and_C</name>
                  <description>Y and C no delay</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_1_cycle</name>
                  <description>Y delay 1 cycle to C</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_2_cycle</name>
                  <description>Y delay 2 cycle to C</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_3_cycle</name>
                  <description>Y delay 3 cycle to C</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_4_cycle</name>
                  <description>Y delay 4 cycle to C</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_5_cycle</name>
                  <description>Y delay 5 cycle to C</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_6_cycle</name>
                  <description>Y delay 6 cycle to C</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Y_delay_7_cycle</name>
                  <description>Y delay 7 cycle to C</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_delay_5_cycle</name>
                  <description>C delay 5 cycle to Y</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_delay_4_cycle</name>
                  <description>C delay 4 cycle to Y</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_delay_3_cycle</name>
                  <description>C delay 3 cycle to Y</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_delay_2_cycle</name>
                  <description>C delay 2 cycle to Y</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>C_delay_1_cycle</name>
                  <description>C delay 1 cycle to Y</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_ENHANCE2</name>
          <description>TVD ENHANCEMENT CONTROL Register2</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x680</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>CHROMA_ENHANCE_STRENGTH</name>
              <description>Chroma Enhance Strength 
00: Mild 
01: Low 
10: Middle 
11: High </description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mild</name>
                  <description>Mild</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Middle</name>
                  <description>Middle</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_ENHANCE_EN</name>
              <description>Chroma Enhance Enable 
0: Disable 
1: Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SATURATION_GAIN</name>
              <description>Saturation Gain  Set 0x00, saturation gain is min ;  Set 0x80, saturation gain is 1.  Set 0xFF, saturation gain is max.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_ENHANCE3</name>
          <description>TVD ENHANCEMENT CONTROL Register3</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>CB_CR_GAIN_EN</name>
              <description>Cb Cr Gain Enable </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CR_GAIN</name>
              <description>Cr Gain </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_GAIN</name>
              <description>Cb Gain   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_HLOCK1</name>
          <description>TVD HLOCK CONTROL Register1</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x20000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>H_SAMPLE_STEP</name>
              <description>H Sample Step  H_SAMPLE_STEP = Fout/Fin X 2^30   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_HLOCK2</name>
          <description>TVD HLOCK CONTROL Register2</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x4ED60000</resetValue>
          <resetMask>0xFFFF000F</resetMask>
          <fields>
            <field>
              <name>HS_FILTER_GATE_END_TIME</name>
              <description>HSYNC Filter Gate End Time  These bits specify the end of the horizontal-blank-interval window.  Default/Hex = 78 </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_FILTER_GATE_START_TIME</name>
              <description>HSYNC Filter Gate Start Time  These  bits  specify  the  beginning  of  the  horizontal-blank-interval  window.  Default/Hex = -42 </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HTOL</name>
              <description>Horizontal Total Pixels Per Line 
0: 858 
1: 864  2~7: Reserved   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_HLOCK3</name>
          <description>TVD HLOCK CONTROL Register3</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0xFE9502D</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TIP_DET_WIN_END_TIME</name>
              <description>HSYNC Tip Detect Window End Time </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_TIP_DET_WIN_START_TIME</name>
              <description>HSYNC Tip Detect Window Start Time </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_RISING_DET_WIN_END_TIME</name>
              <description>HSYNC Rising Detect Window End Time </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_RISING_DETECT_WINDOW_START_TIME</name>
              <description>HSYNC Rising Detect Window Start Time   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_HLOCK4</name>
          <description>TVD HLOCK CONTROL Register4</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x3E3E8000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_FINE_TO_COARSE_OFFSET</name>
              <description>HSYNC Fine To Coarse Offset </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_RISING_TIME_FOR_FINE_DET</name>
              <description>HSYNC Rising Time For Fine Detect </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_DET_WIN_END_TIME_FOR_CORASE_DET</name>
              <description>HSYNC Detect Window End Time For Corase Detect </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_DET_WIN_START_TIME_FOR_COARSE_DET</name>
              <description>HSYNC Detect Window Start Time For Coarse Detect   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_HLOCK5</name>
          <description>TVD HLOCK CONTROL Register5</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x4E225082</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BACKPORCH_DET_WIN_END_TIME</name>
              <description>Backporch Detect Window End Time </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BACKPORCH_DET_WIN_START_TIME</name>
              <description>Backporch Detect Window Start Time </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HACT_WIDTH</name>
              <description>Hactive Width </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HACT_START</name>
              <description>Hactive Start   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_IRQ_CTL</name>
          <description>TVD DMA Interrupt Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF10001FB</resetMask>
          <fields>
            <field>
              <name>FIFO_3D_TX_O_EN</name>
              <description>FIFO 3D TX Overflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_TX_U_EN</name>
              <description>FIFO 3D TX Underflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_RX_O_EN</name>
              <description>FIFO 3D RX Overflow ENable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_RX_U_EN</name>
              <description>FIFO 3D RX Underflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAME_END_EN</name>
              <description>Frame End Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_Y_U_EN</name>
              <description>FIFO Y Underflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_PB_U_EN</name>
              <description>FIFO PB Underflow ENable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_PR_U_EN</name>
              <description>FIFO PR Underflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_Y_O_EN</name>
              <description>FIFO Y Overflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_PB_O_EN</name>
              <description>FIFO PB Overflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_PR_O_EN</name>
              <description>FIFO PR Overflow Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNLOCK_EN</name>
              <description>Unlock Enable 
0: IRQ disable 
1: IRQ enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_EN</name>
              <description>Lock Enable 
0: IRQ disable 
1: IRQ enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IRQ_disable</name>
                  <description>IRQ disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_enable</name>
                  <description>IRQ enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_IRQ_STATUS</name>
          <description>TVD DMA Interrupt Status Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF10101B3</resetMask>
          <fields>
            <field>
              <name>FIFO_3D_TX_O</name>
              <description>FIFO 3D TX Overflow 
0: FIFO work normal 
1: FIFO overflow  Write 0x1 to clear this bit. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_overflow</name>
                  <description>FIFO overflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_TX_U</name>
              <description>FIFO 3D TX Underflow 
0: FIFO work normal 
1: FIFO underflow  Write 0x1 to clear this bit. </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_underflow</name>
                  <description>FIFO underflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_RX_O</name>
              <description>FIFO 3D RX Overflow 
0: FIFO work normal 
1: FIFO overflow  Write 0x1 to clear this bit. </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_overflow</name>
                  <description>FIFO overflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_3D_RX_U</name>
              <description>FIFO 3D RX Underflow 
0: FIFO work normal 
1: FIFO underflow  Write 0x1 to clear this bit. </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_underflow</name>
                  <description>FIFO underflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRAME_END</name>
              <description>Frame End  This bit is auto set every write back frame. Set 0x1 to clear this bit. </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WB_ADDR_CHANGE_ERR</name>
              <description>WB Address Change_Error  Write back address change error </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO_Y_U</name>
              <description>FIFO Y Underflow 
0: FIFO work normal 
1: FIFO underflow  Write 0x1 to clear this bit. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_underflow</name>
                  <description>FIFO underflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_C_U</name>
              <description>FIFO C Underflow 
0: FIFO work normal 
1: FIFO underflow  Write 0x1 to clear this bit. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_underflow</name>
                  <description>FIFO underflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_Y_O</name>
              <description>FIFO Y Overflow 
0: FIFO work normal 
1: FIFO overflow  Write 0x1 to clear this bit. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_overflow</name>
                  <description>FIFO overflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_C_O</name>
              <description>FIFO C Overflow 
0: FIFO work normal 
1: FIFO overflow  Write 0x1 to clear this bit. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_work</name>
                  <description>FIFO work normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_overflow</name>
                  <description>FIFO overflow  Write 0x1 to clear this bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNLOCK</name>
              <description>Unlock 
0: TVD status no change 
1: TVD status change from lock to unlock </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVD_status_no_change</name>
                  <description>TVD status no change</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TVD_status_change</name>
                  <description>TVD status change from lock to unlock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>Lock 
0: TVD status no change 
1: TVD status change from unlock to lock   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVD_status_no_change</name>
                  <description>TVD status no change</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TVD_status_change</name>
                  <description>TVD status change from unlock to lock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_MODE</name>
          <description>TVD MODE CONTROL Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x20</resetValue>
          <resetMask>0x137</resetMask>
          <fields>
            <field>
              <name>BLUE_MODE_COLOR</name>
              <description>Blue Mode Color 
0: Blue 
1: Black </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Blue</name>
                  <description>Blue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Black</name>
                  <description>Black</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BLUE_DISPLAY_MODE</name>
              <description>Blue Display Mode  00 : Disabled  01 : Enabled  10 : Auto  11 : Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PROGRESSIVE_MODE</name>
              <description>Progressive Mode 
0: Interlace mode 
1: Progressive mode </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interlace_mode</name>
                  <description>Interlace mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Progressive_mode</name>
                  <description>Progressive mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SVIDEO_MODE</name>
              <description>Svideo Mode  0 : CVBS  1 : S-Video </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YPBPR_MODE</name>
              <description>Ypbpr Mode  0 : Disable the component input  1 : Enable the component input   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS1</name>
          <description>TVD DEBUG STATUS Register1</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x20</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_MAGNITUDE_STATUS</name>
              <description>These bits contain the chroma magnitude. </description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>AGC_DEGITAL_GAIN_STATUS</name>
              <description>These bits contain the digital AGC gain value. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>AGC_ANALOG_GAIN_STATUS</name>
              <description>These bits contain the analog AGC gain value.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS2</name>
          <description>TVD DEBUG STATUS Register2</description>
          <addressOffset>0x184</addressOffset>
          <resetValue>0x21F07C1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_SYNC_DTO_STATUS</name>
              <description></description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS3</name>
          <description>TVD DEBUG STATUS Register3</description>
          <addressOffset>0x188</addressOffset>
          <resetValue>0x20000000</resetValue>
          <resetMask>0x3FFFFFFF</resetMask>
          <fields>
            <field>
              <name>H_SYNC_DTO_STS</name>
              <description>Horizontal Sync Dto Status   </description>
              <bitRange>[29:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS4</name>
          <description>TVD DEBUG STATUS Register4</description>
          <addressOffset>0x18C</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xFF07FF</resetMask>
          <fields>
            <field>
              <name>VCR_REW</name>
              <description>VCR Rewind Detected </description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>VCR_FF</name>
              <description>VCR Fast-Forward Detected </description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>VCR_TRICK</name>
              <description>VCR Trick-Mode Detected </description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>VCR</name>
              <description>VCR Detected </description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>NOISY</name>
              <description>Noisy Signal Detected. This bit is set when the detected noise value  (status register 7Fh) is greater than  the value programmed into the  &#8220;noise_thresh&#8221; register (05h). </description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DET_625_LINE</name>
              <description>Detect 625 Line 
0: 525 lines 
1: 625 lines </description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_525</name>
                  <description>525 lines</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_625</name>
                  <description>625 lines</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECAM_DET</name>
              <description>SECAM Colour Mode Detected </description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAL_DET</name>
              <description>PAL Colour Mode Detected </description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>VNON_STANDARD</name>
              <description>Vertical Frequency Non-Standard Input Signal Detected </description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HNON_STANDARD</name>
              <description>Horizontal Frequency Non-Standard Input Signal Detected </description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PROSCAN_DET</name>
              <description>Progressive Scan Detected </description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MACROVISION_COLOR_STRIPES_DET</name>
              <description>The Number Indicates The Number Of Color Stripe  lines in each group   </description>
              <bitRange>[7:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MACROVISION_VBI_PSEUDO_SYNC_PULSES_DET</name>
              <description>Macrovision Vbi Pseudo Sync Pulses Detect 
0: Undetected 
1: Detected   </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Undetected</name>
                  <description>Undetected</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Detected</name>
                  <description>Detected</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_PLL_LOCKED_TO_COLOR_BURST</name>
              <description>Chroma Pll Locked To Color Burst 
0: Unlock 
1: Locked </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlock</name>
                  <description>Unlock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>V_LOCK</name>
              <description>Vertical Lock 
0: Unlock 
1: Locked </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlock</name>
                  <description>Unlock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>H_LINE_LOCK</name>
              <description>Horizontal line locked 
0: Unlock 
1: Locked </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlock</name>
                  <description>Unlock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NO_SIG_DET</name>
              <description>No Signal Detected  0 : Signal Detected  1 :No Signal Detected   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS5</name>
          <description>TVD DEBUG STATUS Register5</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFBFF</resetMask>
          <fields>
            <field>
              <name>BLK_LVL</name>
              <description>Blank Level </description>
              <bitRange>[31:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SYNC_LVL</name>
              <description>Sync Level </description>
              <bitRange>[21:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADC_DAT_SH</name>
              <description>ADC Data Show </description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC_DAT_VAL</name>
              <description>ADC Data Value   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_STATUS6</name>
          <description>TVD DEBUG STATUS Register6</description>
          <addressOffset>0x194</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>MASK_UNKNOWN</name>
              <description>Mask Unknown </description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASK_SECAM</name>
              <description>Mask Secam </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASK_NTSC443</name>
              <description>Mask NTSC443 </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASK_PAL60</name>
              <description>Mask PAL60 </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASK_PALCN</name>
              <description>Mask Palcn </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASK_PALM</name>
              <description>Mask Palm </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AUTO_DET_EN</name>
              <description>Auto Detect Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_STD</name>
              <description>TV Standard 
001: V525_NTSC 
010: V625_PAL 
011: V525_PALM   
100: V625_PALN   
101: V525_PAL60 
110: V525_NTSC443 
111: V625_SECAM   </description>
              <bitRange>[3:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>V525_NTSC</name>
                  <description>V525_NTSC</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V625_PAL</name>
                  <description>V625_PAL</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V525_PALM</name>
                  <description>V525_PALM</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V625_PALN</name>
                  <description>V625_PALN</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V525_PAL60</name>
                  <description>V525_PAL60</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V525_NTSC443</name>
                  <description>V525_NTSC443</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>V625_SECAM</name>
                  <description>V625_SECAM</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUTO_DET_FINISH</name>
              <description>Auto Detect Finish      7 Memory ................................................................................................................................................................... 584 7.1 SDRAM Controller (DRAMC) ........................................................................................................................... 584 7.2 SD/MMC Host Controller (SMHC) ................................................................................................................... 585 7.2.1 Overview ............................................................................................................................................. 585 7.2.2 Block Diagram ..................................................................................................................................... 585 7.2.3 Functional Description ........................................................................................................................ 586 7.2.4 Programming Guidelines ..................................................................................................................... 599 7.2.5 Register List ......................................................................................................................................... 604 7.2.6 Register Description ............................................................................................................................ 606   Figure 7-1 SMHC Block Diagram ....................................................................................................................................... 586 Figure 7-2 Command Token Format ................................................................................................................................. 589 Figure 7-3 Response Token Format .................................................................................................................................. 589 Figure 7-4 Data Packet Format for SDR ............................................................................................................................ 590 Figure 7-5 Data Packet Format for DDR ............................................................................................................................ 591 Figure 7-6 Data Packet Format for DDR in HS400 Mode .................................................................................................. 592 Figure 7-7 Single-Block and Multi-Block Read Operation ................................................................................................. 593 Figure 7-8 Single-Block and Multi-Block Read Operation ................................................................................................. 593 Figure 7-9 Phase Offset of Command and Data in SDR Mode .......................................................................................... 594 Figure 7-10 Phase Offset of Command and Data in DDR4 Mode (SMHC_NTSR[31] = 0) ................................................. 595 Figure 7-11 Phase Offset of Command and Data in DDR4 Mode ..................................................................................... 595 Figure 7-12 Phase Offset of Command and Data in DDR4 (2x Mode) (SMHC_NTSR[31] = 1) .......................................... 596 Figure 7-13 IDMAC Descriptor Structure Diagram ............................................................................................................ 597   Table 7-1 SMHC Sub-blocks .............................................................................................................................................. 586 Table 7-2 SMHC External Signals ....................................................................................................................................... 587 Table 7-3 SMHC0/1 Clock Sources .................................................................................................................................... 587 Table 7-4 SMHC2 Clock Sources ........................................................................................................................................ 587 Table 7-5 Speed Modes Supported by SD 3.0 ................................................................................................................... 593 Table 7-6 Speed Modes Supported by eMMC 5.0 ............................................................................................................ 594 Table 7-7 Phase Offset of Command and Data in SDR Mode ........................................................................................... 594 Table 7-8 Phase Offset of Command and Data in DDR4 (2x) Mode ................................................................................. 596 Table 7-9 DES0 Definition ................................................................................................................................................. 597 Table 7-10 DES1 Definition ............................................................................................................................................... 598 Table 7-11 DES2 Definition ............................................................................................................................................... 598 Table 7-12 DES3 Definition ............................................................................................................................................... 598   The DRAMC provides a simple, flexible, burst-optimized interface to all industy-standard DDR2/DDR3 SDRAM.  It supports up to a 16 Gbits memory address space.  The  DRAMC  automatically  handles  memory  management,  initialization, and  refresh operations.  It  gives  the  host  CPU  a  simple  command  interface,  hiding  details  of  the  required  address,  page,  and  burst  handling  procedures. All memory parameters are runtime-configurable, including timing, memory setting, SDRAM type,  and Extended-Mode-Register settings.    The DRAMC has the following features:  Supports 16-bit one channel  Supports 2 Chip Select  Supports DDR2/DDR3 SDRAM  Maximum capacity up to 2 GB  Supports clock frequency up to 533 MHz for DDR2  Supports clock frequency up to 800 MHz for DDR3       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_VLOCK1</name>
          <description>TVD VLOCK CONTROL Register1</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x610220</resetValue>
          <resetMask>0x7FF7FF7</resetMask>
          <fields>
            <field>
              <name>VACT_HEIGHT</name>
              <description>Vactive Height </description>
              <bitRange>[26:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VACTIVE_START</name>
              <description>VACT START </description>
              <bitRange>[14:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VTOL</name>
              <description>Vertical Total Line Per Frame  0 : 525 line  1 : 625 line   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_VLOCK2</name>
          <description>TVD VLOCK CONTROL Register2</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0xE0070</resetValue>
          <resetMask>0x1F007F</resetMask>
          <fields>
            <field>
              <name>HS_DET_DISABLE_END_LINE</name>
              <description>Hsync Detector Disable End Line </description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HS_DET_DISABLE_START_LINE</name>
              <description>Hsync Dectector Disable Start Line   </description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_WB1</name>
          <description>TVD WB DMA CONTROL Register1</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x2D00020</resetValue>
          <resetMask>0x9FFF017F</resetMask>
          <fields>
            <field>
              <name>UV_SEQ</name>
              <description>UV Sequence 
0: UVUV 
1: VUVU </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UVUV</name>
                  <description>UVUV</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VUVU</name>
                  <description>VUVU</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV420_FILTER_EN</name>
              <description>YUV420 Filter Enable 
0: disable YUV420 WB data from YUV422 without chroma filter     
1: enable YUV420 WB data from YUV422 with chroma filter   </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable YUV420 WB data from YUV422 without chroma filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable YUV420 WB data from YUV422 with chroma filter</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HACT_STRIDE</name>
              <description>Hactive Stride  Horizontal active line stride </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WB_ADDR_VALID</name>
              <description>WB Address Valid 
0: Invalid 
1: Valid </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid</name>
                  <description>Valid</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLIP_FIELD</name>
              <description>Flip Field  This bit flips even/odd fields </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WB_FRAME_MODE</name>
              <description>WB Frame Mode 
0: Odd field or even field (decided by bit2) 
1: Frame </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd field or even field (decided by bit2)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Frame</name>
                  <description>Frame</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WB_MB_MODE</name>
              <description>WB MB Mode 
0: Planar mode 
1: Mb mode </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Planar_mode</name>
                  <description>Planar mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mb_mode</name>
                  <description>Mb mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HYSCALE_EN</name>
              <description>Hyscale_Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIELD_SEL</name>
              <description>Field_Select 
0: field 0 only 
1: filed 1 only </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>field</name>
                  <description>field 0 only</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>filed</name>
                  <description>filed 1 only</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WB_FMT</name>
              <description>WB Format 
0: YUV420 
1: YUV422 </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>YUV420</name>
                  <description>YUV420</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>YUV422</name>
                  <description>YUV422</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WB_EN</name>
              <description>WB Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_WB2</name>
          <description>TVD WB DMA CONTROL Register2</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0xF002D0</resetValue>
          <resetMask>0x7FF0FFF</resetMask>
          <fields>
            <field>
              <name>VACT_NUM</name>
              <description>Vertical active line number </description>
              <bitRange>[26:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HACT_NUM</name>
              <description>Horizontal active pixel number   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_WB3</name>
          <description>TVD WB DMA CONTROL Register3</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CH1_Y_ADDR</name>
              <description>Ch1 Y Address   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_WB4</name>
          <description>TVD WB DMA CONTROL Register4</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CH1_C_ADDR</name>
              <description>Ch1 C Address   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_YC_SEP1</name>
          <description>TVD YC SEPERATION CONROL Register1</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x4209</resetValue>
          <resetMask>0x3FF1FFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_CORING_EN</name>
              <description>Chroma Coring Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>3D_COMB_FACTOR</name>
              <description>3D Comb Factor </description>
              <bitRange>[28:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>2D_COMB_FACTOR</name>
              <description>2D Comb Factor </description>
              <bitRange>[25:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NOTCH_FACTOR</name>
              <description>Notch Factor </description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COMB_FILTER_BUF_CLR</name>
              <description>Comb Filter Buffer Clear 
0: Not clear 
1: Clear </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_clear</name>
                  <description>Not clear</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PAL_CHROMA_LVL</name>
              <description>PAL Chroma Level  Chroma level threshold for chroma comb filter select   </description>
              <bitRange>[15:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHROMA_BANDPASS_FILTER_EN</name>
              <description>Chroma Bandpass Filter Enable 
0: Disable 
1: Enable </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECAM_NOTCH_WIDE</name>
              <description>Notch bandwidth  0 : Narrow    1 : Wide </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>2D_COMB_FILTER_MODE</name>
              <description>2D Comb Filter Mode  For NTSC: 
0000: 2D comb    0001~0010: Reserved 
0011: 1D comb  0100~1000: Reserved  For PAL:  0000:2D comb filter1 
0001: 1D comb filter1 
0010: 2D comb filter2 
0011: 1D comb filter2 
0100: 1D comb filter3 
0101: Reserved 
0110: 2D comb filter3  0111~1000:Reserved </description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2D_comb_0001_tilde_0010</name>
                  <description>2D comb    0001~0010: Reserved</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1D_comb_0100_tilde_1000</name>
                  <description>1D comb  0100~1000: Reserved  For PAL:  0000:2D comb filter1</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1D_comb_filter1</name>
                  <description>1D comb filter1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2D_comb_filter2</name>
                  <description>2D comb filter2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1D_comb_filter2</name>
                  <description>1D comb filter2</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1D_comb_filter3</name>
                  <description>1D comb filter3</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2D_comb_filter3</name>
                  <description>2D comb filter3  0111~1000:Reserved</description>
                  <value>0b0110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>3D_COMB_FILTER_DIS</name>
              <description>3D Comb Filter Disable 
0: Enable 3D comb filter 
1: Disable 3D comb filter </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 3D comb filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 3D comb filter</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>3D_COMB_FILTER_MODE</name>
              <description>3D Comb_Filter Mode 
000: 2D mode 
001: 3D YC separation mode1  010~011: reserved 
0100: 3D YC separation mode2   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVD_YC_SEP2</name>
          <description>TVD YC SEPERATION CONROL Register2</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0xFF6440AF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>V_NOISE_FACTOR</name>
              <description>Vertical Noise Factor </description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BURST_NOISE_FACTOR</name>
              <description>Burst Noise Factor </description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHROMA_NOISE_FACTOR</name>
              <description>Chroma Noise Factor </description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LUMA_NOISE_FACTOR</name>
              <description>Luma Noise Factor </description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NOISE_THRESHOLD</name>
              <description>Noise Threshold </description>
              <bitRange>[23:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NOISE_DET_EN</name>
              <description>Noise Detect Enable </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MOTION_DET_NOISE_THRESHOLD</name>
              <description>Motion Detect Noise Threshold </description>
              <bitRange>[15:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MOTION_DET_NOISE_DET_EN</name>
              <description>Motion Detect Noise Detect Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHROMA_V_FILTER_GAIN</name>
              <description>Chroma Vertical Filter Gain </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LUMA_V_FILTER_GAIN</name>
              <description>Luma Vertical Filter Gain </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>H_CHROMA_FILTER_GAIN</name>
              <description>Horizontal Chroma Filter Gain </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>H_LUMA_FILTER_GAIN</name>
              <description>Horizontal Luma Filter Gain   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVE_TOP</name>
      <description>TVE_TOP</description>
      <groupName>generic</groupName>
      <baseAddress>0x5600000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TVE_DAC_CFG0</name>
          <description>TV Encoder DAC CFG0 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x80004200</resetValue>
          <resetMask>0x83FFF311</resetMask>
          <fields>
            <field>
              <name>DAC_CLOCK_INVERT</name>
              <description>0: Not invert 
1: Invert </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CALI_IN</name>
              <description></description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOW_BIAS</name>
              <description>500 uA to 4 mA </description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BIAS_EXT_SEL</name>
              <description>0: Disable 
1: Enable  (A_SEL_BIAS_ADDA) </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  (A_SEL_BIAS_ADDA)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIAS_INT_SEL</name>
              <description>0: Disable 
1: Enable  (A_SEL_BIAS_RES) </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  (A_SEL_BIAS_RES)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIAS_REF_INT_EN</name>
              <description>0: Disable 
1: Enable  (A_EN_RESREF) </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  (A_EN_RESREF)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_EN</name>
              <description>0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG1</name>
          <description>TV Encoder DAC CFG1 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x23A</resetValue>
          <resetMask>0x33F</resetMask>
          <fields>
            <field>
              <name>REF_EXT_SEL</name>
              <description>0: Disable 
1: Enable  (A_SEL_DETREF_LDO) </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  (A_SEL_DETREF_LDO)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF_INT_SEL</name>
              <description>0: Disable 
1: Enable  (A_SEL_DETREF_RES) </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  (A_SEL_DETREF_RES)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF2_SEL</name>
              <description>00: 0.25 V 
01: 0.30 V 
10: 0.35 V 
11: 0.40 V  (a_refslct2&lt;1:0&gt;) </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_25_V</name>
                  <description>0.25 V</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_30_V</name>
                  <description>0.30 V</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_35_V</name>
                  <description>0.35 V</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_40_V</name>
                  <description>0.40 V  (a_refslct2&lt;1:0&gt;)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF1_SEL</name>
              <description>0000: 0.50 V   
0001: 0.55 V 
0010: 0.60 V   
0011: 0.65 V 
0100: 0.70 V   
0101: 0.75 V 
0110: 0.80 V   
0111: 0.85 V 
1000: 0.90 V   
1001: 0.95 V 
1010: 1.00 V   
1011: 1.05 V 
1100: 1.10 V 
1101: 1.15 V 
1110: 1.20 V 
1111: 1.25 V  (a_refslct1&lt;3:0&gt;)  The reference voltage is used for hot plug detect function.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_50_V</name>
                  <description>0.50 V</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_55_V</name>
                  <description>0.55 V</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_60_V</name>
                  <description>0.60 V</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_65_V</name>
                  <description>0.65 V</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_70_V</name>
                  <description>0.70 V</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_V</name>
                  <description>0.75 V</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_80_V</name>
                  <description>0.80 V</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_85_V</name>
                  <description>0.85 V</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_90_V</name>
                  <description>0.90 V</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_95_V</name>
                  <description>0.95 V</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_00_V</name>
                  <description>1.00 V</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_05_V</name>
                  <description>1.05 V</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_10_V</name>
                  <description>1.10 V</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_15_V</name>
                  <description>1.15 V</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_20_V</name>
                  <description>1.20 V</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_25_V</name>
                  <description>1.25 V  (a_refslct1&lt;3:0&gt;)  The reference voltage is used for hot plug detect function.</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG2</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>AB</name>
              <description>( I config output current for different peak voltage) </description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>S2S1</name>
              <description></description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_SET</name>
              <description></description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG3</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0001</resetMask>
          <fields>
            <field>
              <name>FORCE_DATA_SET</name>
              <description>Force DAC input data </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCE_DATA_EN</name>
              <description>0: DAC input data from TVE 
1: DAC input data from FORCE_DATA_SET   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC_input_data_from_TVE</name>
                  <description>DAC input data from TVE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DAC_input_data_from_FORCE_DATA_SET</name>
                  <description>DAC input data from FORCE_DATA_SET</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_MAP</name>
          <description>TV Encoder DAC MAP Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x73</resetMask>
          <fields>
            <field>
              <name>DAC_MAP</name>
              <description>000: OUT0  Others: Reserved </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT0</name>
                  <description>OUT0</description>
                  <value>0b000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_SEL</name>
              <description>00: Reserved 
01: TVE0 
10: Reserved 
11: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVE0</name>
                  <description>TVE0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_STATUS</name>
          <description>TV Encoder DAC STAUTS Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DAC_STATUS</name>
              <description>00: Unconnected   
01: Connected 
11: Short to ground 
10: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unconnected</name>
                  <description>Unconnected</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Connected</name>
                  <description>Connected</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Short</name>
                  <description>Short to ground</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_TEST</name>
          <description>TV Encoder DAC TEST Register</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0031</resetMask>
          <fields>
            <field>
              <name>DAC_TEST_LENGTH</name>
              <description>DAC TEST DATA LENGTH </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC_TEST_SEL</name>
              <description>00: DAC0  Others: Reserved </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC0</name>
                  <description>DAC0</description>
                  <value>0b00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_TEST_ENABLE</name>
              <description>0: Reserved 
1: Repeat DAC data from DAC sram   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Repeat</name>
                  <description>Repeat DAC data from DAC sram</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVE</name>
      <description>TVE</description>
      <groupName>generic</groupName>
      <baseAddress>0x5604000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TVE_000_REG</name>
          <description>TV Encoder Clock Gating Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x90700001</resetMask>
          <fields>
            <field>
              <name>CLOCK_GATE_DIS</name>
              <description>0: Enable 
1: Disable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIST_EN</name>
              <description>0: Normal mode 
1: Bist mode </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bist_mode</name>
                  <description>Bist mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UPSAMPLE_FOR_YPBPR</name>
              <description>0: 1x 
1: 2x </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1x</name>
                  <description>1x</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2x</name>
                  <description>2x</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UPSAMPLE_FOR_CVBS</name>
              <description>Out up sample 
00: 27 MHz 
01: 54 MHz 
10: 108 MHz 
11: 216 MHz </description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>27 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>54 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_108</name>
                  <description>108 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_216</name>
                  <description>216 MHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_EN</name>
              <description>0: Disable 
1: Enable  Video Encoder enable, default disable, write 1 to take it out  of the reset state   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable  Video Encoder enable, default disable, write 1 to take it out  of the reset state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_004_REG</name>
          <description>TV Encoder Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0x3F1F031F</resetMask>
          <fields>
            <field>
              <name>BYPASS_TV</name>
              <description>0: Disable 
1: Enable </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_SRC_SEL</name>
              <description>00: TV Encoder 
01: LCD controller, override all other TV encoder setting, the  DAC clock can from LCD controller. 
10: DAC test mode, DAC using DAC clock 
11: DAC test mode, DAC using AHB clock </description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC_CONTROL_LOGIC_CLOCK_SEL</name>
              <description>0:  Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting 
1:  Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CORE_DATAPATH_LOGIC_CLOCK_SEL</name>
              <description>0:  Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting 
1:  Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CORE_CONTROL_LOGIC_CLOCK_SEL</name>
              <description>0:  Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting 
1:  Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using  27  MHz  clock or 74.25  MHz  clock depend  on CCU  setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using  54  MHz  clock or 148.5  MHz  clock depend  on CCU  setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CB_CR_SEQ_FOR_422_MODE</name>
              <description>Cb_Cr_Seq_For_422_Mode 
0: Cb first 
1: Cr first </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cb</name>
                  <description>Cb first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cr</name>
                  <description>Cr first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPUT_CHROMA_DATA_SAMPLING_RATE_SEL</name>
              <description>0: 4:4:4 
1: 4:2:2 </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4_colon_4_colon_4</name>
                  <description>4:4:4</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_colon_2_colon_2</name>
                  <description>4:2:2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV_RGB_OUTPUT_EN</name>
              <description>0: CVBS   
1: Reserved </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CVBS</name>
                  <description>CVBS</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YC_EN</name>
              <description>S-port Video enable Selection. 
0: Y/C is disable 
1: Reserved  This  bit  selects  whether  the  S-port(Y/C)  video  output  is  enabled or disabled. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Y_slash_C</name>
                  <description>Y/C is disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved  This  bit  selects  whether  the  S-port(Y/C)  video  output  is  enabled or disabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CVBS_EN</name>
              <description>Composite video enables selection 
0: Composite video is disabled, Only Y/C is enabled 
1: Composite video is enabled., CVBS and Y/C are enabled    This bit selects whether the composite video output (CVBS)  is enabled or disabled. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Composite video is disabled, Only Y/C is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Composite video is enabled., CVBS and Y/C are enabled    This bit selects whether the composite video output (CVBS)  is enabled or disabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COLOR_BAR_TYPE</name>
              <description>0: 75/7.5/75/7.5    (NTSC), 100/0/75/0(PAL) 
1: 100/7.5/100/7.5(NTSC), 100/0/100/0(PAL) </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_75_slash_7_point_5_slash_75_slash_7_point_5</name>
                  <description>75/7.5/75/7.5    (NTSC), 100/0/75/0(PAL)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_100_slash_7_point_5_slash_100_slash_7_point_5_openingparen_NTSC_closingparen_</name>
                  <description>100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COLOR_BAR_MODE</name>
              <description>Standard Color bar input selection 
0:  The  Video  Encoder  input  is  coming  from  the  Display  Engineer 
1:  The  Video  Encoder  input  is  coming  from  an  internal  standard color bar generator.  This bit selects whether the Video Encoder video data input  is replaced by an internal standard color bar generator or not. </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>coming_from_the_Display</name>
                  <description>The  Video  Encoder  input  is  coming  from  the  Display  Engineer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>coming_from_an</name>
                  <description>The  Video  Encoder  input  is  coming  from  an  internal  standard color bar generator.  This bit selects whether the Video Encoder video data input  is replaced by an internal standard color bar generator or not.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE_1080I_1250LINE_SEL</name>
              <description>Mode_1080i_1250Line_Sel 
0: 1125 Line mode 
1: 1250 Line mode </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1125</name>
                  <description>1125 Line mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1250</name>
                  <description>1250 Line mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVMODE_SELECT</name>
              <description>TVMode_Select 
0000: NTSC   
0001: PAL 
0010: Reserved 
0011: Reserved 
01xx: Reserved 
100x: Reserved 
101x: Reserved 
110x: Reserved 
111x: Reserved  Note:  Changing  this  register  value  will  cause  some  relative  register setting to relative value.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NTSC</name>
                  <description>NTSC</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAL</name>
                  <description>PAL</description>
                  <value>0b0001</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_008_REG</name>
          <description>TV Encoder DAC Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70</resetMask>
          <fields>
            <field>
              <name>DAC0_SRC_SEL</name>
              <description>000: Composite  Others: Reserved </description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Composite</name>
                  <description>Composite</description>
                  <value>0b000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_00C_REG</name>
          <description>TV Encoder Notch and DAC Delay Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x2014924</resetValue>
          <resetMask>0xCFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_FILTER_ACTIVE_VALID</name>
              <description>0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LUMA_FILTER_LTI_ENABLE</name>
              <description>Luma_filter_lti_enable 
0: Disable Luma filter lti 
1: Enable Luma filter lti </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable Luma filter lti</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Luma filter lti</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>Y_DELAY_BEFORE_DITHER</name>
              <description></description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HD_MODE_CB_FILTER_BYPASS</name>
              <description>0: Bypass Enable 
1: Bypass Disable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass_Enable</name>
                  <description>Bypass Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass_Disable</name>
                  <description>Bypass Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HD_MODE_CR_FILTER_BYPASS</name>
              <description>0: Bypass Enable 
1: Bypass Disable </description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass_Enable</name>
                  <description>Bypass Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass_Disable</name>
                  <description>Bypass Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_1_444_EN</name>
              <description>Chroma_Filter_1_444_En 
0: Chroma Filter 1 444 Disable 
1: Chroma Filter 1 444 Enable </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_1_444_Disable</name>
                  <description>Chroma Filter 1 444 Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_1_444_Enable</name>
                  <description>Chroma Filter 1 444 Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_HD_MODE_FILTER_EN</name>
              <description>0: Chroma HD Filter Disable 
1: Chroma HD Filter Enable </description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_HD_Filter_Disable</name>
                  <description>Chroma HD Filter Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_HD_Filter_Enable</name>
                  <description>Chroma HD Filter Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_1_BYPASS</name>
              <description>Chroma_Filter_Stage_1_Bypass 
0: Chroma Filter Stage 1 Enable 
1: Chroma Filter Stage 1 bypass </description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_1_Enable</name>
                  <description>Chroma Filter Stage 1 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_1_bypass</name>
                  <description>Chroma Filter Stage 1 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_2_BYPASS</name>
              <description>Chroma_Filter_Stage_2_Bypass 
0: Chroma Filter Stage 2 Enable 
1: Chroma Filter Stage 2 bypass </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_2_Enable</name>
                  <description>Chroma Filter Stage 2 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_2_bypass</name>
                  <description>Chroma Filter Stage 2 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_3_BYPASS</name>
              <description>Chroma_Filter_Stage_3_Bypass 
0: Chroma Filter Stage 3 Enable 
1: Chroma Filter Stage 3 bypass </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_3_Enable</name>
                  <description>Chroma Filter Stage 3 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_3_bypass</name>
                  <description>Chroma Filter Stage 3 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LUMA_FILTER_BYPASS</name>
              <description>0: Luma Filter Enable 
1: Luma Filter bypass </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Luma_Filter_Enable</name>
                  <description>Luma Filter Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Luma_Filter_bypass</name>
                  <description>Luma Filter bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NOTCH_EN</name>
              <description>0: The luma notch filter is bypassed 
1: The luma notch filter is operating  Luma notch filter on/off selection  Note: This bit selects if the luma notch filter is operating or  bypassed. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>bypassed</name>
                  <description>The luma notch filter is bypassed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>operating</name>
                  <description>The luma notch filter is operating  Luma notch filter on/off selection  Note: This bit selects if the luma notch filter is operating or  bypassed.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C_DELAY_BEFORE_DITHER</name>
              <description></description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_010_REG</name>
          <description>TV Encoder Chroma Frequency Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x21F07C1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_FREQ</name>
              <description>Specify the ratio between the color burst frequency. 32 bits  unsigned  fraction.  The  default  value  is  h21f07c1f,  which  is  compatible with NTSC spec.  3.5795455 MHz (X&#8216;21F07C1F&#8217;): NTSC-M, NTSC-J  4.43361875 MHz(X&#8216;2A098ACB&#8217;): PAL-B, D, G, H,I, N  3.582056 MHz (X&#8216;21F69446&#8217;): PAL-N(Argentina)  3.579611 MHz (X&#8216;21E6EFE3&#8217;): PAL-M   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_014_REG</name>
          <description>TV Encoder Front/Back Porch Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x760020</resetValue>
          <resetMask>0x1FF0FFF</resetMask>
          <fields>
            <field>
              <name>BACK_PORCH</name>
              <description>Specify the width of the back porch in encoder clock cycles.  Min value is (burst_width+breeze_way+17). 8 bits unsigned  integer.  The default value is 118.    For 720p mode, the value is 260.  For 1080i/p mode, the value is 192. </description>
              <bitRange>[24:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRONT_PORCH</name>
              <description>Must be even  Specify the width of the front porch in encoder clock cycles.  6 bits unsigned even integer. Allowed range is form 10 to 62.    The default value is 32.  For 1080i mode, the value is 44.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_018_REG</name>
          <description>TV Encoder HD Mode VSYNC Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x16</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>BROAD_PLUS_CYCLE_NUMBER_IN_HD_MODE_VSYNC</name>
              <description></description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRONT_PORCH_LIKE_IN_HD_MODE_VSYNC</name>
              <description></description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_01C_REG</name>
          <description>TV Encoder Line Number Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x16020D</resetValue>
          <resetMask>0xFF07FF</resetMask>
          <fields>
            <field>
              <name>FIRST_VIDEO_LINE</name>
              <description>Specify  the  index  of  the  first  line  in  a  field/frame  to  have  active video. 8 bits unsigned integer.    For  interlaced  video:  When  VSync5=B&#8216;0&#8217;,  FirstVideoLine  is  restricted  to  be  greater  than  7.  When  VSync5=B&#8216;1&#8217;,  FirstVideoLine is restricted to be greater than 9.   </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NUM_LINES</name>
              <description>Specify  the  total  number  of  lines  in  a  video  frame.  11  bits  unsigned integer. Allowed range is 0 to 2048.    For  interlaced  video:  When  NTSC,  and  FirstVideoLine  is  greater  than  20,  then  NumLines  is  restricted  to  be  greater  than 2*(FirstVideoLine+18).    When NTSC, and FirstVideoLine is not greater than 20, then  NumLines is restricted to be greater than 77. When PAL, and  FirstVideoLine is greater than 22, then NumLines is restricted  to  be  greater  than  2*(FirstVideoLine+18).  When  PAL,  and  FirstVideoLine  is  not  greater  than  22,  then  NumLines  is  restricted to be greater than 81.  If NumLines is even, then it is restricted to be divisible by 4. If  NumLines is odd, then it is restricted to be divisible by 4 with  a remainder of 1.   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_020_REG</name>
          <description>TV Encoder Level Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0xF0011A</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>BLANK_LEVEL</name>
              <description>Specify the blank level setting for active lines. This is 10 bits  unsigned integer. Allowed range is from 0 to 1023.   </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BLACK_LEVEL</name>
              <description>Specify  the  black  level  setting.  This  is  10  bits  unsigned  integer. Allowed range is from 240 to 1023.     </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_030_REG</name>
          <description>TV Encoder Auto Detection Enable Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80010001</resetMask>
          <fields>
            <field>
              <name>DAC_AUTO_DETECT_MODE_SEL</name>
              <description>0: Old Mode 
1: New Mode </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Old</name>
                  <description>Old Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>New</name>
                  <description>New Mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC0_AUTO_DETECT_INTERRUPT_EN</name>
              <description></description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC0_AUTO_DETECT_ENABLE</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_034_REG</name>
          <description>TV  Encoder  Auto  Detection  Interrupt  Status  Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>DAC0_AUTO_DETECT_INTERRUPT_ACTIVE_FLAG</name>
              <description>Write 1 to inactive DAC0 auto detection interrupt     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_038_REG</name>
          <description>TV Encoder Auto Detection Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DAC0_STATUS</name>
              <description>00: Unconnected   
01: Connected 
11: Short to ground 
10: Reserved   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unconnected</name>
                  <description>Unconnected</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Connected</name>
                  <description>Connected</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Short</name>
                  <description>Short to ground</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_03C_REG</name>
          <description>TV  Encoder  Auto  Detection  De-bounce  Setting  Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF000F</resetMask>
          <fields>
            <field>
              <name>DAC_TEST_REGISTER</name>
              <description>DAC test register. </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC0_DE_BOUNCE_TIMES</name>
              <description>The de_bounce time for hot plug detect function.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_0F8_REG</name>
          <description>TV Encoder Auto Detect Configuration Register0</description>
          <addressOffset>0xF8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>DETECT_PULSE_VALUE</name>
              <description>Use  for  DAC  data  input  at  auto  detect  pluse.  Set  the  pulse  amplitude.   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_0FC_REG</name>
          <description>TV Encoder Auto Detect Configuration Register1</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFF7FFF</resetMask>
          <fields>
            <field>
              <name>DETECT_PULSE_PERIODS</name>
              <description>Use 32K clock </description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DETECT_PULSE_START</name>
              <description>Detect signal start time   </description>
              <bitRange>[14:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_100_REG</name>
          <description>TV  Encoder  Color  Burst  Phase  Reset  Configuration Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>COLOR_PHASE_RESET</name>
              <description>Color burst phase period selection  These bits select the number of fields or lines after which the  color burst phase is reset to its initial value as specified by the  ChromaPhase parameter, This parameter is application only  for interlaced video. 
00: 8 field 
01: 4 field 
10: 2 lines 
11: only once   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 field</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4 field</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 lines</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>only_once</name>
                  <description>only once</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_104_REG</name>
          <description>TV Encoder VSYNC Number Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>VSYNC5</name>
              <description>VSync5  Number of equalization pulse selection  This bit selects whether the number of equalization pulses is  5 or 6. This parameter is applicable only for interlaced video. 
0: 5 equalization pulse(default) 
1: 6 equalization pulses   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5</name>
                  <description>5 equalization pulse(default)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6</name>
                  <description>6 equalization pulses</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_108_REG</name>
          <description>TV Encoder Notch Filter Frequency Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>NOTCH_FREQ</name>
              <description>Luma notch filter center frequency selection  These bits select the luma notch filter (which is a band-reject  filter)  center  frequency.  In  two  of  the  selections,  the  filter  width affects also the selection of the center frequency. 
000: 1.1875 
001: 1.1406 
010: 1.0938. When notch_wide value is B&#8216;1&#8217; (this selection is  proper for CCIR-NTSC), or 1.0000 when notch_wide value is  B&#8216;0&#8217;.   
011:  0.9922.  This  selection  is  proper  for  NTSC  with  square  pixels. 
100:  0.9531.  This  selection  is  proper  for  PAL  with  square  pixel. 
101: 0.8359 when notch_wide value is B&#8216;1&#8217; (this selection is  proper  for  CCIR-PAL),  or  0.7734  when  notch_wide  value  is  B&#8216;0&#8217;. 
110: 0.7813 
111: 0.7188   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_1875</name>
                  <description>1.1875</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_1406</name>
                  <description>1.1406</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_0938</name>
                  <description>1.0938. When notch_wide value is B&#8216;1&#8217; (this selection is  proper for CCIR-NTSC), or 1.0000 when notch_wide value is  B&#8216;0&#8217;.</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9922</name>
                  <description>0.9922.  This  selection  is  proper  for  NTSC  with  square  pixels.</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9531</name>
                  <description>0.9531.  This  selection  is  proper  for  PAL  with  square  pixel.</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_8359</name>
                  <description>0.8359 when notch_wide value is B&#8216;1&#8217; (this selection is  proper  for  CCIR-PAL),  or  0.7734  when  notch_wide  value  is  B&#8216;0&#8217;.</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7813</name>
                  <description>0.7813</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7188</name>
                  <description>0.7188</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_10C_REG</name>
          <description>TV Encoder Cb/Cr Level/Gain Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x4F</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CR_BURST_LEVEL</name>
              <description>Specify the amplitude of the Cr burst. 8 bit 2&#8217;s complement  integer. Allowed range is from (-127) to 127.   </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_BURST_LEVEL</name>
              <description>Specify the amplitude of the Cb burst. 8 bit 2&#8217;s complement  integer. Allowed range is from (-127) to 127.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_110_REG</name>
          <description>TV Encoder Tint and Color Burst Phase Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF00FF</resetMask>
          <fields>
            <field>
              <name>TINT</name>
              <description>Tint  Specify the tint adjustment of the chroma signal for CVBS and  Y/C outputs. The adjustment is effected by setting the sub- carrier phase to the value of this parameter. 8.8 bit unsigned  fraction. Units are cycles of the color burst frequency.   </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHROMA_PHASE</name>
              <description>Specify  the  color  burst  initial phase  (ChromaPhase). 8.8  bit  unsigned  fraction.  Units  are  cycles  of  the  color  burst  frequency.    The color burst is set to this phase at the first HSYNC and then  reset to the same value at further HSYNCs as specified by the  CPhaseRset bits of the EncConfig5 parameter (see above)   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_114_REG</name>
          <description>TV Encoder Burst Width Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x16447E</resetValue>
          <resetMask>0xFF7F7FFF</resetMask>
          <fields>
            <field>
              <name>BACK_PORCH</name>
              <description>Breezeway like in HD mode VSync  For 720p mode, the value is 220  For 2080i/p mode, the value is 88 (default) </description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BREEZEWAY</name>
              <description>Breezeway  Must be even  Specify the width of the breezeway in encoder clock cycles. 5  bit unsigned integer. Allowed range is 0 to 31.    For 1080i mode, the value is 44.  For 1080p mode, the value is 44.  For 720p mode, the value is 40. </description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BURST_WIDTH</name>
              <description>Specify  the  width  of  the  color  frequency  burst  in  encoder  clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127.    In hd mode, it is ignored. </description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HSYNC_WIDTH</name>
              <description>HSync_Width  Specify  the  width  of  the  horizontal  sync  pulse  in  encoder  clock  cycles.  Min  value  is  16.  Max  value  is  (FrontPorch  +  ActiveLine  -  BackPorch).  Default  value  is  126.  The  sum  of  HSyncSize and BackPorch is restricted to be divisible by 4.  For 720p mode, the value is 40.  For 1080i/p mode, the value is 44.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_118_REG</name>
          <description>TV Encoder Cb/Cr Gain Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0xA0A0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CR_GAIN</name>
              <description>Specify the Cr color gain. 8-bit unsigned fraction.   </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_GAIN</name>
              <description>Specify the Cb color gain. 8-bit unsigned fraction.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_11C_REG</name>
          <description>TV Encoder Sync and VBI Level Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x1000F0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>SYNC_LEVEL</name>
              <description>Specify  the  sync  pulse  level  setting.  8-bit  unsigned  integer.  Allowed  range  is  from  0  to  ABlankLevel-1  or  VBlankLevel-1  (whichever is smaller).   </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VBLANK_LEVEL</name>
              <description>VBlank_Level  Specify  the  blank  level  setting  for  non  active  lines.  10-bit  unsigned integer. Allow range is from 0 to 1023.     </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_120_REG</name>
          <description>TV Encoder White Level Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x1E80320</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>HD_SYNC_BREEZEWAY_LEVEL</name>
              <description>Specify the breezeway level setting. 10-bit unsigned integer.  Allowed range is from 0 to 1023.   </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WHITE_LEVEL</name>
              <description>Specify  the  white  level  setting.  10-bit  unsigned  integer.  Allowed  range  is  from  black_level+1  or  vbi_blank_level  +1  (whichever is greater) to 1023.     </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_124_REG</name>
          <description>TV Encoder Video Active Line Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x5A0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>ACTIVE_LINE</name>
              <description>Specify the width of the video line in encoder clock cycles. 12- bit unsigned multiple of 4 integer. Allowed range is from 0 to  4092.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_128_REG</name>
          <description>TV  Encoder  Video  Chroma  BW  and  CompGain  Register</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>CHROMA_BW</name>
              <description>Chroma filter bandwidth selection  This bit specifies whether the bandwidth of the chroma filter  is: 
00: Narrow width 0.6 MHz   
01: Wide width 1.2 MHz 
10: Extra width 1.8 MHz   
11: Ultra width 2.5 MHz </description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow width 0.6 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide width 1.2 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Extra</name>
                  <description>Extra width 1.8 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ultra</name>
                  <description>Ultra width 2.5 MHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_CH_GAIN</name>
              <description>Chroma gain selection for the composite video signal.  These  bits  specify  the  gain  of  the  chroma  signal  for  composing with the luma signal to generate the composite  video signal:   
00: 100%   
01: 25% 
10: 50% 
11: 75%   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_100_percent_</name>
                  <description>100%</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_25_percent_</name>
                  <description>25%</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_75_percent_</name>
                  <description>75%</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_12C_REG</name>
          <description>TV Encoder Register</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x101</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>NOTCH_WIDTH</name>
              <description>Luma notch filter width selection  This bit selects the luma notch filter (which is a band-reject  filter) width. 
0: Narrow 
1: Wide </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_YUV_EN</name>
              <description>This bit selects if the components video output are the RGB  components or the YUV components. 
0: The three component outputs are the RGB components. 
1: The three component outputs are the YUV components,  (i.e. the color conversion unit is bypassed)   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>three_component_outputs_are_the_RGB</name>
                  <description>The three component outputs are the RGB components.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>three_component_outputs_are_the_YUV</name>
                  <description>The three component outputs are the YUV components,  (i.e. the color conversion unit is bypassed)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_130_REG</name>
          <description>TV Encoder Re-sync Parameters Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x100001</resetValue>
          <resetMask>0xC7FF07FF</resetMask>
          <fields>
            <field>
              <name>RE_SYNC_FIELD</name>
              <description>Re-sync field </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_SYNC_DIS</name>
              <description>0: Re-Sync Enable 
1: Re-Sync Disable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>re_Sync_Enable</name>
                  <description>Re-Sync Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>re_Sync_Disable</name>
                  <description>Re-Sync Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RE_SYNC_LINE_NUM</name>
              <description>Re-sync line number from TCON </description>
              <bitRange>[26:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_SYNC_PIXEL_NUM</name>
              <description>Re-sync line pixel from TCON   </description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_134_REG</name>
          <description>TV Encoder Slave Parameter Register</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>SLAVE_THRESH</name>
              <description>Horizontal line adjustment threshold selection  This bit selects whether the number of lines after which the  Video Encoder starts the horizontal line length adjustment is  slave mode is 0 or 30. 
0: Number of lines is 0 
1: Number of lines is 30 </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Number of lines is 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>30</name>
                  <description>Number of lines is 30</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLAVE_MODE</name>
              <description>Slave mode selection  This  bit  selects  whether  the  Video  Encoder  is  sync  slave,  partial slave or sync master. It should be set to B&#8216;0&#8217;. 
0: The Video Encoder is not a full sync slave (i.e. it is a partial  sync slave or a sync master) 
1: Reserved   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Video</name>
                  <description>The Video Encoder is not a full sync slave (i.e. it is a partial  sync slave or a sync master)</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_138_REG</name>
          <description>TV Encoder Configuration Register0</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>INVERT_TOP</name>
              <description>Field parity input signal (top_field) polarity selection.  This bit selects whether the top field is indicated by a high  level of the field parity signal or by the low level. The bit is  applicable both when the Video Encoder is the sync master  and when the Video Encoder is the sync slave. 
0: Top field is indicated by low level 
1: Top field is indicated by high level </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>indicated_by_low_level</name>
                  <description>Top field is indicated by low level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>indicated_by_high_level</name>
                  <description>Top field is indicated by high level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UV_ORDER</name>
              <description>This bit selects if the sample order at the chroma input to the  Video Encoder is Cb first (i.e. Cb 0 Cr 0 Cb 1 Cr 1) or Cr first  (i.e. Cr 0 Cb 0 Cr 1 Cb 1). 
0: The chroma sample input order is Cb first 
1: The chroma sample input order is Cr first   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cb</name>
                  <description>The chroma sample input order is Cb first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cr</name>
                  <description>The chroma sample input order is Cr first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_13C_REG</name>
          <description>TV Encoder Configuration Register1</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7010001</resetMask>
          <fields>
            <field>
              <name>RGB_SYNC</name>
              <description>R, G and B signals sync embedding selection.  These bits specify whether the sync signal is added to each  of the R, G and B components (b&#8216;1&#8217;) or not (b&#8216;0&#8217;). The bit[26]  specify  if  the  R  signal  has  embedded  syncs,  the  bit[25]  specify if the G signal has embedded syncs and the bit[24]  specify  if  the  B  signal  has  embedded  syncs.  When  comp_yuv is equal to b&#8216;1&#8217;, these bits are N.A. and should be  set  to  b&#8216;000&#8217;.  When  the  value  is  different  from  b&#8216;000&#8217;,  RGB_Setup should be set to b&#8216;1&#8217;. </description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RGB_SETUP</name>
              <description>&#8220;Set-up&#8221; enable for RGB outputs.  This bit specifies if the &#8220;set-up&#8221; implied value (black_level &#8211;  blank_level)  specified  for  the  CVBS  signal  is  used  also  for  the RGB signals. 
0: The &#8220;set-up&#8221; is not used, or i.e. comp_yuv is equal to b&#8216;1&#8217;. 
1: The implied &#8220;set-up&#8221; is used for the RGB signals </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set_up</name>
                  <description>The &#8220;set-up&#8221; is not used, or i.e. comp_yuv is equal to b&#8216;1&#8217;.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>implied</name>
                  <description>The implied &#8220;set-up&#8221; is used for the RGB signals</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BYPASS_YCLAMP</name>
              <description>Y input clamping selection  This  bit  selects  whether  the  Video  Encoder  Y  input  is  clamped  to  64  to  940  or  not.  When  not  clamped  the  expected range is 0 to 1023. The U and V inputs are always  clamped to the range 64 to 960. 
0: The Video Encoder Y input is clamped 
1: The Video Encoder Y input is not clamped   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>clamped</name>
                  <description>The Video Encoder Y input is clamped</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_clamped</name>
                  <description>The Video Encoder Y input is not clamped</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_380_REG</name>
          <description>TV Encoder Low Pass Control Register</description>
          <addressOffset>0x380</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F01</resetMask>
          <fields>
            <field>
              <name>USER_DEFLICKER_COEF</name>
              <description>User_deflicker_coef  up: coef/32  Center: 1-coef/16  Down: coef/32 </description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIX_COEF_DEFLICKER</name>
              <description>Fix_coef_deflicker 
0: Auto deflicker 
1: User deflicker </description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto deflicker</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>User</name>
                  <description>User deflicker</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE_DEFLICKER</name>
              <description>Enable_deflicker 
0: Disable deflicker 
1: Enable deflicker </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable deflicker</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable deflicker</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>LP function enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_384_REG</name>
          <description>TV Encoder Low Pass Filter Control Register</description>
          <addressOffset>0x384</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F</resetMask>
          <fields>
            <field>
              <name>HP_RATIO</name>
              <description>Default high-pass filter ratio  In two complement, the range is from -31 to 31. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BP0_RATIO</name>
              <description>Default band-pass filter0 ratio  In two complement, the range is from -31 to 31.   </description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BP1_RATIO</name>
              <description>Default band-pass filter1 ratio  In two complement, the range is from -31 to 31.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_388_REG</name>
          <description>TV Encoder Low Pass Gain Register</description>
          <addressOffset>0x388</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>GAIN</name>
              <description>Peaking gain setting.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_38C_REG</name>
          <description>TV Encoder Low Pass Gain Control Register</description>
          <addressOffset>0x38C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF001F</resetMask>
          <fields>
            <field>
              <name>DIF_UP</name>
              <description>Gain control: limitation threshold. </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BETA</name>
              <description>Gain control: large gain limitation.   </description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_390_REG</name>
          <description>TV Encoder Low Pass Shoot Control Register</description>
          <addressOffset>0x390</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>NEG_GAIN</name>
              <description>Undershoot gain control.     </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_394_REG</name>
          <description>TV Encoder Low Pass Coring Register</description>
          <addressOffset>0x394</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CORTHR</name>
              <description>Coring threshold.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_3A0_REG</name>
          <description>TV Encoder Noise Reduction Register</description>
          <addressOffset>0x3A0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF0001</resetMask>
          <fields>
            <field>
              <name>T_VALUE</name>
              <description></description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TCON_TV0</name>
      <description>TCON_TV0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5470000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x140</addressOffset>
          <register>
            <name>TV_CEU_COEF_RANG_REG</name>
            <description>TV CEU Coefficient Register2</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x3FF03FF</resetMask>
            <fields>
              <field>
                <name>CEU_COEF_RANGE_MIN</name>
                <description>Unsigned 10-bit Value, range of [0, 1023] </description>
                <bitRange>[25:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CEU_COEF_RANGE_MAX</name>
                <description>Unsigned 10-bit Value, range of [0, 1023]   </description>
                <bitRange>[9:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_BEGIN_REG</name>
            <description>TV Fill Data Begin Register</description>
            <addressOffset>0x1C4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_BEGIN</name>
                <description>Fill Begin </description>
                <bitRange>[23:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_DATA_REG</name>
            <description>TV Fill Data Value Register</description>
            <addressOffset>0x1CC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x3FFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_VALUE</name>
                <description>Fill Value     </description>
                <bitRange>[29:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_END_REG</name>
            <description>TV Fill Data End Register</description>
            <addressOffset>0x1C8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_END</name>
                <description>Fill End </description>
                <bitRange>[23:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>TV_BASIC0_REG</name>
          <description>TV Basic Timing Register0</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>WIDTH_XI</name>
              <description>Source Width Is X+1 </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HEIGHT_YI</name>
              <description>Source Height Is Y+1   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC1_REG</name>
          <description>TV Basic Timing Register1</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>LS_XO</name>
              <description>Width Is LS_XO+1 </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LS_YO</name>
              <description>Width Is LS_YO+1  Note: This version LS_YO = TV_YI   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC2_REG</name>
          <description>TV Basic Timing Register2</description>
          <addressOffset>0x9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>TV_XO</name>
              <description>Width is TV_XO+1 </description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_YO</name>
              <description>Height is TV_YO+1 </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC3_REG</name>
          <description>TV Basic Timing Register3</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>H_T</name>
              <description>Horizontal total time    Thcycle = (HT+1) * Thdclk   </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>H_BP</name>
              <description>Horizontal back porch    Thbp = (HBP +1) * Thdclk     </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC4_REG</name>
          <description>TV Basic Timing Register4</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>V_T</name>
              <description>horizontal total time (in HD line)  Tvt = VT/2 * Th   </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>V_BP</name>
              <description>horizontal back porch (in HD line)  Tvbp = (VBP +1) * Th   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC5_REG</name>
          <description>TV Basic Timing Register5</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>H_SPW</name>
              <description>Horizontal Sync Pulse Width (in dclk)  Thspw = (HSPW+1) * Tdclk  Note: HT&gt; (HSPW+1) </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>V_SPW</name>
              <description>Vertical Sync Pulse Width (in lines)  Tvspw = (VSPW+1) * Th  Note: VT/2 &gt; (VSPW+1)   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>11</dim>
          <dimIncrement>4</dimIncrement>
          <name>TV_CEU_COEF_MUL_REG[%s]</name>
          <description>TV_CEU_COEF_MUL_REG[%s]</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x100</resetMask>
          <fields>
            <field>
              <name>CEU_COEF_MUL_VALUE</name>
              <description>Note:  1.CEU_Coef_Mul_Value only can be 0 or 1.  2. REG Map:  N=0: Rr  N=1: Rg  N=2: Rb  N=4: Gr  N=5: Gg  N=6: Gb  N=8: Br  N=9: Bg  N=10: Bb </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_CEU_CTL_REG</name>
          <description>TV CEU Control Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>CEU_EN</name>
              <description>CEU Enable 
0: Bypass 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_CTL_REG</name>
          <description>TV Control Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800001F2</resetMask>
          <fields>
            <field>
              <name>TV_EN</name>
              <description>When enable TCON_TV, this bit and the 0x0000[bit31] need to  be enabled. 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>START_DELAY</name>
              <description>This is for DE0 and DE1. </description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_SRC_SEL</name>
              <description>TV Source Select   
0: Reserved 
1: BLUE data  Note:  The  priority  of  this  bit  is  higher  than  TV_SRC_SEL(bit[2:0]) in TV_SRC_CTL_REG. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLUE_data</name>
                  <description>BLUE data  Note:  The  priority  of  this  bit  is  higher  than  TV_SRC_SEL(bit[2:0]) in TV_SRC_CTL_REG.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_POL0_REG</name>
          <description>TCON Data IO Polarity Control0</description>
          <addressOffset>0x330</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>R_CB_CH_DATA_INV</name>
              <description>R CB Channel Data Inv 
0: normal polarity 
1: invert the specify output </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>G_Y_CH_DATA_INV</name>
              <description>G Y Channel Data Inv 
0: normal polarity 
1: invert the specify output   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_POL1_REG</name>
          <description>TCON Data IO Polarity Control1</description>
          <addressOffset>0x334</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0000</resetMask>
          <fields>
            <field>
              <name>B_CR_CH_DATA_INV</name>
              <description>B CR CHANNE DATA INV 
0: Normal polarity 
1: Invert the specify output </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_TRI0_REG</name>
          <description>TCON Data IO Enable Control0</description>
          <addressOffset>0x338</addressOffset>
          <resetValue>0x3FF03FF</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>R_CB_CH_DATA_OUT_TRI_EN</name>
              <description>R CB Channel Data Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>G_Y_CH_DATA_OUT_TRI_EN</name>
              <description>G Y Channel Data Output Trigger Enable 
1: Disable 
0: Enable   </description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_TRI1_REG</name>
          <description>TCON Data IO Enable Control1</description>
          <addressOffset>0x33C</addressOffset>
          <resetValue>0x3FF0000</resetValue>
          <resetMask>0x3FF0000</resetMask>
          <fields>
            <field>
              <name>B_CR_CH_DATA_OUT_TRI_EN</name>
              <description>B CR Channel Data Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DEBUG_REG</name>
          <description>TV Debug Register</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x50002FFF</resetMask>
          <fields>
            <field>
              <name>TV_FIFO_U</name>
              <description>TV FIFO Underflow </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_FIELD_POL</name>
              <description>TV Field Polarity 
0: Second field 
1: First field </description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Second</name>
                  <description>Second field</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>First</name>
                  <description>First field</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LINE_BUF_BYPASS</name>
              <description>Line Buf fer Bypass 
0: Used 
1: Bypass </description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Used</name>
                  <description>Used</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_CURRENT_LINE</name>
              <description>TV Current Line   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_FILL_CTL_REG</name>
          <description>TV Fill Data Control Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>TV_FILL_EN</name>
              <description>TV Fill Enable 
0: Bypass 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GCTL_REG</name>
          <description>TV Global Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000002</resetMask>
          <fields>
            <field>
              <name>TV_EN</name>
              <description>When it is disabled, the module will be reset to idle state. 
0: Disable 
1: Enable </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CEC_DDC_PAD_SEL</name>
              <description>CEC DDC PAD Select 
1: TCON_TV internal pad for cec scl sal 
0: GPIO pad for cec scl sal </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TCON_TV</name>
                  <description>TCON_TV internal pad for cec scl sal</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>GPIO pad for cec scl sal</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GINT0_REG</name>
          <description>TV Global Interrupt Register0</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x50005000</resetMask>
          <fields>
            <field>
              <name>TV_VB_INT_EN</name>
              <description>TV Vb Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_LINE_INT_EN</name>
              <description>TV Line Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_VB_INT_FLAG</name>
              <description>TV Vb Interrupt Flag  Asserted during vertical no-display period every frame.  Write 0 to clear it. </description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_LINE_INT_FLAG</name>
              <description>TV Line Interrupt Flag  Trigger when SY1 match the current TV scan line  Write 0 to clear it. </description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GINT1_REG</name>
          <description>TV Global Interrupt Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>TV_LINE_INT_NUM</name>
              <description>Scan line for TV line trigger(including inactive lines)  Setting it for the specified line for trigger 1.  Note: SY1 is writable only when LINE_TRG1 is disabled.   </description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_IO_POL_REG</name>
          <description>TV SYNC Signal Polarity Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000000</resetMask>
          <fields>
            <field>
              <name>IO3_INV</name>
              <description>IO3 Invert 
0: Not invert 
1: Invert </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_INV</name>
              <description>IO2 Invert 
0: Not invert 
1: Invert </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_INV</name>
              <description>IO1 Invert 
0: Not invert 
1: Invert </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_INV</name>
              <description>IO0 Invert 
0: Not invert 
1: Invert </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_IO_TRI_REG</name>
          <description>TV SYNC Signal IO Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0xF000000</resetValue>
          <resetMask>0xF000000</resetMask>
          <fields>
            <field>
              <name>IO3_OUTPUT_TRI_EN</name>
              <description>IO3 Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_OUTPUT_TRI_EN</name>
              <description>IO2 Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_OUTPUT_TRI_EN</name>
              <description>IO1 Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_OUTPUT_TRI_EN</name>
              <description>IO0 Output Trigger Enable 
1: Disable 
0: Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_PIXELDEPTH_MODE_REG</name>
          <description>TV Pixeldepth Mode Control Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>COLORBAR_PD_MODE</name>
              <description>Colorbar Pixeldepth mode 
0: 8 bit mode    When data source is the embedded colorbar, the 8-bit colorbar  pattern is transmitted. 
1: 10 bit mode    When  data  source  is  the  embedded  colorbar,  the  10-bit  colorbar pattern is transmitted.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8 bit mode    When data source is the embedded colorbar, the 8-bit colorbar  pattern is transmitted.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10_bit</name>
                  <description>10 bit mode    When  data  source  is  the  embedded  colorbar,  the  10-bit  colorbar pattern is transmitted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_SAFE_PERIOD_REG</name>
          <description>TV Safe Period Register</description>
          <addressOffset>0x1F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF7</resetMask>
          <fields>
            <field>
              <name>SAFE_PERIOD_FIFO_NUM</name>
              <description>Safe Period FIFO Number </description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_LINE</name>
              <description>Safe Period Line </description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_MODE</name>
              <description>Safe Period Mode 
000: unsafe 
001: safe 
010: safe at line_buf_curr_num &gt; safe_period_fifo_num 
011: safe at 2 and safe at sync active 
100: safe at line   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_SRC_CTL_REG</name>
          <description>TV Source Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>TV_SRC_SEL</name>
              <description>TV Source Select   
000: DE 
001: Color Check 
010: Grayscale Check 
011: Black by White Check 
100: Reserved
101: Reserved 
111: Gridding Check     </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DE</name>
                  <description>DE</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Color</name>
                  <description>Color Check</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Grayscale</name>
                  <description>Grayscale Check</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Black</name>
                  <description>Black by White Check</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Gridding</name>
                  <description>Gridding Check</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TWI0</name>
      <description>TWI0</description>
      <groupName>generic</groupName>
      <baseAddress>0x2502000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address  For 7-bit addressing, the bit[7:1] indicates:    SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0  For 10-bit addressing, the bit[7:1] indicates:  1, 1, 1, 1, 0, SLAX[9:8] </description>
              <bitRange>[7:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCE</name>
              <description>General Call Address Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CLK_DUTY</name>
              <description>Setting duty cycle of clock as master 
0: 50% 
1: 40% </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40_percent_</name>
                  <description>40%</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_M</name>
              <description>The TWI SCL output frequency, in master mode, is F1/10:  F1 = F0/(CLK_M + 1)  Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10)  Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to  the delay of SCL sample debounce. </description>
              <bitRange>[6:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_N</name>
              <description>The TWI bus is sampled by the TWI at the frequency defined by F0:  Fsamp = F0 = Fin/2^CLK_N  The TWI SCL output frequency, in master mode, is F1/10:  F1 = F0/(CLK_M + 1)  Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10)  Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to  the delay of SCL sample debounce.  For Example:  Fin = 24 MHz (APB clock input)  For 400 kHz full speed 2-wire, CLK_N = 1, CLK_M = 2  F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(2+1)) = 0.4 MHz  For 100 kHz standard speed 2-wire, CLK_N = 1, CLK_M = 11  F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(11+1)) = 0.1 MHz   </description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFD</resetMask>
          <fields>
            <field>
              <name>INT_EN</name>
              <description>Interrupt Enable 
0: The interrupt line always low 
1: The interrupt line will go high when INT_FLAG is set. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>interrupt_line_always_low</name>
                  <description>The interrupt line always low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>interrupt_line_will_go</name>
                  <description>The interrupt line will go high when INT_FLAG is set.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_EN</name>
              <description>TWI Bus Enable 
0: The TWI bus SDA/SCL is ignored and the TWI controller will not  respond to any address on the bus. 
1:  The  TWI  will respond  to call  to  its  slave  address  &#8211;  and  to  the  general call address if the GCE bit in the ADDR register is set. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TWI_bus</name>
                  <description>The TWI bus SDA/SCL is ignored and the TWI controller will not  respond to any address on the bus.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI_will_respond</name>
                  <description>The  TWI  will respond  to call  to  its  slave  address  &#8211;  and  to  the  general call address if the GCE bit in the ADDR register is set.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M_STA</name>
              <description>Master Mode Start  When the  M_STA  is  set  to  &#8216;1&#8217;,  the  TWI  controller  enters  master  mode and will transmit a START condition on the bus when the bus  is  free.  If  the  M_STA  bit  is  set  to  &#8216;1&#8217;  when  the  TWI  controller  is  already  in  master  mode  and  one  or  more  bytes  have  been  transmitted, then a repeated START condition will be sent. If the  M_STA bit is set to &#8216;1&#8217; when the TWI is accessed in slave mode, the  TWI  will  complete  the  data  transfer  in  slave  mode  then  enter  master mode when the bus has been released.  The M_STA bit is cleared automatically after a START condition has  been sent. Writing a &#8216;0&#8217; to this bit has no effect. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_STP</name>
              <description>Master Mode Stop  If  the  M_STP  is  set  to  &#8216;1&#8217;  in  master  mode,  a  STOP  condition  is  transmitted on the TWI bus. If the M_STP bit is set to &#8216;1&#8217; in slave  mode, the TWI will indicate if a STOP condition has been received,  but no STOP condition will be transmitted on the TWI bus. If both  M_STA and M_STP bits are set, the TWI will first transmit the STOP  condition (if in master mode), then transmit the START condition.  The M_STP bit is cleared automatically. Writing a &#8216;0&#8217; to this bit has  no effect. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>INT_FLAG</name>
              <description>Interrupt Flag  The INT_FLAG is automatically set to &#8216;1&#8217; when any of the 28 (out  of the possible 29) states is entered (see &#8216;STAT Register&#8217; below).  The state that does not set INT_FLAG is state F8h. If the INT_EN bit  is set, the interrupt line goes high when INT_FLAG is set to &#8216;1&#8217;. If  the TWI is operating in slave mode, the data transfer is suspended  when INT_FLAG is set and the low period of the TWI bus clock line  (SCL) is stretched until &#8216;1&#8217; is written to INT_FLAG. The TWI clock  line is then released and the interrupt line goes low. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>A_ACK</name>
              <description>Assert Acknowledge  When A_ACK is set to &#8216;1&#8217;, an Acknowledge (low level on SDA) will  be sent during the acknowledge clock pulse on the TWI bus if:  (1). Either the whole of a matching 7-bit slave address or the first  or  the  second  byte  of  a  matching  10-bit  slave  address  has  been  received.  (2). The general call address has been received and the GCE bit in  the ADDR register is set to &#8216;1&#8217;.  (3). A data byte has been received in master or slave mode.  When A_ACK is &#8216;0&#8217;, a Not Acknowledge (high level on SDA) will be  sent when a data byte is received in master or slave mode.  If A_ACK is cleared to &#8216;0&#8217; in slave transmitter mode, the byte in the  DATA register is assumed to be the &#8216;last byte&#8217;. After this byte has  been transmitted, the TWI will enter state C8h then return to the  idle state (status code F8h) when INT_FLAG is cleared.  The TWI will not respond as a slave unless A_ACK is set. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_COUNT_MODE</name>
              <description>0: scl clock high period count on oscl 
1: scl clock high period count on iscl   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TWI_DATA</name>
              <description>Data byte transmitted or received   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x80C0</resetValue>
          <resetMask>0x1FFCF</resetMask>
          <fields>
            <field>
              <name>CLK_COUNT_MODE</name>
              <description>Clock count mode 
0: scl clock high period count on oscl 
1: scl clock high period count on iscl </description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_DUTY</name>
              <description>Setting duty cycle of clock as Master 
0: 50% 
1: 40% </description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40_percent_</name>
                  <description>40%</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_N</name>
              <description>TWI_DRV bus sampling clock F0=24MHz/2^CLK_N </description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_M</name>
              <description>TWI_DRV output SCL frequency is F =F1/10=(F0/(CLK_M+1))/10  Specially, Foscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due  to the delay of SCL sample debounce. </description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCL_STA</name>
              <description>SCL current status </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SDA_STA</name>
              <description>SDA current status </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCL_MOV</name>
              <description>SCL manual output value </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_MOV</name>
              <description>SDA manual output value </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCL_MOE</name>
              <description>SCL manual output enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_MOE</name>
              <description>SDA manual output enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PKT_INTERVAL</name>
              <description>Define  the  interval  between  each  packet  for  PKT_INTERVAL  F   cycles. </description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PACKET_CNT</name>
              <description>The  FIFO  data  is  transmitted  as  PACKET_CNT  packets  in  current  format.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0xF81000</resetValue>
          <resetMask>0xBFFFFF03</resetMask>
          <fields>
            <field>
              <name>START_TRAN</name>
              <description>Start transmission 
0: Transmission idle 
1: Start transmission  Automatically  cleared  to  &#8216;0&#8217;  when  finished.  If  the  slave  is  not  responding  for  the  expected  status  over  the  time  defined  by  TIMEOUT,  the  current  transmission will stop.  All  setting  formats  and  data  will  be  loaded  from  registers  and  FIFO  when  the  transmission starts. </description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transmission_idle</name>
                  <description>Transmission idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_transmission</name>
                  <description>Start transmission  Automatically  cleared  to  &#8216;0&#8217;  when  finished.  If  the  slave  is  not  responding  for  the  expected  status  over  the  time  defined  by  TIMEOUT,  the  current  transmission will stop.  All  setting  formats  and  data  will  be  loaded  from  registers  and  FIFO  when  the  transmission starts.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESTART_MODE</name>
              <description>Restart mode 
0: RESTART 
1: STOP+START  Define the TWI_DRV action after sending the register address. </description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESTART</name>
                  <description>RESTART</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_plus_START</name>
                  <description>STOP+START  Define the TWI_DRV action after sending the register address.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>READ_TRAN_MODE</name>
              <description>Read transition mode 
0: Send slave_id+W 
1: Not send slave_id+W  Setting this bit to 1 if reading from a slave  in which the register  width is equal to 0. </description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send slave_id+W</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_send</name>
                  <description>Not send slave_id+W  Setting this bit to 1 if reading from a slave  in which the register  width is equal to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRAN_RESULT</name>
              <description>Transition result 
000: OK 
001: FAIL  Other: Reserved </description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TWI_STA</name>
              <description>TWI status 
0x00: bus error 
0x08: START condition transmitted 
0x10: Repeated START condition transmitted 
0x18: Address + Write bit transmitted, ACK received 
0x20: Address + Write bit transmitted, ACK not received 
0x28: Data byte transmitted in master mode, ACK received 
0x30: Data byte transmitted in master mode, ACK not received 
0x38: Arbitration lost in address or data byte 
0x40: Address + Read bit transmitted, ACK received 
0x48: Address + Read bit transmitted, ACK not received 
0x50: Data byte received in master mode, ACK received 
0x58: Data byte received in master mode, ACK not received 
0x01: Timeout when sending the 9  SCL clock  Other: Reserved </description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TIMEOUT_N</name>
              <description>Timeout number  When sending the 9  clock, assert fail signal when the slave device  does not respond after N*F  cycles. And the software must do a  reset to the TWI_DRV module and send a stop condition to slave. </description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SOFT_RESET</name>
              <description>Software reset 
0: Normal 
1: Reset </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI_DRV_EN</name>
              <description>TWI driver enable 
0: Module disable 
1: Module enable (only use in TWI Master Mode)   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Module_disable</name>
                  <description>Module disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Module_enable</name>
                  <description>Module enable (only use in TWI Master Mode)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x218</addressOffset>
          <resetValue>0x100010</resetValue>
          <resetMask>0x13F013F</resetMask>
          <fields>
            <field>
              <name>DMA_RX_EN</name>
              <description>DMA RX Enable </description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_TRIG</name>
              <description>RX trigger  When DMA_RX_EN is set, send DMA RX Req when the data byte  number in RECV_FIFO reaches RX_TRIG, or the read transmission  is completed, the data of RECV_FIFO does not reach RX_TRIG but  as long as the RECV_FIFO is not empty. </description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_TX_EN</name>
              <description>DMA TX Enable </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_TRIG</name>
              <description>TX trigger  When  DMA_TX_EN  is  set,  send  DMA  TX  Req  when  the  space  of  SEND_FIFO (FIFO Level &#8211; data volume) reaches TX_TRIG.   </description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x21C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F007F</resetMask>
          <fields>
            <field>
              <name>RECV_FIFO_CLEAR</name>
              <description>Set  this  bit  to  clear  RECV_FIFO  pointer,  and  this  bit  is  cleared  automatically. </description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RECV_FIFO_CONTENT</name>
              <description>The number of data in RECV_FIFO   </description>
              <bitRange>[21:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SEND_FIFO_CLEAR</name>
              <description>Set  this  bit  to  clear  SEND_FIFO  pointer,  and  this  bit  is  cleared  automatically. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEND_FIFO_CONTENT</name>
              <description>The number of data in SEND_FIFO     </description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x20C</addressOffset>
          <resetValue>0x10001</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADDR_BYTE</name>
              <description>How many bytes be sent as slave device reg address  0~255 </description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DATA_BYTE</name>
              <description>How many bytes be sent/received as data  1~65535   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x214</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000F</resetMask>
          <fields>
            <field>
              <name>RX_REQ_INT_EN</name>
              <description>If set, an interrupt is sent when RX_REQ_PD sets. </description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_REQ_INT_EN</name>
              <description>If set, an interrupt is sent when TX_REQ_PD sets. </description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRAN_ERR_INT_EN</name>
              <description>If set, an interrupt is sent when TRAN_ERR_PD sets. </description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRAN_COM_INT_EN</name>
              <description>If set, an interrupt is sent when TRAN_COM_PD sets. </description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_REQ_PD</name>
              <description>Set when the data byte number in RECV_FIFO reaches RX_TRIG. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TX_REQ_PD</name>
              <description>Set when there is no less than DMA_TX_TRIG empty byte number  in SEND_FIFO. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TRAN_ERR_PD</name>
              <description>Packet transmission failure pending </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TRAN_COM_PD</name>
              <description>Packet transmission completion pending   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV_RECV_FIFO_ACC</description>
          <addressOffset>0x304</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RECV_DATA_FIFO</name>
              <description>Address of a 32x8 RECV_FIFO, which stores data received from the  slave device.     </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV_SEND_FIFO_ACC</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SEND_DATA_FIFO</name>
              <description>Address of a 32x8 SEND_FIFO, which stores reg address and data  sending to the slave device.     </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x208</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>SLV_ID</name>
              <description>Slave device ID  For 7-bit addressing, the bit[7:1] indicates:  SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0  For 10-bit addressing, the bit[7:1] indicates:  1, 1, 1, 1, 0, SLAX[9:8] </description>
              <bitRange>[15:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMD</name>
              <description>R/W operation to slave device 
0: Write 
1: Read </description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLV_ID_X</name>
              <description>SLAX[7:0]  The low 8 bits for slave device ID with 10-bit addressing.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DBN</name>
              <description>Data Byte Number Follow Read Command Control 
00: No data byte can be written after the read command 
01: Only 1-byte data can be written after the read command 
10: 2-bytes data can be written after the read command 
11: 3-bytes data can be written after the read command   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_data</name>
                  <description>No data byte can be written after the read command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Only_1_byte</name>
                  <description>Only 1-byte data can be written after the read command</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_bytes_data</name>
                  <description>2-bytes data can be written after the read command</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_bytes_data</name>
                  <description>3-bytes data can be written after the read command</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x3A</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>SCL_STATE</name>
              <description>Current State of TWI_SCL 
0: Low 
1: High </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDA_STATE</name>
              <description>Current State of TWI_SDA 
0: Low 
1: High </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCL_CTL</name>
              <description>TWI_SCL Line State Control Bit  When  the  line  control  mode  is  enabled  (bit[2]  is  set),  this  bit  decides the output level of TWI_SCL. 
0: Output low level 
1: Output high level </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Output_low_level</name>
                  <description>Output low level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Output_high_level</name>
                  <description>Output high level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCL_CTL_EN</name>
              <description>TWI_SCL Line State Control Enable  When this bit is set, the state of TWI_SCL is controlled by the value  of bit[3]. 
0: Disable TWI_SCL line control mode 
1: Enable TWI_SCL line control mode </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable TWI_SCL line control mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable TWI_SCL line control mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDA_CTL</name>
              <description>TWI_SDA Line State Control Bit  When  the  line  control  mode  is  enabled  (bit[0]  is  set),  this  bit  decides the output level of TWI_SDA. 
0: Output low level 
1: Output high level </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Output_low_level</name>
                  <description>Output low level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Output_high_level</name>
                  <description>Output high level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDA_CTL_EN</name>
              <description>TWI_SDA Line State Control Enable  When this bit is set, the state of TWI_SDA is controlled by the value  of bit[1]. 
0: Disable TWI_SDA line control mode 
1: Enable TWI_SDA line control mode   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable TWI_SDA line control mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable TWI_SDA line control mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>SOFT_RST</name>
              <description>Soft Reset  Write  &#8216;1&#8217;  to  this  bit  to  reset  the  TWI  and  clear  to  &#8216;0&#8217;  when  completing Soft Reset operation.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0xF8</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>STA</name>
              <description>Status Information Byte  Code Status 
0x00: Bus error 
0x08: START condition transmitted 
0x10: Repeated START condition transmitted 
0x18: Address + Write bit transmitted, ACK received 
0x20: Address + Write bit transmitted, ACK not received 
0x28: Data byte transmitted in master mode, ACK received 
0x30: Data byte transmitted in master mode, ACK not received 
0x38: Arbitration lost in address or data byte 
0x40: Address + Read bit transmitted, ACK received 
0x48: Address + Read bit transmitted, ACK not received 
0x50: Data byte received in master mode, ACK transmitted 
0x58: Data byte received in master mode, not ACK transmitted 
0x60: Slave address + Write bit received, ACK transmitted 
0x68:  Arbitration  lost  in  the  address  as  master,  slave  address  +  Write bit received, ACK transmitted 
0x70: General Call address received, ACK transmitted 
0x78:  Arbitration  lost  in  the  address  as  master,  General  Call  address received, ACK transmitted 
0x80:  Data  byte  received  after  slave  address  received,  ACK  transmitted 
0x88:  Data  byte  received  after  slave  address  received,  not  ACK  transmitted 
0x90:  Data  byte  received  after  General  Call  received,  ACK  transmitted 
0x98:  Data  byte  received  after  General  Call  received,  not  ACK  transmitted 
0xA0: STOP or repeated START condition received in slave mode 
0xA8: Slave address + Read bit received, ACK transmitted 
0xB0:  Arbitration  lost  in  the  address  as  master,  slave  address  +  Read bit received, ACK transmitted 
0xB8: Data byte transmitted in slave mode, ACK received 
0xC0: Data byte transmitted in slave mode, ACK not received 
0xC8: The Last byte transmitted in slave mode, ACK received 
0xD0: Second Address byte + Write bit transmitted, ACK received 
0xD8:  Second  Address  byte  +  Write  bit  transmitted,  ACK  not  received 
0xF8: No relevant status information, INT_FLAG=0  Others: Reserved   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address  SLAX[7:0]   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI1</name>
      <description>TWI1</description>
      <groupName>generic</groupName>
      <baseAddress>0x2502400</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI2</name>
      <description>TWI2</description>
      <groupName>generic</groupName>
      <baseAddress>0x2502800</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI3</name>
      <description>TWI3</description>
      <groupName>generic</groupName>
      <baseAddress>0x2502C00</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <description>UART0</description>
      <groupName>generic</groupName>
      <baseAddress>0x2500000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART1</name>
      <description>UART1</description>
      <groupName>generic</groupName>
      <baseAddress>0x2500400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART2</name>
      <description>UART2</description>
      <groupName>generic</groupName>
      <baseAddress>0x2500800</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART3</name>
      <description>UART3</description>
      <groupName>generic</groupName>
      <baseAddress>0x2500C00</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART4</name>
      <description>UART4</description>
      <groupName>generic</groupName>
      <baseAddress>0x2501000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART5</name>
      <description>UART5</description>
      <groupName>generic</groupName>
      <baseAddress>0x2501400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High  Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( [7]) is set and the UART is  not busy ( [0] is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  )  is  set  to  0,  the  baud  clock is  disabled  and  no  serial  communications occur. Also, once the DLH is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low  Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains  the  baud  rate  divisor  for  the  UART.  This  register  may  only  be  accessed when the DLAB bit ( ) is set and the UART is  not busy (  is 0).  The output baud rate is equal to the serial clock (SCLK) frequency  divided  by  sixteen  times  the  value  of  the  baud  rate  divisor,  as  follows:  .  Note  that  when  the  Divisor  Latch  Registers  (   and  ) are set to 0, the baud clock is disabled and no serial  communications occur. Also, once the DLL is set, at least 8 clock  cycles of the slowest UART clock should be allowed to pass before  transmitting or receiving data.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMA_REQ_EN</name>
          <description>UART DMA Request Enable Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_TIMEOUT_ENABLE</name>
              <description>DMA Timeout Enable 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_TX_REQ_ENABLE</name>
              <description>DMA TX REQ Enable 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_REQ_ENABLE</name>
              <description>DMA RX REQ Enable 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCC</name>
          <description>UART_FCC</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xFFFFFF07</resetMask>
          <fields>
            <field>
              <name>FIFO</name>
              <description>Depth  Indicates the depth of TX/RX FIFO </description>
              <bitRange>[31:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXFIFO</name>
              <description>Clock Mode 
0: Sync mode, writing/reading clocks use apb clock 
1: Sync mode, writing clock uses apb clock, reading clock uses ahb  clock </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>comma__writing_slash_reading</name>
                  <description>Sync mode, writing/reading clocks use apb clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>comma__writing</name>
                  <description>Sync mode, writing clock uses apb clock, reading clock uses ahb  clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX</name>
              <description>FIFO Clock Enable 
0: Clock disable 
1: Clock enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clock_disable</name>
                  <description>Clock disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clock_enable</name>
                  <description>Clock enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger  This is used to select the trigger level in the receiver FIFO when  the  Received  Data  Available  Interrupt  is  generated.  In  the  autoflow  control  mode,  it  is  used  to  determine  when  the  rts_n  signal is de-asserted. It also determines when the dma_rx_req_n  signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO &#188;  full 
10: FIFO &#189;  full 
11: FIFO-2 less than full </description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger  This is used to select the empty threshold level when the THRE  Interrupts  are  generated  and  the  mode  is  active.  It  also  determines when the dma_tx_req_n signal is asserted in certain  modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO &#188;  full 
11: FIFO &#189;  full </description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onequarter__full</name>
                  <description>FIFO &#188;  full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO__onehalf__full</name>
                  <description>FIFO &#189;  full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared. 
1: Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0  In this mode, when the PTE in UART_HALT is high and TX FIFO is  enabled,  the  TX  DMA  request  will  be  set  when  the  TFL  in  UART_TFL is less than or equal to FIFO Trigger Level (otherwise it  will be cleared). When the PTE is high and TX FIFO is disabled, the  TX DMA request will be set only if the THR in UART_THR is empty.  If the PTE is low, the TX DMA request will be set only if the TX FIFO  (TX FIFO enabled) or THR (TX FIFO disabled) is empty.  When  the  DMA_PTE_RX  in  UART_HALT  is  high  and  RX  FIFO  is  enabled,  the  RX  DRQ  will  be  set  only  if  the  RFL  in  UART_RFL  is  equal  to  or  more  than  FIFO  Trigger  Level,  otherwise,  it  will  be  cleared.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1  In this mode, TX FIFO should be enabled. If the PTE in    is high, the TX DMA request will be set when the TFL in    is less than or equal to FIFO Trigger Level; If the PTE is low, the TX  DMA request will be set when TX FIFO is empty. Once the request  is set, it is cleared only when TX FIFO is full.    If the RFL in UART_RFL is equal to or more than FIFO Trigger Level  or there is a character timeout, the RX DRQ will be set; Once the  RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled)  or RBR (RX FIFO disabled) is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset  The bit resets the control part of the transfer FIFO and treats the  FIFO as empty. This also de-asserts the DMA TX request.    It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset  The bit resets the control part of the receive FIFO and treats the  FIFO as empty. This also de-asserts the DMA RX request.  It is 'self-cleared'. It is not necessary to clear this bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs  The  bit  enables/disables  the  transmitting  (XMIT)  and  receiving  (RCVR) FIFOs. Whenever the value of this bit is changed, both the  XMIT and RCVR controller part of FIFOs is reset.   </description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ  In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in  UART_TFL is less than or equal to the trigger value, the controller  sends the DMA request. If the PTE is set to 0, when FIFO is empty,  the controller sends the DMA request. The DMA request will stop  when FIFO is full.  In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL  in  UART_TFL  is  less  than  or  equal  to  the  trigger  value,  the  controller sends DMA request. If the PTE is set to 1 and FIFO off,  when the THR in UART_THR is empty, the controller sends DMA  request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO  Enable) is empty, the controller sends DMA request. Otherwise,  the DMA request is cleared. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The Transmission of RX_DRQ  In  DMA1  mode,  when  RFL  is  more  than  or  equal  to  the  trigger  value,  or  a  receive  timeout  has  occurred,  the  controller  sends  DRQ.  In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is  more than or equal to trig, the controller sends DRQ, else DRQ is  cleared.  In  other  cases,  once  the  received  data  is  valid,  the  controller sends DRQ. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR RX Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR TX Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses UART_HALT[1] to change the baud rate or LCR  configuration, write 1 to update the configuration and wait this  bit to self-clear to 0 to finish update process. Writing 0 to this bit  has no effect. 
1: Update trigger, self-clear to 0 when finish update. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, self-clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This  is  an  enable  bit  for  the  user  to  change  LCR  register  configuration and baud rate register (UART_DLH and UART_DLL)  when the UART is busy. 
1: Enable change when busy     </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX  This register is used to halt transmissions for testing, so that the  transmit  FIFO  can  be  filled  by  the  master  when  FIFOs  are  implemented and enabled.  0 : Halt TX disabled  1 : Halt TX enabled   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xA5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable  This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 
0: Disable 
1: Enable </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt  This  is  used  to  enable/disable  the  generation of  Modem  Status  Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt  This  is  used  to  enable/disable  the  generation  of  Receiver  Line  Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt  This  is  used  to  enable/disable  the  generation  of  Transmitter  Holding Register Empty Interrupt. This is the third-highest priority  interrupt. 
0: Disable 
1: Enable </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt  This  is  used  to  enable/disable  the  generation  of  Received  Data  Available Interrupt and the Character Timeout Interrupt (if in FIFO  mode and FIFOs enabled). These are the second-highest priority  interrupt. 
0: Disable 
1: Enable   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag  This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable </description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID  This indicates the highest priority pending interrupt which can be  one of the following types. 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.   </description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout  The bit 3 indicates an interrupt can only occur when the FIFOs are  enabled  and  used  to  distinguish  a  Character  Timeout  condition  interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This bit is used to enable the reading and writing  of the Divisor Latch register (UART_DLL and UART_DLH) to set the  baud rate of the UART. This bit must be cleared after the initial  baud rate setup in order to access other registers. 
0:  Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER) 
1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select  RX  Buffer  Register  (UART_RBR)/TX  Holding  Register  (UART_THR) and Interrupt Enable Register (UART_IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (UART_DLL) and Divisor Latch  MS Register (UART_DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit  This is used to cause a break condition to be transmitted to the  receiving  device.  If  set  to  0,  the  serial  output  is  forced  to  the  spacing  (logic  0)  state.  When  not  in  Loopback  mode,  as  determined  by  UART_MCR[4],  the  SOUT  line  is  forced  low  until  the  Break  bit  is  cleared.  If  SIR_MODE  is  enabled  and  active  (UART_MCR[6]  is  set  to  1),  the  sir_out_n  line  is  continuously  pulsed. When in Loopback mode, the break condition is internally  looped back to the receiver and the sir_out_n line is forced low. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select  It is writable only when UART is not busy (UART_USR[0] is 0). This  is used to select the even and odd parity when the PEN is enabled  (the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to  reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity  1X: Reverse LCR[4]  In RS485 mode, it is the 9th bit--address bit. 
11: 9th bit = 0, indicates that this is a data byte. 
10: 9th bit = 1, indicates that this is an address byte. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  bit  is  used  to  enable  and  disable  parity  generation  and  detection  in  transmitted  and  received  serial  characters respectively. 
0: Parity disabled 
1: Parity enabled </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits  It is writable only when UART is not busy (UART_USR[0] is 0) and  always readable. This is used to select the number of stop bits per  character that the peripheral transmits and receives. If set to 0,  one stop bit is transmitted in the serial data. If set to 1 and the  data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit  is  transmitted.  Otherwise,  two  stop  bits  are  transmitted.  Note  that regardless of the number of stop bits selected, the receiver  checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select  It is writable only when UART is not busy (UART_USR[0] is 0) and  always  readable.  This  is  used  to  select  the  count  of  bits  in  a  transmitted or received frame. 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO  When  FIFOs  are  disabled,  this  bit  is  always  0.  When  FIFOs  are  enabled, this bit is set to &#8220;1&#8221; when there is at least one PE, FE, or  BI  in  the  RX  FIFO.  It  is  cleared  by  reading  from  the  UART_LSR  register, there are no subsequent errors in the FIFO. </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty  If  the  FIFOs  are  disabled,  this  bit  is  set  to  "1"  whenever  the  TX  Holding Register (UART_THR) and the TX Shift Register are empty.  If the FIFOs are enabled, this bit is set whenever the TX FIFO and  the TX Shift Register are empty. In both cases, this bit is cleared  when a byte is written to the TX data channel. </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty  If the FIFOs are disabled, this bit is set to "1" when the TX Holding  Register (UART_THR) is empty and ready to accept new data and  it is cleared when the CPU writes to the TX Holding Register.  If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO  is empty and it is cleared when at least one byte is written to the  TX FIFO. </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt  This is used to indicate the detection of a break sequence on the  serial input data.    If in UART mode (SIR_MODE == Disabled), it is set when the serial  input, sir_in, is held in a logic '0' state for longer than the sum of  +  +  +  .  If  in  infrared  mode  (SIR_MODE  ==  Enabled),  it  is  set  when  the  serial  input,  sir_in,  is  continuously  pulsed  to  logic  '0'  for  longer  than the sum of  +  +  +  . A break  condition  on  serial  input  causes  one  and  only  one  character,  consisting of all zeros, to be received by the UART.  In  the  FIFO  mode,  the  character  associated  with  the  break  condition  is  carried  through  the  FIFO  and  is  revealed  when  the  character is at the top of the FIFO. Reading the UART_LSR clears  the  BI  bit.  In  the  non-FIFO  mode,  the  BI  indication  occurs  immediately and persists until the UART_LSR is read. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error  This is used to indicate the occurrence of a framing error in the  receiver.  A  framing  error  occurs  when  the  receiver  does  not  detect a valid STOP bit in the received data.  In  the  FIFO  mode,  since  the  framing  error  is  associated  with  a  character  received,  it  is  revealed  when  the  character  with  the  framing  error  is  at  the  top  of  the  FIFO.  When  a  framing  error  occurs, the UART tries to resynchronize. It does this by assuming  that the error was due to the start bit of the next character and  then continues receiving the other bit i.e. data, and/or parity and  stop.  It  should  be  noted  that  the  Framing  Error  (FE)  bit  (UART_LSR[3]) is set if a break interrupt has occurred, as indicated  by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no framing error 
1: framing error  Reading the UART_LSR clears the FE bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>framing</name>
                  <description>framing error  Reading the UART_LSR clears the FE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error  This  is  used  to  indicate  the  occurrence  of  a  parity  error  in  the  receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the  FIFO mode, since the parity error is associated with a character  received, it is revealed when the character with the parity error  arrives at the top of the FIFO. It should be noted that the Parity  Error  (PE)  bit  (UART_LSR[2])  is  set  if  a  break  interrupt  has  occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]). 
0: no parity error 
1: parity error  Reading the UART_LSR clears the PE bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error  Reading the UART_LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error  This  occurs  if  a  new  data  character  was  received  before  the  previous data was read. In the non-FIFO mode, the OE bit is set  when a new character arrives in the receiver before the previous  character was read from the UART_RBR. When this happens, the  data  in  the  UART_RBR  is  overwritten.  In  the  FIFO  mode,  an  overrun error  occurs when the  FIFO is  full  and a  new  character  arrives at the receiver. The data in the FIFO is retained and the  data in the receive shift register is lost. 
0: no overrun error 
1: overrun error  Reading the UART_LSR clears the OE bit. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error  Reading the UART_LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready  This  is  used  to  indicate  that  the  receiver  contains  at  least  one  character in the UART_RBR or the receiver FIFO. 
0: no data ready 
1: data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready  This bit is cleared when the UART_RBR is read in non-FIFO mode,  or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 
00: UART Mode 
01: IrDA SIR Mode 
10: RS485 Mode 
11: Reserved </description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UART</name>
                  <description>UART Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IrDA</name>
                  <description>IrDA SIR Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable  When  FIFOs  are  enabled  and  the  AFCE  bit  is  set,  the  AutoFlow  Control is enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled </description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode  This  is  used  to  put  the  UART  into  a  diagnostic  mode  for  test  purposes.  If  operating  in  UART  mode (SIR_MODE  !=  Enabled  or  not active, UART_MCR[6] is set to 0), the data on the SOUT line is  held high, while serial data output is looped back to the sin line,  internally. In this mode, all the interrupts are fully functional. Also,  in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,  dcd_n) are disconnected and the modem control outputs (dtr_n,  rts_n, out1_n, out2_n) are looped back to the inputs, internally. If  operating  in  infrared  mode  (SIR_MODE  ==  Enabled  AND  active,  UART_MCR[6] is set to 1), the data on the sir_out_n line is held  low, while serial data output is inverted and looped back to the  sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send  This is used to directly control the Request to Send (rts_n) output.  The RTS (rts_n) output is used to inform the modem or data set  that  the  UART  is  ready  to  exchange  data.  When Auto  RTS  Flow  Control is not enabled (  is set to 0), the rts_n signal  is set low by programming UART_MCR[1] (RTS) to a high. In Auto  Flow Control, AFCE_MODE == Enabled and active (   is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n  output is controlled in the same way, but is also gated with the  receiver FIFO threshold trigger (rts_n is inactive high when above  the  threshold).  The  rts_n  signal  is  de-asserted  when  UART_MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0)  Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready  This  is  used  to  directly  control the  Data  Terminal Ready  (dtr_n)  output. The value written to this location is inverted and driven  out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input. </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0)  The DTR output is used to inform the modem or data set that the  UART is ready to establish communications.  Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n  output  is  held  inactive  high  while  the  value  of  this  location  is  internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect  This is used to indicate the  current state of the modem control  line dcd_n. This bit is the complement of dcd_n. When the Data  Carrier Detect input (dcd_n) is asserted it is an indication that the  carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0) </description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator  This is used to indicate the  current state of the modem control  line  ri_n.  This  bit  is  the  complement  of  ri_n.  When  the  Ring  Indicator input (ri_n) is asserted it is an indication that a telephone  ringing signal has been received by setting the modem or data. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0) </description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready  This is used to indicate the  current state of the modem control  line dsr_n. This bit is the complement of the dsr_n. When the Data  Set  Ready  input  (dsr_n)  is  asserted,  it  is  an  indication  that  the  modem  or  data  set  is  ready  to  establish  communication  with  UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]). </description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same  as the DTR (UART_MCR[0]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send  This is used to indicate the  current state of the modem control  line cts_n. This bit is the complement of cts_n. When the Clear to  Send input (cts_n) is asserted, it is an indication that the modem  or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]). </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0)  In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the  RTS (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect  This  is  used  to  indicate  that  the  modem  control  line  dcd_n  has  changed since the last time the UART_MSR was read. 
0: no change on dcd_n since the last read of UART_MSR 
1: change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since the last read of UART_MSR  Reading the UART_MSR clears the DDCD bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator  This is used to indicate that a change in the input ri_n (from an  active-low  to  an  inactive-high state)  has  occurred  since  the  last  time the UART_MSR was read. 
0: no change on ri_n since the last read of UART_MSR 
1: change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since the last read of UART_MSR  Reading the UART_MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready  This  is  used  to  indicate  that  the  modem  control  line  dsr_n  has  changed since the last time the UART_MSR was read. 
0: no change on dsr_n since the last read of UART_MSR 
1: change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since the last read of UART_MSR  Reading the UART_MSR clears the DDSR bit. In Loopback Mode  (UART_MCR[4]  =  1),  the  DDSR  reflects  changes  on  the  DTR  (UART_MCR[0] .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send  This  is  used  to  indicate  that  the  modem  control  line  cts_n  has  changed since the last time the UART_MSR was read. 
0: no change on ctsdsr_n since the last read of UART_MSR 
1: change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since the last read of UART_MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since the last read of UART_MSR  Reading  the  UART_MSR  clears  the  DCTS  bit.  In  Loopback  Mode  (UART_MCR[4]  =  1),  the  DCTS  reflects  changes  on  the  RTS  (UART_MCR[1]).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register  Data byte received on the serial input port (sin) in UART mode, or  the serial infrared input (sir_in) in infrared mode. The data in this  register is valid only if the Data Ready (DR) bit in   is set.    If in FIFO mode and FIFOs are enabled (The  [0] is set to  1),  this  register  accesses  the  head  of  the  receive  FIFO.  If  the  receive FIFO is full and this register can not read before the next  data  character  arrives,  then  the  data  already  in  the  FIFO  are  preserved, but any incoming data are lost and an overrun error  occurs.   </description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>RX FIFO Level  The bit indicates the number of data entries in the RX FIFO.  UART_RXDMA_CTRL  </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_BL</name>
          <description>UART_RXDMA_BL</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Length  Unit is byte  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_CTRL</name>
          <description>UART_RXDMA_CTRL</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF7F</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Timeout Threshold  Unit is 1 UART bit time  Note that this field is only configurable when RXDMA Busy is 0. </description>
              <bitRange>[23:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Timeout Enable  Once enable, the DMA starts a transfer even the data entries in  RX FIFO do not reach BLK_SIZE.    Note that this field is only configurable when RXDMA Busy is 0.   </description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA</name>
              <description>AHB Burst Mode  Set for AHB port burst supported  INCR8 is recommended, while INCR16 may be unsupported due  to the system bus.   
00: SIGNLE 
01: INCR4 
10: INCR8 
11: INCR16  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SIGNLE</name>
                  <description>SIGNLE</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR4</name>
                  <description>INCR4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR8</name>
                  <description>INCR8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCR16</name>
                  <description>INCR16  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BLK SIZE  Every time when data entries in RX FIFO reach BLK_SIZE, start a  DMA  block  transfer.  It  is  recommended  that  the  block  size  no  more than RX FIFO Depth.   
00: 8 bytes 
01: 16 bytes 
10: 32 bytes 
11: 64 bytes  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 bytes</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Mode 
0: Continous   
1: Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continous</name>
                  <description>Continous</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Limited</name>
                  <description>Limited  When data transferred reaches the limited count set in RXDMA  LIMIT,  the  DMA  stops  and  the  RXDMA  Start  bit  is  cleared  automatically.  Note that this field is only configurable while RXDMA Busy is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>Enable 
0: RXDMA Disable   
1: RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>RXDMA Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>RXDMA Enable  Note that if the software turns off this bit, the RXDMA will stop  after  the  current  block  transfer  completes,  then  the  software  should do a reset to the RX FIFO before re-enable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_DCNT</name>
          <description>UART_RXDMA_DCNT</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Data Count    Only valid while RXDMA Mode is set to 1, it is used for counting  the  data  transferred  by  RXDMA,  and  is  cleared  when  reaches  RXDMA Limit Size.  Its unit is byte.       </description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IE</name>
          <description>UART_RXDMA_IE</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  RXDMA Buffer Overrun Interrupt Enable </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  RXDMA Timeout Done Interrupt Enable </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  RXDMA BLK Done Interrupt Enable   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    RXDMA Limit Done Interrupt Enable     </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_IS</name>
          <description>UART_RXDMA_IS</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RXDMA_BUFFER</name>
              <description>RXDMA Buffer Overrun  Asserted when the RXDMA buffer is overflow. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_TIMEOUT</name>
              <description>RXDMA Timeout Done  Asserted when a DMA transfer caused by timeout is done. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_BLK</name>
              <description>RXDMA BLK Done  Asserted when a DMA block transfer is done.   </description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXDMA_LIMIT</name>
              <description>RXDMA Limit Done    Asserted when data transferred reaches limit size in RXDMA Limit  Mode.       </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_LMT</name>
          <description>UART_RXDMA_LMT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Limit Size  Only valid when RXDMA Mode is set to 1, and the unit is byte.  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRH</name>
          <description>UART_RXDMA_RADDRH</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[33:32]  Software should update this register after reading data in RXDMA  Buffer in time.  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until until UART_RXDMA_STA[1] is 0. The software should update  Read  Address  High  Register  first  and  then  Read  Address  Low  Register , even there is no change on Read Address High Register.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_RADDRL</name>
          <description>UART_RXDMA_RADDRL</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Read Address[31:0]  Software should update this register after reading data in RXDMA  Buffer in time  It is byte address.  The  software  should  not  update  Buffer  Read  Address  Register  until UART_RXDMA_STA[1] is 0. The software should update Read  Address High Register first, and then Read Address Low Register,  even there is no change on Read Address High Register.     </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRH</name>
          <description>UART_RXDMA_SADDRH</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [33:32]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_SADDRL</name>
          <description>UART_RXDMA_SADDRL</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Buffer Start Address [31:0]  Byte address  Note that this field is only configurable while RXDMA Busy is 0.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STA</name>
          <description>UART_RXDMA_STA</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>BUFFER</name>
              <description>Buffer Read Address Updating 
0: Buffer Read Address Register is ready for updating 
1: Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ready</name>
                  <description>Buffer Read Address Register is ready for updating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy</name>
                  <description>Buffer Read Address Register is busy for updating  The  software  should  not  update  Buffer  Read  Address  Register  until this bit is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXDMA</name>
              <description>BUSY 
0: RXDMA is idle 
1: RXDMA is busy   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>is_idle</name>
                  <description>RXDMA is idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>is_busy</name>
                  <description>RXDMA is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_STR</name>
          <description>UART_RXDMA_STR</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Start  Only valid when RXDMA mode is set to 1, it is auto cleared when  data transferred reaches the RXDMA Limit Size.   </description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRH</name>
          <description>UART_RXDMA_WADDRH</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[33:32]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RXDMA_WADDRL</name>
          <description>UART_RXDMA_WADDRL</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RXDMA</name>
              <description>Current Write Address[31:0]  Updated when every DMA transfer is done  It is byte address.   </description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register  This  register  is  for  programmers  to  use  as  a  temporary  storage  space. It has no defined purpose in the UART. </description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>TX FIFO Level  The bit indicates the number of data entries in the TX FIFO.   </description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register  Data  is  transmitted  on  the  serial  output  port  (SOUT)  in  UART  mode or the serial infrared output (sir_out_n) in infrared mode.  Data should only be written to the   when the THRE bit  ( ) is set.    If  in  FIFO  mode  and  FIFOs  are  enabled  (   =  1)  and  THRE is set, the 16 number of characters data may be written to  the   before the FIFO is full. When the FIFO is full, any  written data results in the written data being lost.   </description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>RX FIFO Full  This is used to indicate that the RX FIFO is completely full. 
0: RX FIFO not full 
1: RX FIFO Full  This bit is cleared when the RX FIFO is no longer full. </description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO_not_full</name>
                  <description>RX FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_Full</name>
                  <description>RX FIFO Full  This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>RX FIFO Not Empty  This  is  used  to  indicate  that  the  RX  FIFO  contains  one  or  more  entries. 
0: RX FIFO is empty 
1: RX FIFO is not empty  This bit is cleared when the RX FIFO is empty. </description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>RX FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>RX FIFO is not empty  This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>TX FIFO Empty  This is used to indicate that the TX FIFO is completely empty. 
0: TX FIFO is not empty 
1: TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty. </description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>TX FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TX FIFO is empty  This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>TX FIFO Not Full  This is used to indicate that the TX FIFO is not full. 
0: TX FIFO is full 
1: TX FIFO is not full  This bit is cleared when the TX FIFO is full. </description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>TX FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>TX FIFO is not full  This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy </description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>
