# TCL File Generated by Component Editor 13.0sp1
# Wed Mar 14 13:31:39 GMT 2018
# DO NOT MODIFY


# 
# test_multicycle "test_multicycle" v1.0
#  2018.03.14.13:31:39
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module test_multicycle
# 
set_module_property DESCRIPTION ""
set_module_property NAME test_multicycle
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME test_multicycle
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL test_mutlicycle
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file test_multicycle.v VERILOG PATH ip/test_multicycle.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point nios_custom_instruction_slave
# 
add_interface nios_custom_instruction_slave nios_custom_instruction end
set_interface_property nios_custom_instruction_slave clockCycle 0
set_interface_property nios_custom_instruction_slave operands 2
set_interface_property nios_custom_instruction_slave ENABLED true
set_interface_property nios_custom_instruction_slave EXPORT_OF ""
set_interface_property nios_custom_instruction_slave PORT_NAME_MAP ""
set_interface_property nios_custom_instruction_slave SVD_ADDRESS_GROUP ""

add_interface_port nios_custom_instruction_slave dataa dataa Input 32
add_interface_port nios_custom_instruction_slave datab datab Input 32
add_interface_port nios_custom_instruction_slave result result Output 32
add_interface_port nios_custom_instruction_slave start start Input 1
add_interface_port nios_custom_instruction_slave done done Output 1
add_interface_port nios_custom_instruction_slave clk clk Input 1
add_interface_port nios_custom_instruction_slave reset reset Input 1
add_interface_port nios_custom_instruction_slave clk_en clk_en Input 1


# 
# connection point read_addr
# 
add_interface read_addr conduit end
set_interface_property read_addr associatedClock ""
set_interface_property read_addr associatedReset ""
set_interface_property read_addr ENABLED true
set_interface_property read_addr EXPORT_OF ""
set_interface_property read_addr PORT_NAME_MAP ""
set_interface_property read_addr SVD_ADDRESS_GROUP ""

add_interface_port read_addr read_addr export Output 32


# 
# connection point size
# 
add_interface size conduit end
set_interface_property size associatedClock ""
set_interface_property size associatedReset ""
set_interface_property size ENABLED true
set_interface_property size EXPORT_OF ""
set_interface_property size PORT_NAME_MAP ""
set_interface_property size SVD_ADDRESS_GROUP ""

add_interface_port size size export Output 32


# 
# connection point read_en
# 
add_interface read_en conduit end
set_interface_property read_en associatedClock ""
set_interface_property read_en associatedReset ""
set_interface_property read_en ENABLED true
set_interface_property read_en EXPORT_OF ""
set_interface_property read_en PORT_NAME_MAP ""
set_interface_property read_en SVD_ADDRESS_GROUP ""

add_interface_port read_en read_en export Output 1


# 
# connection point sum_result
# 
add_interface sum_result conduit end
set_interface_property sum_result associatedClock ""
set_interface_property sum_result associatedReset ""
set_interface_property sum_result ENABLED true
set_interface_property sum_result EXPORT_OF ""
set_interface_property sum_result PORT_NAME_MAP ""
set_interface_property sum_result SVD_ADDRESS_GROUP ""

add_interface_port sum_result sum_result export Input 32


# 
# connection point sum_done
# 
add_interface sum_done conduit end
set_interface_property sum_done associatedClock ""
set_interface_property sum_done associatedReset ""
set_interface_property sum_done ENABLED true
set_interface_property sum_done EXPORT_OF ""
set_interface_property sum_done PORT_NAME_MAP ""
set_interface_property sum_done SVD_ADDRESS_GROUP ""

add_interface_port sum_done sum_done export Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock ""
set_interface_property avalon_slave_0 associatedReset ""
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clk_en_out
# 
add_interface clk_en_out conduit end
set_interface_property clk_en_out associatedClock ""
set_interface_property clk_en_out associatedReset ""
set_interface_property clk_en_out ENABLED true
set_interface_property clk_en_out EXPORT_OF ""
set_interface_property clk_en_out PORT_NAME_MAP ""
set_interface_property clk_en_out SVD_ADDRESS_GROUP ""

add_interface_port clk_en_out clk_en_out export Output 1

