// Seed: 1551159954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1'b0;
  wire id_16;
  tri1 id_17, id_18 = -1;
  assign module_1.type_9 = 0;
  tri id_19 = id_18;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri1 id_4
);
  always
    if (-1)
      @(1, id_3)
        @(posedge -1)
          #1 begin : LABEL_0
            if (id_1) $display(-1);
            else id_4 = id_3;
          end
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_6,
      id_7,
      id_8,
      id_6,
      id_8,
      id_7
  );
  assign id_7 = id_6;
endmodule
