#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: E:\PDS_2022.1\Pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HFJ50FN
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 11 11:35:53 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=LVCMOS15 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'clk_25m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'clk_50m' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'locked' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'rd_en_tb' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_addr_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[4]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[5]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[6]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_data_tb[7]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'wr_en_tb' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_48_328.
Mapping instance u_pll_clk/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
Wirelength after clock region global placement is 4937.
1st GP placement takes 1.06 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_5/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_6/gopclkbufg to USCM_74_106.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_74_107.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_48_328 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_74_108.
Clock placement takes 0.75 sec.

Pre global placement takes 2.47 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_74_108.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_48_328.
Placed fixed instance u_pll_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14853.
	1 iterations finished.
	Final slack 14853.
Super clustering done.
Design Utilization : 4%.
2nd GP placement takes 0.52 sec.

Wirelength after global placement is 4272.
Global placement takes 0.53 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 5197.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14853.
	1 iterations finished.
	Final slack 14853.
Super clustering done.
Design Utilization : 4%.
3rd GP placement takes 0.53 sec.

Wirelength after post global placement is 4971.
Post global placement takes 0.53 sec.

Phase 4 Legalization started.
The average distance in LP is 1.108374.
Wirelength after legalization is 5662.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 14950.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 5662.
Phase 5.2 DP placement started.
Legalized cost 14950.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 5662.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16717, TNS after placement is 0.
Placement done.
Total placement takes 3.86 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 0.45 sec.
Worst slack is 16717, TNS before global route is 0.
Processing design graph takes 0.09 sec.
Total memory for routing:
	47.497265 M.
Total nets for routing : 1074.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 175 nets, it takes 0.00 sec.
Unrouted nets 246 at the end of iteration 0.
Unrouted nets 110 at the end of iteration 1.
Unrouted nets 50 at the end of iteration 2.
Unrouted nets 17 at the end of iteration 3.
Unrouted nets 9 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 2 processed 350 nets, it takes 0.86 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 1 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 3 processed 18 nets, it takes 0.02 sec.
Global routing takes 0.89 sec.
Total 1096 subnets.
    forward max bucket size 18521 , backward 255.
        Unrouted nets 501 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.187500 sec.
    forward max bucket size 18526 , backward 229.
        Unrouted nets 386 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.109375 sec.
    forward max bucket size 17441 , backward 137.
        Unrouted nets 315 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.078125 sec.
    forward max bucket size 72 , backward 82.
        Unrouted nets 237 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 150 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 73 , backward 51.
        Unrouted nets 98 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 87 , backward 215.
        Unrouted nets 58 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 103 , backward 327.
        Unrouted nets 36 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 37.
        Unrouted nets 13 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 31.
        Unrouted nets 9 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 30.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 0.47 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 0.42 sec, total_step_forward 131592.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 8.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.72 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used SRB routing arc is 8752.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.88 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKL1 is incompatible.

Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 214      | 3274          | 7                  
|   FF                     | 522      | 19644         | 3                  
|   LUT                    | 520      | 13096         | 4                  
|   LUT-FF pairs           | 326      | 13096         | 3                  
| Use of CLMS              | 59       | 1110          | 6                  
|   FF                     | 144      | 6660          | 3                  
|   LUT                    | 147      | 4440          | 4                  
|   LUT-FF pairs           | 90       | 4440          | 3                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 4.5      | 48            | 10                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 33       | 240           | 14                 
|   IOBD                   | 18       | 120           | 15                 
|   IOBR                   | 2        | 6             | 34                 
|   IOBS                   | 13       | 114           | 12                 
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 33       | 240           | 14                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 1        | 4             | 25                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 20            | 35                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'ip_2port_ram' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:10s)
Action pnr: Real time elapsed is 0h:0m:13s
Action pnr: CPU time elapsed is 0h:0m:11s
Action pnr: Process CPU time elapsed is 0h:0m:11s
Current time: Tue Oct 11 11:36:04 2022
Action pnr: Peak memory pool usage is 632 MB
