Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia
D. Bhaduri , S. Shukla , P. Graham , M. Gokhale, Comparing Reliability-Redundancy Tradeoffs for Two von Neumann Multiplexing Architectures, IEEE Transactions on Nanotechnology, v.6 n.3, p.265-279, May 2007[doi>10.1109/TNANO.2007.891504]
Chen, Y., Jung, G.-Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., and Williams, R. S. 2003. Nanoscale molecular-switch crossbar circuits. Nanotech. 14, 4, 462--468.
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Keith I. Farkas , Paul Chow , Norman P. Jouppi , Zvonko Vranesic, The multicluster architecture: reducing cycle time through partitioning, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.149-159, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Terry J. Fountain , Michael J. B. Duff , David G. Crawley , Chris D. Tomlinson , Colin D. Moffat, The use of nanoelectronic devices in highly parallel computing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.31-38, March 1998[doi>10.1109/92.661242]
Manoj Franklin , Gurindar S. Sohi, The expandable split window paradigm for exploiting fine-grain parallelsim, Proceedings of the 19th annual international symposium on Computer architecture, p.58-67, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.139703]
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Lance Hammond , Basem A. Nayfeh , Kunle Olukotun, A Single-Chip Multiprocessor, Computer, v.30 n.9, p.79-85, September 1997[doi>10.1109/2.612253]
Jie Han , P. Jonker, A system architecture solution for unreliable nanoelectronic devices, IEEE Transactions on Nanotechnology, v.1 n.4, p.201-208, December 2002[doi>10.1109/TNANO.2002.807393]
Ligang He , Stephen A. Jarvis , Daniel P. Spooner , Xinuo Chen , Graham R. Nudd, Dynamic Scheduling of Parallel Jobs with QoS Demands in Multiclusters and Grids, Proceedings of the 5th IEEE/ACM International Workshop on Grid Computing, p.402-409, November 08-08, 2004[doi>10.1109/GRID.2004.27]
Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim, K-Y., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science, 294, 5545, 1313--1317.
C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]
Koren, I., Koren, Z., and Stapper, C. H. 1994. A statistical study of defect maps of large area VLSI IC's. IEEE Trans. VLSI Syst., 2, 2, 249--256.
Kuekes, P. J., Robinett, W., Seroussi, G., and Williams, R. S. 2005. Defect-tolerant interconnect to nanoelectronic circuits: internally redundant demultiplexers based on error-correcting codes. Nanotech. 16, 6, 869--882.
Lent, C. S., Tougaw, P. D., Porod, W., and Bernstein, G. H. 1993. Quantum cellular automata. Nanotech. 4, 4, 49--57.
Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997[doi>10.1145/263326.263382]
Xiaojun Ma , Jing Huang , Fabrizio Lombardi, A model for computing and energy dissipation of molecular QCA devices and circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-30, January 2008[doi>10.1145/1324177.1324180]
R. Martel , V. Derycke , J. Appenzeller , S. Wind , Ph. Avouris, Carbon nanotube field-effect transistors and logic circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513944]
Mazumder, P., Kulkarni, S., Bhattacharya, M., Sun J. P., and Haddad, G. I. 1998. Digital circuit applications of resonant tunneling devices. In Proceeding of the IEEE, 86, 4, 664--686.
Mishra, M. and Goldstein, S. C. 2003. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference. 1201--1211.
A. Nicolau , J. A. Fisher, Measuring the Parallelism Available for Very Long Instruction Word Architectures, IEEE Transactions on Computers, v.33 n.11, p.968-976, November 1984[doi>10.1109/TC.1984.1676371]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.2-11, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237140]
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Architectural-Level Fault Tolerant Computation in Nanoelectronic Processors, Proceedings of the 2005 International Conference on Computer Design, p.533-542, October 02-05, 2005[doi>10.1109/ICCD.2005.27]
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Towards Nanoelectronics Processor Architectures, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.235-254, June      2007[doi>10.1007/s10836-006-0555-7]
S. Roy , V. Beiu, Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures, IEEE Transactions on Nanotechnology, v.4 n.4, p.441-451, July 2005[doi>10.1109/TNANO.2005.851251]
M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
Xueyan Tang , Samuel T. Chanson, Optimizing Static Job Scheduling in a Network of Heterogeneous Computers, Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing, p.373, August 21-24, 2000
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. In Automata Studies, C. Shannon and J. McCarthy, Eds., Princeton University Press.
Wall, D. W. 1993. Limits of instruction-level parallelism. Wester Research Laboratory Research Report 93/6, Digital Equipment Corporation.
Shuo Wang , Lei Wang , Faquir Jain, Dynamic redundancy allocation for reliable and high-performance nanocomputing, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.1-6, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400850]
Teng Wang , Zhenghua Qi , Csaba Andras Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy[doi>10.1145/977091.977161]
Weiping Zhu , Brett D. Fleisch, Performance Evaluation of Soft Real-Time Scheduling for Multicomputer Cluster, Proceedings of the The 20th International Conference on Distributed Computing Systems ( ICDCS 2000), p.610, April 10-13, 2000
