package nes

import chisel3._
import chiseltest._
import org.scalatest.flatspec.AnyFlatSpec

/**
 * ROM åŠ è½½æµ‹è¯• - éªŒè¯ ROM åœ°å€æ˜ å°„æ˜¯å¦æ­£ç¡®
 */
class ROMLoadTest extends AnyFlatSpec with ChiselScalatestTester {
  
  behavior of "ROM Loading"
  
  it should "correctly load and read ROM data" in {
    test(new NESSystem) { dut =>
      
      println("\n" + "=" * 60)
      println("ğŸ§ª ROM åŠ è½½æµ‹è¯•")
      println("=" * 60)
      
      dut.clock.setTimeout(0)
      
      // æµ‹è¯•æ•°æ®ï¼šåœ¨ä¸åŒåœ°å€å†™å…¥ä¸åŒçš„å€¼
      val testData = Seq(
        (0x8000, 0x12),  // ROM èµ·å§‹
        (0x8001, 0x34),
        (0xC000, 0x56),  // ROM ä¸­é—´
        (0xC001, 0x78),
        (0xFFFC, 0xAB),  // Reset å‘é‡ä½å­—èŠ‚
        (0xFFFD, 0xCD),  // Reset å‘é‡é«˜å­—èŠ‚
        (0xFFFE, 0xEF),  // IRQ å‘é‡ä½å­—èŠ‚
        (0xFFFF, 0x01)   // IRQ å‘é‡é«˜å­—èŠ‚
      )
      
      println("\n1. åŠ è½½æµ‹è¯•æ•°æ®åˆ° ROM...")
      dut.io.romLoadEn.poke(true.B)
      dut.io.romLoadPRG.poke(true.B)
      
      for ((addr, data) <- testData) {
        println(f"   å†™å…¥: åœ°å€ 0x$addr%04X = 0x$data%02X")
        dut.io.romLoadAddr.poke(addr.U)
        dut.io.romLoadData.poke(data.U)
        dut.clock.step(1)
      }
      
      dut.io.romLoadEn.poke(false.B)
      println("   âœ… æ•°æ®åŠ è½½å®Œæˆ")
      
      // ä¸è¿›è¡Œ Resetï¼Œç›´æ¥æµ‹è¯•å†…å­˜è¯»å–
      println("\n2. æµ‹è¯•å†…å­˜è¯»å–...")
      
      // éœ€è¦é€šè¿‡ CPU æ¥å£è¯»å–ï¼Œå› ä¸ºæˆ‘ä»¬æ²¡æœ‰ç›´æ¥çš„å†…å­˜è¯»å–æ¥å£
      // æˆ‘ä»¬å¯ä»¥é€šè¿‡è§‚å¯Ÿ CPU Reset åºåˆ—æ¥éªŒè¯
      
      println("\n3. æ‰§è¡Œ Reset å¹¶è§‚å¯Ÿ...")
      dut.reset.poke(true.B)
      dut.clock.step(5)
      dut.reset.poke(false.B)
      
      // Reset çŠ¶æ€ä¼šè¯»å– 0xFFFC å’Œ 0xFFFD
      println("\n4. è§‚å¯Ÿ Reset åºåˆ—...")
      var resetPC = BigInt(0)
      for (i <- 0 until 10) {
        dut.clock.step(1)
        
        val pc = dut.io.debug.regPC.peek().litValue
        val state = dut.io.debug.state.peek().litValue
        val cycle = dut.io.debug.cycle.peek().litValue
        
        println(f"   å‘¨æœŸ $i: State=$state, Cycle=$cycle, PC=0x$pc%04X")
        
        // åœ¨ Reset å®Œæˆåï¼ˆState=1, Cycle=0ï¼‰è®°å½• PC
        if (state == 1 && cycle == 0 && resetPC == 0) {
          resetPC = pc
        }
      }
      
      val expectedPC = 0xCDABL  // é«˜å­—èŠ‚ 0xCD, ä½å­—èŠ‚ 0xAB
      
      println(f"\n5. ç»“æœ:")
      println(f"   Reset å PC: 0x$resetPC%04X")
      println(f"   é¢„æœŸ PC: 0x$expectedPC%04X")
      
      if (resetPC == expectedPC) {
        println("   âœ… ROM åŠ è½½å’Œè¯»å–æ­£ç¡®ï¼")
      } else {
        println("   âŒ ROM åŠ è½½æˆ–è¯»å–æœ‰é—®é¢˜")
        println(f"   å·®å¼‚: é¢„æœŸ 0x$expectedPC%04X, å®é™… 0x$resetPC%04X")
      }
      
      println("\n" + "=" * 60)
      
      assert(resetPC == expectedPC, f"PC åº”è¯¥æ˜¯ 0x$expectedPC%04Xï¼Œå®é™…æ˜¯ 0x$resetPC%04X")
    }
  }
}
