TimeQuest Timing Analyzer report for DEUARC_BUSYSTEM
Fri Apr 12 03:20:14 2019
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; DEUARC_BUSYSTEM                                     ;
; Device Family      ; Cyclone III                                         ;
; Device Name        ; EP3C16F484C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 332.78 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.005 ; -63.639            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.316 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -74.610                          ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.005 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.935      ;
; -1.996 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.647      ;
; -1.965 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.898      ;
; -1.926 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.856      ;
; -1.885 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.533      ;
; -1.873 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.806      ;
; -1.868 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.802      ;
; -1.843 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.397     ; 2.441      ;
; -1.835 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.768      ;
; -1.829 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.762      ;
; -1.794 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.727      ;
; -1.794 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.728      ;
; -1.790 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.438      ;
; -1.787 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.721      ;
; -1.779 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.427      ;
; -1.767 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.700      ;
; -1.758 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.406      ;
; -1.756 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.616      ;
; -1.750 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.683      ;
; -1.749 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.723      ;
; -1.732 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.669      ;
; -1.723 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.659      ;
; -1.714 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.650      ;
; -1.709 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.357      ;
; -1.700 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.630      ;
; -1.698 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.001      ; 2.727      ;
; -1.698 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.631      ;
; -1.688 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.622      ;
; -1.667 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.640      ;
; -1.667 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.601      ;
; -1.664 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.263      ; 2.922      ;
; -1.663 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.593      ;
; -1.658 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.592      ;
; -1.657 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.260      ; 2.912      ;
; -1.644 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.295      ;
; -1.643 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.294      ;
; -1.643 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.577      ;
; -1.643 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.579      ;
; -1.638 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.286      ;
; -1.629 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.277      ;
; -1.626 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.562      ;
; -1.623 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.347     ; 2.271      ;
; -1.618 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.548      ;
; -1.605 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.405     ; 2.195      ;
; -1.605 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.400     ; 2.200      ;
; -1.596 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.074     ; 2.517      ;
; -1.591 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.260      ; 2.846      ;
; -1.587 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.517      ;
; -1.585 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.518      ;
; -1.582 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.518      ;
; -1.574 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.505      ;
; -1.568 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.521      ;
; -1.567 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.497      ;
; -1.566 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.502      ;
; -1.565 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.496      ;
; -1.564 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.495      ;
; -1.561 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.498      ;
; -1.558 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.488      ;
; -1.557 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.487      ;
; -1.554 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.484      ;
; -1.553 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.490      ;
; -1.552 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.489      ;
; -1.525 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.263      ; 2.783      ;
; -1.524 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.405     ; 2.114      ;
; -1.522 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.781      ;
; -1.517 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.454      ;
; -1.514 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.075     ; 2.434      ;
; -1.514 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.261      ; 2.770      ;
; -1.500 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.437      ;
; -1.494 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.427      ;
; -1.494 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.428      ;
; -1.488 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.139      ;
; -1.485 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.265      ; 2.745      ;
; -1.483 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.134      ;
; -1.471 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.344     ; 2.122      ;
; -1.470 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.400     ; 2.065      ;
; -1.470 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.400      ;
; -1.467 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.726      ;
; -1.467 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.263      ; 2.725      ;
; -1.463 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.396      ;
; -1.462 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.754      ;
; -1.458 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.389      ;
; -1.457 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.749      ;
; -1.448 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.421      ;
; -1.448 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.378      ;
; -1.444 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.417      ;
; -1.438 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.411      ;
; -1.433 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.260      ; 2.688      ;
; -1.424 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.354      ;
; -1.424 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.358      ;
; -1.422 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.355      ;
; -1.421 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.062     ; 2.354      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.316 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.880      ;
; 0.318 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.882      ;
; 0.343 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.907      ;
; 0.345 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.909      ;
; 0.350 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.377      ; 0.914      ;
; 0.378 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.610      ;
; 0.378 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.597      ;
; 0.390 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.608      ;
; 0.391 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.609      ;
; 0.500 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.397      ; 1.054      ;
; 0.512 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.731      ;
; 0.523 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.742      ;
; 0.526 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.397      ; 1.080      ;
; 0.559 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.791      ;
; 0.559 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.791      ;
; 0.561 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.794      ;
; 0.566 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.799      ;
; 0.570 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.136      ;
; 0.574 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.807      ;
; 0.575 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.798      ;
; 0.585 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.803      ;
; 0.589 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.808      ;
; 0.595 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.814      ;
; 0.595 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.813      ;
; 0.595 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.814      ;
; 0.596 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.814      ;
; 0.597 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.815      ;
; 0.602 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.164      ;
; 0.607 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.169      ;
; 0.621 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.183      ;
; 0.817 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.375      ; 1.379      ;
; 0.833 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.065      ;
; 0.835 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.054      ;
; 0.845 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.077      ;
; 0.846 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.079      ;
; 0.847 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.079      ;
; 0.849 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.070      ;
; 0.854 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.072      ;
; 0.859 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.083      ;
; 0.864 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.083      ;
; 0.865 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.083      ;
; 0.867 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.086      ;
; 0.869 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.088      ;
; 0.919 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.138      ;
; 0.943 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.175      ;
; 0.945 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.164      ;
; 0.947 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.166      ;
; 0.956 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.174      ;
; 0.956 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.174      ;
; 0.956 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.189      ;
; 0.958 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.177      ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; 0.084  ; 0.314        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; 2.667 ; 3.091 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; 2.029 ; 2.502 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; 2.048 ; 2.506 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; 2.141 ; 2.591 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; 2.667 ; 3.091 ; Rise       ; CLK             ;
; M               ; CLK        ; 2.380 ; 2.742 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; 5.285 ; 5.800 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; 4.740 ; 5.156 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; 5.033 ; 5.433 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; 4.881 ; 5.322 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; 5.285 ; 5.800 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; 4.237 ; 4.684 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; 3.723 ; 4.193 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; 4.123 ; 4.626 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; 3.716 ; 4.110 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; 4.237 ; 4.684 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; 4.997 ; 5.437 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; 4.516 ; 5.010 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; 4.482 ; 4.908 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; 4.915 ; 5.286 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; 4.997 ; 5.437 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; 3.761 ; 4.141 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; 3.663 ; 4.091 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; 3.761 ; 4.141 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; 3.355 ; 3.865 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; 1.306 ; 1.703 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; -1.644 ; -2.107 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; -1.644 ; -2.107 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; -1.663 ; -2.112 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; -1.753 ; -2.192 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; -2.256 ; -2.671 ; Rise       ; CLK             ;
; M               ; CLK        ; -1.621 ; -2.060 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; -1.898 ; -2.289 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; -2.027 ; -2.410 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; -2.384 ; -2.758 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; -1.898 ; -2.289 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; -2.665 ; -3.118 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; -1.680 ; -2.112 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; -1.680 ; -2.112 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; -1.998 ; -2.444 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; -2.127 ; -2.534 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; -2.280 ; -2.717 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; -1.673 ; -2.200 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; -1.673 ; -2.212 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; -1.874 ; -2.222 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; -1.898 ; -2.257 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; -1.721 ; -2.200 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; -1.375 ; -1.812 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; -1.592 ; -2.004 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; -1.473 ; -1.844 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; -1.375 ; -1.812 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; -0.926 ; -1.316 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 6.064 ; 6.024 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 5.872 ; 5.873 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 5.888 ; 5.861 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 5.836 ; 5.809 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 6.064 ; 6.024 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 7.806 ; 7.744 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 7.307 ; 7.297 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 7.253 ; 7.239 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 7.806 ; 7.744 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 7.326 ; 7.319 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 5.707 ; 5.678 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 5.742 ; 5.740 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 5.758 ; 5.730 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 5.707 ; 5.678 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 5.926 ; 5.886 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 6.316 ; 6.368 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 6.373 ; 6.368 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 6.316 ; 6.405 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 6.390 ; 6.403 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 6.569 ; 6.594 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 7.743 ; 7.742 ; 8.259 ; 8.249 ;
; SEMUX[0]   ; RESULT[1]   ; 8.241 ; 8.233 ; 8.662 ; 8.654 ;
; SEMUX[0]   ; RESULT[2]   ; 8.308 ; 8.255 ; 8.795 ; 8.733 ;
; SEMUX[0]   ; RESULT[3]   ; 8.116 ; 8.080 ; 8.559 ; 8.523 ;
; SEMUX[1]   ; RESULT[0]   ; 8.012 ; 8.011 ; 8.479 ; 8.469 ;
; SEMUX[1]   ; RESULT[1]   ; 8.339 ; 8.331 ; 8.752 ; 8.711 ;
; SEMUX[1]   ; RESULT[2]   ; 7.926 ; 7.864 ; 8.405 ; 8.343 ;
; SEMUX[1]   ; RESULT[3]   ; 8.031 ; 7.995 ; 8.470 ; 8.434 ;
; SEMUX[2]   ; RESULT[0]   ; 6.961 ; 6.996 ; 7.496 ; 7.373 ;
; SEMUX[2]   ; RESULT[1]   ; 6.937 ; 6.882 ; 7.382 ; 7.381 ;
; SEMUX[2]   ; RESULT[2]   ; 7.173 ; 7.170 ; 7.685 ; 7.547 ;
; SEMUX[2]   ; RESULT[3]   ; 7.449 ; 7.387 ; 7.898 ; 7.867 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 6.936 ; 6.884 ; 7.348 ; 7.333 ;
; SEMUX[0]   ; RESULT[1]   ; 7.268 ; 7.269 ; 7.668 ; 7.700 ;
; SEMUX[0]   ; RESULT[2]   ; 7.339 ; 7.266 ; 7.739 ; 7.697 ;
; SEMUX[0]   ; RESULT[3]   ; 7.576 ; 7.615 ; 8.054 ; 7.997 ;
; SEMUX[1]   ; RESULT[0]   ; 7.326 ; 6.758 ; 7.188 ; 7.717 ;
; SEMUX[1]   ; RESULT[1]   ; 7.629 ; 6.475 ; 6.971 ; 7.986 ;
; SEMUX[1]   ; RESULT[2]   ; 7.524 ; 6.838 ; 7.370 ; 7.922 ;
; SEMUX[1]   ; RESULT[3]   ; 7.600 ; 6.855 ; 7.362 ; 7.976 ;
; SEMUX[2]   ; RESULT[0]   ; 6.784 ; 6.770 ; 7.260 ; 7.186 ;
; SEMUX[2]   ; RESULT[1]   ; 6.761 ; 6.679 ; 7.175 ; 7.194 ;
; SEMUX[2]   ; RESULT[2]   ; 6.988 ; 6.944 ; 7.456 ; 7.352 ;
; SEMUX[2]   ; RESULT[3]   ; 7.252 ; 7.155 ; 7.658 ; 7.661 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 367.38 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.722 ; -52.099           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.306 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -74.610                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.722 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 2.410      ;
; -1.687 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.624      ;
; -1.647 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.587      ;
; -1.622 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.559      ;
; -1.581 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.522      ;
; -1.576 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.261      ;
; -1.567 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.507      ;
; -1.537 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.353     ; 2.179      ;
; -1.532 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.472      ;
; -1.524 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.465      ;
; -1.523 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.463      ;
; -1.512 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.197      ;
; -1.502 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.442      ;
; -1.496 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.470      ;
; -1.495 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.180      ;
; -1.495 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.180      ;
; -1.493 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.434      ;
; -1.484 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                         ; CLK          ; CLK         ; 1.000        ; -0.069     ; 2.353      ;
; -1.463 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.403      ;
; -1.461 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.405      ;
; -1.460 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.474      ;
; -1.455 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.140      ;
; -1.447 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.387      ;
; -1.435 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.378      ;
; -1.431 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.374      ;
; -1.426 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.400      ;
; -1.413 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.353      ;
; -1.403 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.340      ;
; -1.388 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.329      ;
; -1.387 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.072      ;
; -1.383 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.068      ;
; -1.379 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.234      ; 2.608      ;
; -1.379 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.316      ;
; -1.377 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]           ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.231      ; 2.603      ;
; -1.376 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.317      ;
; -1.369 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.310     ; 2.054      ;
; -1.369 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.310      ;
; -1.366 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 2.054      ;
; -1.363 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.306      ;
; -1.356 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 2.044      ;
; -1.351 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.292      ;
; -1.347 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.290      ;
; -1.327 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.264      ;
; -1.323 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.360     ; 1.958      ;
; -1.323 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.356     ; 1.962      ;
; -1.322 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.231      ; 2.548      ;
; -1.319 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.247      ;
; -1.311 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.073     ; 2.258      ;
; -1.311 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.254      ;
; -1.311 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.251      ;
; -1.305 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.242      ;
; -1.299 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.236      ;
; -1.297 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.234      ;
; -1.293 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.052     ; 2.236      ;
; -1.293 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.231      ;
; -1.290 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.227      ;
; -1.289 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.233      ;
; -1.286 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.224      ;
; -1.285 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.223      ;
; -1.283 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.227      ;
; -1.278 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.215      ;
; -1.273 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.217      ;
; -1.266 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]              ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.235      ; 2.496      ;
; -1.257 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.234      ; 2.486      ;
; -1.255 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.360     ; 1.890      ;
; -1.245 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.189      ;
; -1.239 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.067     ; 2.167      ;
; -1.239 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.231      ; 2.465      ;
; -1.238 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.229      ; 2.487      ;
; -1.236 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.210      ;
; -1.236 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.180      ;
; -1.235 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.235      ; 2.465      ;
; -1.234 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.006     ; 2.248      ;
; -1.234 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.054     ; 2.175      ;
; -1.227 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.915      ;
; -1.227 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.167      ;
; -1.226 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.914      ;
; -1.220 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.229      ; 2.469      ;
; -1.219 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]              ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.235      ; 2.449      ;
; -1.218 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.307     ; 1.906      ;
; -1.206 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.143      ;
; -1.205 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.145      ;
; -1.205 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.143      ;
; -1.203 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.234      ; 2.432      ;
; -1.202 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.356     ; 1.841      ;
; -1.201 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.175      ;
; -1.197 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; -0.021     ; 2.171      ;
; -1.180 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.117      ;
; -1.169 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.109      ;
; -1.166 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.106      ;
; -1.165 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]              ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.235      ; 2.395      ;
; -1.163 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]           ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.100      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.812      ;
; 0.308 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.814      ;
; 0.333 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.839      ;
; 0.334 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.840      ;
; 0.336 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.547      ;
; 0.337 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.337      ; 0.844      ;
; 0.347 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.546      ;
; 0.451 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.353      ; 0.948      ;
; 0.460 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.659      ;
; 0.471 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.353      ; 0.968      ;
; 0.472 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.671      ;
; 0.503 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.713      ;
; 0.503 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.714      ;
; 0.504 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 0.716      ;
; 0.506 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.067      ; 0.717      ;
; 0.506 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.705      ;
; 0.512 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.726      ;
; 0.517 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.715      ;
; 0.519 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.719      ;
; 0.525 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.724      ;
; 0.528 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.727      ;
; 0.533 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.732      ;
; 0.534 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.733      ;
; 0.546 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.335      ; 1.050      ;
; 0.569 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.335      ; 1.073      ;
; 0.573 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.335      ; 1.077      ;
; 0.588 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.335      ; 1.092      ;
; 0.748 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.959      ;
; 0.749 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.949      ;
; 0.750 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.960      ;
; 0.751 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.962      ;
; 0.754 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.954      ;
; 0.757 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.955      ;
; 0.757 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.967      ;
; 0.758 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.962      ;
; 0.766 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.965      ;
; 0.767 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.335      ; 1.273      ;
; 0.769 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.968      ;
; 0.773 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.971      ;
; 0.773 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 0.972      ;
; 0.775 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.974      ;
; 0.776 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.975      ;
; 0.837 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.037      ;
; 0.838 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.048      ;
; 0.838 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.037      ;
; 0.842 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.041      ;
; 0.845 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.044      ;
; 0.846 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.056      ;
; 0.847 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.048      ;
; 0.853 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.051      ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; 2.329 ; 2.640 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; 1.741 ; 2.128 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; 1.759 ; 2.141 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; 1.838 ; 2.210 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; 2.329 ; 2.640 ; Rise       ; CLK             ;
; M               ; CLK        ; 2.085 ; 2.368 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; 4.678 ; 5.108 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; 4.205 ; 4.509 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; 4.426 ; 4.799 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; 4.332 ; 4.681 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; 4.678 ; 5.108 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; 3.747 ; 4.130 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; 3.281 ; 3.668 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; 3.629 ; 4.098 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; 3.251 ; 3.614 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; 3.747 ; 4.130 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; 4.395 ; 4.816 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; 3.989 ; 4.409 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; 3.963 ; 4.329 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; 4.374 ; 4.635 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; 4.395 ; 4.816 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; 3.290 ; 3.612 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; 3.200 ; 3.545 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; 3.290 ; 3.612 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; 2.948 ; 3.323 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; 1.104 ; 1.438 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; -1.401 ; -1.779 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; -1.401 ; -1.779 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; -1.420 ; -1.794 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; -1.496 ; -1.859 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; -1.965 ; -2.270 ; Rise       ; CLK             ;
; M               ; CLK        ; -1.392 ; -1.761 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; -1.629 ; -1.948 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; -1.739 ; -2.057 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; -2.071 ; -2.361 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; -1.629 ; -1.948 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; -2.325 ; -2.667 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; -1.433 ; -1.798 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; -1.433 ; -1.798 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; -1.734 ; -2.108 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; -1.833 ; -2.176 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; -1.993 ; -2.346 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; -1.439 ; -1.867 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; -1.439 ; -1.889 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; -1.622 ; -1.890 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; -1.624 ; -1.921 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; -1.463 ; -1.867 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; -1.136 ; -1.508 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; -1.370 ; -1.708 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; -1.257 ; -1.588 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; -1.136 ; -1.508 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; -0.759 ; -1.085 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 5.739 ; 5.679 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 5.557 ; 5.519 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 5.576 ; 5.519 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 5.527 ; 5.482 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 5.739 ; 5.679 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 7.325 ; 7.253 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 6.850 ; 6.794 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 6.843 ; 6.728 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 7.325 ; 7.253 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 6.891 ; 6.802 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 5.412 ; 5.367 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 5.441 ; 5.403 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 5.460 ; 5.404 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 5.412 ; 5.367 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 5.615 ; 5.556 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 5.962 ; 5.969 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 6.042 ; 5.969 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 5.962 ; 5.991 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 6.041 ; 6.031 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 6.208 ; 6.156 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 7.164 ; 7.116 ; 7.585 ; 7.529 ;
; SEMUX[0]   ; RESULT[1]   ; 7.638 ; 7.553 ; 7.978 ; 7.891 ;
; SEMUX[0]   ; RESULT[2]   ; 7.690 ; 7.618 ; 8.084 ; 8.004 ;
; SEMUX[0]   ; RESULT[3]   ; 7.505 ; 7.415 ; 7.862 ; 7.772 ;
; SEMUX[1]   ; RESULT[0]   ; 7.414 ; 7.366 ; 7.802 ; 7.746 ;
; SEMUX[1]   ; RESULT[1]   ; 7.728 ; 7.643 ; 8.069 ; 7.953 ;
; SEMUX[1]   ; RESULT[2]   ; 7.339 ; 7.265 ; 7.730 ; 7.650 ;
; SEMUX[1]   ; RESULT[3]   ; 7.433 ; 7.351 ; 7.801 ; 7.711 ;
; SEMUX[2]   ; RESULT[0]   ; 6.439 ; 6.431 ; 6.891 ; 6.744 ;
; SEMUX[2]   ; RESULT[1]   ; 6.407 ; 6.320 ; 6.794 ; 6.754 ;
; SEMUX[2]   ; RESULT[2]   ; 6.633 ; 6.619 ; 7.078 ; 6.941 ;
; SEMUX[2]   ; RESULT[3]   ; 6.888 ; 6.785 ; 7.253 ; 7.170 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 6.448 ; 6.362 ; 6.777 ; 6.726 ;
; SEMUX[0]   ; RESULT[1]   ; 6.739 ; 6.692 ; 7.072 ; 7.053 ;
; SEMUX[0]   ; RESULT[2]   ; 6.816 ; 6.732 ; 7.148 ; 7.092 ;
; SEMUX[0]   ; RESULT[3]   ; 7.028 ; 7.006 ; 7.419 ; 7.304 ;
; SEMUX[1]   ; RESULT[0]   ; 6.801 ; 6.250 ; 6.657 ; 7.090 ;
; SEMUX[1]   ; RESULT[1]   ; 7.096 ; 5.986 ; 6.433 ; 7.313 ;
; SEMUX[1]   ; RESULT[2]   ; 6.982 ; 6.345 ; 6.791 ; 7.276 ;
; SEMUX[1]   ; RESULT[3]   ; 7.053 ; 6.331 ; 6.789 ; 7.304 ;
; SEMUX[2]   ; RESULT[0]   ; 6.287 ; 6.237 ; 6.687 ; 6.584 ;
; SEMUX[2]   ; RESULT[1]   ; 6.258 ; 6.152 ; 6.614 ; 6.594 ;
; SEMUX[2]   ; RESULT[2]   ; 6.473 ; 6.422 ; 6.876 ; 6.772 ;
; SEMUX[2]   ; RESULT[3]   ; 6.719 ; 6.582 ; 7.045 ; 6.992 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -0.732 ; -14.642           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.156 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -61.127                         ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.732 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.519      ;
; -0.684 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.632      ;
; -0.677 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.628      ;
; -0.657 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.605      ;
; -0.647 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.431      ;
; -0.625 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.576      ;
; -0.622 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.574      ;
; -0.609 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.216     ; 1.380      ;
; -0.606 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.557      ;
; -0.600 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.027     ; 1.560      ;
; -0.598 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.382      ;
; -0.598 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.549      ;
; -0.592 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.544      ;
; -0.591 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]          ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.375      ;
; -0.588 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.588      ;
; -0.583 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.535      ;
; -0.579 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.363      ;
; -0.577 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.528      ;
; -0.568 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.519      ;
; -0.561 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]          ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.345      ;
; -0.539 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.498      ;
; -0.539 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.494      ;
; -0.534 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.486      ;
; -0.524 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.478      ;
; -0.522 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.476      ;
; -0.519 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.471      ;
; -0.518 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.302      ;
; -0.518 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.644      ;
; -0.516 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.464      ;
; -0.516 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.468      ;
; -0.515 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.299      ;
; -0.506 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.458      ;
; -0.505 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.292      ;
; -0.501 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.452      ;
; -0.498 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]          ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.203     ; 1.282      ;
; -0.497 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.136      ; 1.620      ;
; -0.496 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.283      ;
; -0.488 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.442      ;
; -0.480 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.429      ;
; -0.479 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.449      ;
; -0.479 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.433      ;
; -0.477 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.421      ;
; -0.473 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.136      ; 1.596      ;
; -0.464 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.412      ;
; -0.456 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.221     ; 1.222      ;
; -0.456 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.219     ; 1.224      ;
; -0.451 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.399      ;
; -0.450 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.404      ;
; -0.447 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.145      ; 1.601      ;
; -0.442 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.033     ; 1.396      ;
; -0.441 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.396      ;
; -0.439 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.388      ;
; -0.438 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.564      ;
; -0.436 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.385      ;
; -0.435 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.390      ;
; -0.434 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.561      ;
; -0.434 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.137      ; 1.558      ;
; -0.433 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.381      ;
; -0.432 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.432      ;
; -0.432 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.387      ;
; -0.431 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.380      ;
; -0.431 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.380      ;
; -0.429 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.380      ;
; -0.427 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.376      ;
; -0.426 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.221     ; 1.192      ;
; -0.424 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.551      ;
; -0.424 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.373      ;
; -0.423 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.382      ;
; -0.419 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.378      ;
; -0.416 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 1.359      ;
; -0.409 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.364      ;
; -0.409 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.145      ; 1.563      ;
; -0.408 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.195      ;
; -0.407 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.141      ; 1.535      ;
; -0.406 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.032     ; 1.361      ;
; -0.405 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]          ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.192      ;
; -0.404 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]          ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.200     ; 1.191      ;
; -0.403 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]          ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                ; CLK          ; CLK         ; 1.000        ; -0.028     ; 1.362      ;
; -0.386 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.338      ;
; -0.385 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.334      ;
; -0.384 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.139      ; 1.510      ;
; -0.382 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.331      ;
; -0.376 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.527      ;
; -0.375 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.219     ; 1.143      ;
; -0.375 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.326      ;
; -0.374 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.138      ; 1.499      ;
; -0.374 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.136      ; 1.497      ;
; -0.367 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.518      ;
; -0.367 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.315      ;
; -0.362 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; CLK          ; CLK         ; 1.000        ; -0.039     ; 1.310      ;
; -0.362 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 1.000        ; -0.036     ; 1.313      ;
; -0.355 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.304      ;
; -0.355 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.482      ;
; -0.355 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.142      ; 1.506      ;
; -0.353 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 1.000        ; -0.038     ; 1.302      ;
; -0.347 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.474      ;
; -0.346 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                ; CLK          ; CLK         ; 1.000        ; 0.140      ; 1.473      ;
; -0.344 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                ; CLK          ; CLK         ; 1.000        ; 0.137      ; 1.468      ;
; -0.342 ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]          ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.009     ; 1.342      ;
+--------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.478      ;
; 0.159 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.481      ;
; 0.171 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.493      ;
; 0.171 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.493      ;
; 0.175 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.497      ;
; 0.198 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.318      ;
; 0.204 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.325      ;
; 0.265 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.385      ;
; 0.269 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.569      ;
; 0.271 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.391      ;
; 0.287 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.587      ;
; 0.299 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.304 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.624      ;
; 0.304 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.435      ;
; 0.308 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.637      ;
; 0.318 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.439      ;
; 0.321 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.641      ;
; 0.326 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.646      ;
; 0.429 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.216      ; 0.749      ;
; 0.448 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.584      ;
; 0.457 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.581      ;
; 0.465 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.591      ;
; 0.478 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.598      ;
; 0.499 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.619      ;
; 0.504 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.624      ;
; 0.511 ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.632      ;
; 0.513 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.632      ;
; 0.516 ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]    ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.635      ;
; 0.518 ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]   ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.639      ;
+-------+------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; PC:inst4|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[0]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[1]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[2]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|q_a[3]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; RAM:inst6|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; ROM:inst7|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; OUTR:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -0.074 ; 0.110        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -0.071 ; 0.113        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R1:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                 ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                 ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                 ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; INPR:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                 ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; IR:inst5|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R0:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                    ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R2:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; R3:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; AR:inst3|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                    ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; 1.408 ; 2.050 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; 1.083 ; 1.696 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; 1.120 ; 1.731 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; 1.172 ; 1.783 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; 1.408 ; 2.050 ; Rise       ; CLK             ;
; M               ; CLK        ; 1.333 ; 1.931 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; 2.983 ; 3.598 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; 2.634 ; 3.225 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; 2.821 ; 3.393 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; 2.717 ; 3.341 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; 2.983 ; 3.598 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; 2.442 ; 2.964 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; 2.074 ; 2.791 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; 2.372 ; 2.960 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; 2.120 ; 2.617 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; 2.442 ; 2.964 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; 2.807 ; 3.337 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; 2.523 ; 3.190 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; 2.512 ; 3.151 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; 2.721 ; 3.312 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; 2.807 ; 3.337 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; 2.082 ; 2.699 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; 2.026 ; 2.630 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; 2.082 ; 2.699 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; 1.810 ; 2.530 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; 0.750 ; 1.307 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; -0.868 ; -1.473 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; -0.868 ; -1.473 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; -0.906 ; -1.508 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; -0.955 ; -1.558 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; -1.180 ; -1.812 ; Rise       ; CLK             ;
; M               ; CLK        ; -0.903 ; -1.503 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; -1.032 ; -1.595 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; -1.094 ; -1.651 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; -1.283 ; -1.863 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; -1.032 ; -1.595 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; -1.455 ; -2.070 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; -0.904 ; -1.516 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; -0.904 ; -1.516 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; -1.101 ; -1.734 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; -1.165 ; -1.736 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; -1.268 ; -1.854 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; -0.927 ; -1.544 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; -0.927 ; -1.582 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; -1.037 ; -1.598 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; -1.048 ; -1.584 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; -0.938 ; -1.544 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; -0.743 ; -1.351 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; -0.850 ; -1.421 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; -0.808 ; -1.375 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; -0.743 ; -1.351 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; -0.525 ; -1.077 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 3.568 ; 3.628 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 3.474 ; 3.528 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 3.478 ; 3.525 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 3.448 ; 3.501 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 3.568 ; 3.628 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 4.569 ; 4.647 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 4.285 ; 4.339 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 4.232 ; 4.341 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 4.569 ; 4.647 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 4.243 ; 4.375 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 3.373 ; 3.424 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 3.398 ; 3.450 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 3.403 ; 3.448 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 3.373 ; 3.424 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 3.488 ; 3.546 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 3.709 ; 3.822 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 3.728 ; 3.822 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 3.709 ; 3.829 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 3.734 ; 3.836 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 3.814 ; 3.942 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 4.502 ; 4.563 ; 5.142 ; 5.196 ;
; SEMUX[0]   ; RESULT[1]   ; 4.769 ; 4.854 ; 5.376 ; 5.458 ;
; SEMUX[0]   ; RESULT[2]   ; 4.795 ; 4.880 ; 5.444 ; 5.522 ;
; SEMUX[0]   ; RESULT[3]   ; 4.677 ; 4.748 ; 5.293 ; 5.364 ;
; SEMUX[1]   ; RESULT[0]   ; 4.646 ; 4.707 ; 5.313 ; 5.367 ;
; SEMUX[1]   ; RESULT[1]   ; 4.825 ; 4.910 ; 5.461 ; 5.527 ;
; SEMUX[1]   ; RESULT[2]   ; 4.599 ; 4.677 ; 5.195 ; 5.273 ;
; SEMUX[1]   ; RESULT[3]   ; 4.635 ; 4.706 ; 5.277 ; 5.348 ;
; SEMUX[2]   ; RESULT[0]   ; 4.075 ; 4.149 ; 4.758 ; 4.736 ;
; SEMUX[2]   ; RESULT[1]   ; 4.045 ; 4.068 ; 4.665 ; 4.714 ;
; SEMUX[2]   ; RESULT[2]   ; 4.162 ; 4.248 ; 4.826 ; 4.828 ;
; SEMUX[2]   ; RESULT[3]   ; 4.306 ; 4.354 ; 4.961 ; 5.025 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 4.061 ; 4.090 ; 4.632 ; 4.684 ;
; SEMUX[0]   ; RESULT[1]   ; 4.249 ; 4.317 ; 4.833 ; 4.920 ;
; SEMUX[0]   ; RESULT[2]   ; 4.272 ; 4.324 ; 4.856 ; 4.927 ;
; SEMUX[0]   ; RESULT[3]   ; 4.380 ; 4.496 ; 5.018 ; 5.077 ;
; SEMUX[1]   ; RESULT[0]   ; 4.271 ; 4.016 ; 4.591 ; 4.940 ;
; SEMUX[1]   ; RESULT[1]   ; 4.437 ; 3.882 ; 4.426 ; 5.120 ;
; SEMUX[1]   ; RESULT[2]   ; 4.382 ; 4.100 ; 4.651 ; 5.039 ;
; SEMUX[1]   ; RESULT[3]   ; 4.401 ; 4.091 ; 4.648 ; 5.094 ;
; SEMUX[2]   ; RESULT[0]   ; 3.976 ; 4.020 ; 4.621 ; 4.625 ;
; SEMUX[2]   ; RESULT[1]   ; 3.948 ; 3.954 ; 4.543 ; 4.605 ;
; SEMUX[2]   ; RESULT[2]   ; 4.060 ; 4.119 ; 4.694 ; 4.713 ;
; SEMUX[2]   ; RESULT[3]   ; 4.198 ; 4.223 ; 4.823 ; 4.902 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.005  ; 0.156 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -2.005  ; 0.156 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -63.639 ; 0.0   ; 0.0      ; 0.0     ; -74.61              ;
;  CLK             ; -63.639 ; 0.000 ; N/A      ; N/A     ; -74.610             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; 2.667 ; 3.091 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; 2.029 ; 2.502 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; 2.048 ; 2.506 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; 2.141 ; 2.591 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; 2.667 ; 3.091 ; Rise       ; CLK             ;
; M               ; CLK        ; 2.380 ; 2.742 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; 5.285 ; 5.800 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; 4.740 ; 5.156 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; 5.033 ; 5.433 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; 4.881 ; 5.322 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; 5.285 ; 5.800 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; 4.237 ; 4.684 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; 3.723 ; 4.193 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; 4.123 ; 4.626 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; 3.716 ; 4.110 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; 4.237 ; 4.684 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; 4.997 ; 5.437 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; 4.516 ; 5.010 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; 4.482 ; 4.908 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; 4.915 ; 5.286 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; 4.997 ; 5.437 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; 3.761 ; 4.141 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; 3.663 ; 4.091 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; 3.761 ; 4.141 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; 3.355 ; 3.865 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; 1.306 ; 1.703 ; Rise       ; CLK             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; INPREG_DATA[*]  ; CLK        ; -0.868 ; -1.473 ; Rise       ; CLK             ;
;  INPREG_DATA[0] ; CLK        ; -0.868 ; -1.473 ; Rise       ; CLK             ;
;  INPREG_DATA[1] ; CLK        ; -0.906 ; -1.508 ; Rise       ; CLK             ;
;  INPREG_DATA[2] ; CLK        ; -0.955 ; -1.558 ; Rise       ; CLK             ;
;  INPREG_DATA[3] ; CLK        ; -1.180 ; -1.812 ; Rise       ; CLK             ;
; M               ; CLK        ; -0.903 ; -1.503 ; Rise       ; CLK             ;
; SECLR[*]        ; CLK        ; -1.032 ; -1.595 ; Rise       ; CLK             ;
;  SECLR[0]       ; CLK        ; -1.094 ; -1.651 ; Rise       ; CLK             ;
;  SECLR[1]       ; CLK        ; -1.283 ; -1.863 ; Rise       ; CLK             ;
;  SECLR[2]       ; CLK        ; -1.032 ; -1.595 ; Rise       ; CLK             ;
;  SECLR[3]       ; CLK        ; -1.455 ; -2.070 ; Rise       ; CLK             ;
; SEINR[*]        ; CLK        ; -0.904 ; -1.516 ; Rise       ; CLK             ;
;  SEINR[0]       ; CLK        ; -0.904 ; -1.516 ; Rise       ; CLK             ;
;  SEINR[1]       ; CLK        ; -1.101 ; -1.734 ; Rise       ; CLK             ;
;  SEINR[2]       ; CLK        ; -1.165 ; -1.736 ; Rise       ; CLK             ;
;  SEINR[3]       ; CLK        ; -1.268 ; -1.854 ; Rise       ; CLK             ;
; SELD[*]         ; CLK        ; -0.927 ; -1.544 ; Rise       ; CLK             ;
;  SELD[0]        ; CLK        ; -0.927 ; -1.582 ; Rise       ; CLK             ;
;  SELD[1]        ; CLK        ; -1.037 ; -1.598 ; Rise       ; CLK             ;
;  SELD[2]        ; CLK        ; -1.048 ; -1.584 ; Rise       ; CLK             ;
;  SELD[3]        ; CLK        ; -0.938 ; -1.544 ; Rise       ; CLK             ;
; SEMUX[*]        ; CLK        ; -0.743 ; -1.351 ; Rise       ; CLK             ;
;  SEMUX[0]       ; CLK        ; -0.850 ; -1.421 ; Rise       ; CLK             ;
;  SEMUX[1]       ; CLK        ; -0.808 ; -1.375 ; Rise       ; CLK             ;
;  SEMUX[2]       ; CLK        ; -0.743 ; -1.351 ; Rise       ; CLK             ;
; WRITE           ; CLK        ; -0.525 ; -1.077 ; Rise       ; CLK             ;
+-----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 6.064 ; 6.024 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 5.872 ; 5.873 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 5.888 ; 5.861 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 5.836 ; 5.809 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 6.064 ; 6.024 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 7.806 ; 7.744 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 7.307 ; 7.297 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 7.253 ; 7.239 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 7.806 ; 7.744 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 7.326 ; 7.319 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTREG[*]  ; CLK        ; 3.373 ; 3.424 ; Rise       ; CLK             ;
;  OUTREG[0] ; CLK        ; 3.398 ; 3.450 ; Rise       ; CLK             ;
;  OUTREG[1] ; CLK        ; 3.403 ; 3.448 ; Rise       ; CLK             ;
;  OUTREG[2] ; CLK        ; 3.373 ; 3.424 ; Rise       ; CLK             ;
;  OUTREG[3] ; CLK        ; 3.488 ; 3.546 ; Rise       ; CLK             ;
; RESULT[*]  ; CLK        ; 3.709 ; 3.822 ; Rise       ; CLK             ;
;  RESULT[0] ; CLK        ; 3.728 ; 3.822 ; Rise       ; CLK             ;
;  RESULT[1] ; CLK        ; 3.709 ; 3.829 ; Rise       ; CLK             ;
;  RESULT[2] ; CLK        ; 3.734 ; 3.836 ; Rise       ; CLK             ;
;  RESULT[3] ; CLK        ; 3.814 ; 3.942 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 7.743 ; 7.742 ; 8.259 ; 8.249 ;
; SEMUX[0]   ; RESULT[1]   ; 8.241 ; 8.233 ; 8.662 ; 8.654 ;
; SEMUX[0]   ; RESULT[2]   ; 8.308 ; 8.255 ; 8.795 ; 8.733 ;
; SEMUX[0]   ; RESULT[3]   ; 8.116 ; 8.080 ; 8.559 ; 8.523 ;
; SEMUX[1]   ; RESULT[0]   ; 8.012 ; 8.011 ; 8.479 ; 8.469 ;
; SEMUX[1]   ; RESULT[1]   ; 8.339 ; 8.331 ; 8.752 ; 8.711 ;
; SEMUX[1]   ; RESULT[2]   ; 7.926 ; 7.864 ; 8.405 ; 8.343 ;
; SEMUX[1]   ; RESULT[3]   ; 8.031 ; 7.995 ; 8.470 ; 8.434 ;
; SEMUX[2]   ; RESULT[0]   ; 6.961 ; 6.996 ; 7.496 ; 7.373 ;
; SEMUX[2]   ; RESULT[1]   ; 6.937 ; 6.882 ; 7.382 ; 7.381 ;
; SEMUX[2]   ; RESULT[2]   ; 7.173 ; 7.170 ; 7.685 ; 7.547 ;
; SEMUX[2]   ; RESULT[3]   ; 7.449 ; 7.387 ; 7.898 ; 7.867 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SEMUX[0]   ; RESULT[0]   ; 4.061 ; 4.090 ; 4.632 ; 4.684 ;
; SEMUX[0]   ; RESULT[1]   ; 4.249 ; 4.317 ; 4.833 ; 4.920 ;
; SEMUX[0]   ; RESULT[2]   ; 4.272 ; 4.324 ; 4.856 ; 4.927 ;
; SEMUX[0]   ; RESULT[3]   ; 4.380 ; 4.496 ; 5.018 ; 5.077 ;
; SEMUX[1]   ; RESULT[0]   ; 4.271 ; 4.016 ; 4.591 ; 4.940 ;
; SEMUX[1]   ; RESULT[1]   ; 4.437 ; 3.882 ; 4.426 ; 5.120 ;
; SEMUX[1]   ; RESULT[2]   ; 4.382 ; 4.100 ; 4.651 ; 5.039 ;
; SEMUX[1]   ; RESULT[3]   ; 4.401 ; 4.091 ; 4.648 ; 5.094 ;
; SEMUX[2]   ; RESULT[0]   ; 3.976 ; 4.020 ; 4.621 ; 4.625 ;
; SEMUX[2]   ; RESULT[1]   ; 3.948 ; 3.954 ; 4.543 ; 4.605 ;
; SEMUX[2]   ; RESULT[2]   ; 4.060 ; 4.119 ; 4.694 ; 4.713 ;
; SEMUX[2]   ; RESULT[3]   ; 4.198 ; 4.223 ; 4.823 ; 4.902 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUTREG[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTREG[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTREG[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTREG[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESULT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESULT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESULT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESULT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SEMUX[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEMUX[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEMUX[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SECLR[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SECLR[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SECLR[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SECLR[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SELD[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SELD[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SELD[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SELD[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEINR[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEINR[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEINR[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SEINR[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPREG_DATA[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; WRITE                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; M                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPREG_DATA[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPREG_DATA[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPREG_DATA[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUTREG[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUTREG[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTREG[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; RESULT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 283      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 283      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 538   ; 538  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Apr 12 03:20:11 2019
Info: Command: quartus_sta DEUARC_BUSYSTEM -c DEUARC_BUSYSTEM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEUARC_BUSYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.005             -63.639 CLK 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.610 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.722             -52.099 CLK 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -74.610 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.732             -14.642 CLK 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -61.127 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 448 megabytes
    Info: Processing ended: Fri Apr 12 03:20:14 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


