$date
	Sun Apr 20 19:22:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module LOD_tb $end
$var wire 1 ! zero_o $end
$var wire 7 " z [6:0] $end
$var wire 7 # O [6:0] $end
$var reg 7 $ A [6:0] $end
$scope module uut $end
$var wire 7 % A [6:0] $end
$var wire 1 ! zero_o $end
$var wire 2 & zdet [1:0] $end
$var wire 7 ' z [6:0] $end
$var wire 2 ( select [1:0] $end
$var wire 1 ) f $end
$var wire 7 * O [6:0] $end
$scope module lod2_sel $end
$var wire 2 + data_i [1:0] $end
$var wire 1 , mux0 $end
$var wire 2 - data_o [1:0] $end
$upscope $end
$scope module lod4_high $end
$var wire 4 . data_i [3:0] $end
$var wire 1 / mux2 $end
$var wire 1 0 mux1 $end
$var wire 1 1 mux0 $end
$var wire 4 2 data_o [3:0] $end
$upscope $end
$scope module lod4_low $end
$var wire 4 3 data_i [3:0] $end
$var wire 1 4 mux2 $end
$var wire 1 5 mux1 $end
$var wire 1 6 mux0 $end
$var wire 4 7 data_o [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 7
16
15
14
b0 3
b0 2
11
10
1/
b0 .
b0 -
1,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10000
b1 #
b1 *
0!
b1 "
b1 '
b1 (
b1 -
b1 7
b1 &
b1 +
b1 3
b1 $
b1 %
#20000
b10 #
b10 *
b10 "
b10 '
06
b10 7
b11 3
b11 $
b11 %
#30000
b100 #
b100 *
b100 "
b100 '
05
b100 7
b111 3
b111 $
b111 %
#40000
b0 #
b0 *
01
0,
0/
00
b10 (
b10 -
b1000100 "
b1000100 '
b1000 2
b11 &
b11 +
b1101 .
b100 3
b1101100 $
b1101100 %
#50000
b1000000 #
b1000000 *
1/
15
b10 7
b100010 "
b100010 '
b100 2
b101 .
b10 3
b101010 $
b101010 %
#60000
b0 #
b0 *
0/
05
b100 7
b1000100 "
b1000100 '
b1000 2
b1111 .
b111 3
b1111111 $
b1111111 %
#70000
11
b0 #
b0 *
1!
10
16
1,
1/
15
b0 7
b0 (
b0 -
b0 "
b0 '
b0 2
b0 &
b0 +
b0 .
b0 3
b0 $
b0 %
#80000
b10000 #
b10000 *
0!
0,
b1100 "
b1100 '
b1 2
05
06
b100 7
b10 (
b10 -
b11 &
b11 +
b1 .
b111 3
b1111 $
b1111 %
#90000
