vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dadd_3_full_dsp_64.vhd" \
"../../../../FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_dmul_4_max_dsp_64.vhd" \
"../../../../FIR_UART.srcs/sources_1/bd/design_1/ipshared/ad8b/hdl/ip/fir_ap_sitodp_4_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_fir_0_0/sim/design_1_fir_0_0.vhd" \

nosort
