{"Source Block": ["miaow/src/verilog/rtl/salu/salu_controller.v@381:461@HdlStmProcess", "\t\tendcase\n\tend\n\nend\n\nalways@(control_en or dst_reg or bit64_op) begin\n\tcasex({control_en, dst_reg})\n\t\t// SGPR\n\t\t{1'b1, 12'b110xxxxxxxxx} : begin\n\t\t\tsgpr_en <= bit64_op ? 2'b11 : 2'b01;\n\t\t\texec_en_dreg <= 1'b0;\n\t\t\texec_ws_dreg <= 2'b00;\n\t\t\tvcc_en  <= 1'b0;\n\t\t\tvcc_ws_dreg  <= 2'b00;\n\t\t\tm0_en   <= 1'b0;\n\n                                \n                        //**change [psp]\n                        salu2sgpr_req_trig <= 1'b1; //request pending\n                        //**\n\t\tend\n\t\t// VCC_LO\n\t\t{1'b1, 12'b111000000001} : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b0;\n\t\t\texec_ws_dreg <= 2'b00;\n\t\t\tvcc_en  <= 1'b1;\n\t\t\tvcc_ws_dreg <= bit64_op ? 2'b11 : 2'b01;\n\t\t\tm0_en   <= 1'b0;\n\t\tend\n\t\t// VCC_HI\n\t\t{1'b1, 12'b111000000010} : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b0;\n\t\t\texec_ws_dreg <= 2'b00;\n\t\t\tvcc_en  <= 1'b1;\n\t\t\tvcc_ws_dreg <= bit64_op ? 2'b11 : 2'b10;\n\t\t\tm0_en   <= 1'b0;\n\t\tend\n\t\t// EXEC_LO\n\t\t{1'b1, 12'b111000001000} : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b1;\n\t\t\texec_ws_dreg <= bit64_op ? 2'b11 : 2'b01;\n\t\t\tvcc_en  <= 1'b0;\n\t\t\tvcc_ws_dreg  <= 2'b00;\n\t\t\tm0_en   <= 1'b0;\n\t\tend\n\t\t// EXEC_HI\n\t\t{1'b1, 12'b111000010000} : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b1;\n\t\t\texec_ws_dreg <= bit64_op ? 2'b11 : 2'b10;\n\t\t\tvcc_en  <= 1'b0;\n\t\t\tvcc_ws_dreg  <= 2'b00;\n\t\t\tm0_en   <= 1'b0;\n\t\tend\n\t\t// M0\n\t\t{1'b1, 12'b111000000100} : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b0;\n\t\t\texec_ws_dreg <= 2'b00;\n\t\t\tvcc_en  <= 1'b0;\n\t\t\tvcc_ws_dreg  <= 2'b00;\n\t\t\tm0_en <= 1'b1;\n\t\tend\n\t\tdefault : begin\n\t\t\tsgpr_en <= 2'b00;\n\t\t\texec_en_dreg <= 1'b0;\n\t\t\texec_ws_dreg <= 2'b00;\n\t\t\tvcc_en  <= 1'b0;\n\t\t\tvcc_ws_dreg  <= 2'b00;\n\t\t\tm0_en   <= 1'b0;\n\t\tend\n\tendcase\nend\n\nassign exec_wordsel = exec_ws_dreg | exec_ws_op;\nassign vcc_wordsel = vcc_ws_dreg | vcc_ws_op;\nassign exec_en = |exec_wordsel;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[391, "\t\t\texec_en_dreg <= 1'b0;\n"], [392, "\t\t\texec_ws_dreg <= 2'b00;\n"], [393, "\t\t\tvcc_en  <= 1'b0;\n"], [394, "\t\t\tvcc_ws_dreg  <= 2'b00;\n"], [395, "\t\t\tm0_en   <= 1'b0;\n"], [399, "                        salu2sgpr_req_trig <= 1'b1; //request pending\n"], [404, "\t\t\tsgpr_en <= 2'b00;\n"], [405, "\t\t\texec_en_dreg <= 1'b0;\n"], [406, "\t\t\texec_ws_dreg <= 2'b00;\n"], [409, "\t\t\tm0_en   <= 1'b0;\n"], [413, "\t\t\tsgpr_en <= 2'b00;\n"], [414, "\t\t\texec_en_dreg <= 1'b0;\n"], [415, "\t\t\texec_ws_dreg <= 2'b00;\n"], [418, "\t\t\tm0_en   <= 1'b0;\n"], [422, "\t\t\tsgpr_en <= 2'b00;\n"], [425, "\t\t\tvcc_en  <= 1'b0;\n"], [426, "\t\t\tvcc_ws_dreg  <= 2'b00;\n"], [427, "\t\t\tm0_en   <= 1'b0;\n"], [431, "\t\t\tsgpr_en <= 2'b00;\n"], [434, "\t\t\tvcc_en  <= 1'b0;\n"], [435, "\t\t\tvcc_ws_dreg  <= 2'b00;\n"], [436, "\t\t\tm0_en   <= 1'b0;\n"], [440, "\t\t\tsgpr_en <= 2'b00;\n"], [441, "\t\t\texec_en_dreg <= 1'b0;\n"], [442, "\t\t\texec_ws_dreg <= 2'b00;\n"], [443, "\t\t\tvcc_en  <= 1'b0;\n"], [444, "\t\t\tvcc_ws_dreg  <= 2'b00;\n"], [447, "\t\tdefault : begin\n"], [448, "\t\t\tsgpr_en <= 2'b00;\n"], [449, "\t\t\texec_en_dreg <= 1'b0;\n"], [450, "\t\t\texec_ws_dreg <= 2'b00;\n"], [451, "\t\t\tvcc_en  <= 1'b0;\n"], [452, "\t\t\tvcc_ws_dreg  <= 2'b00;\n"], [453, "\t\t\tm0_en   <= 1'b0;\n"], [454, "\t\tend\n"]], "Add": [[386, "\texec_en_dreg <= 1'b0;\n"], [386, "\texec_ws_dreg <= 2'b00;\n"], [386, "\tvcc_en  <= 1'b0;\n"], [386, "\tvcc_ws_dreg  <= 2'b00;\n"], [386, "\tm0_en   <= 1'b0;\n"], [386, "\tsgpr_en <= 2'b00;\n"], [399, "\t\t\tsalu2sgpr_req_trig <= 1'b1; //request pending\n"]]}}