
lab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e074  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040e074  0040e074  0001e074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20400000  0040e07c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bfdc  204009c8  0040ea44  000209c8  2**2
                  ALLOC
  4 .stack        00002004  2040c9a4  0041aa20  000209c8  2**0
                  ALLOC
  5 .heap         00000200  2040e9a8  0041ca24  000209c8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00028347  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004b50  00000000  00000000  00048d96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000ce45  00000000  00000000  0004d8e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001678  00000000  00000000  0005a72b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001548  00000000  00000000  0005bda3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025f73  00000000  00000000  0005d2eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00017a7d  00000000  00000000  0008325e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009ce48  00000000  00000000  0009acdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000072fc  00000000  00000000  00137b24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a8 e9 40 20 11 37 40 00 c1 37 40 00 c1 37 40 00     ..@ .7@..7@..7@.
  400010:	c1 37 40 00 c1 37 40 00 c1 37 40 00 00 00 00 00     .7@..7@..7@.....
	...
  40002c:	b1 3c 40 00 c1 37 40 00 00 00 00 00 99 3e 40 00     .<@..7@......>@.
  40003c:	0d 3f 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .?@..7@..7@..7@.
  40004c:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  40005c:	c1 37 40 00 c1 37 40 00 00 00 00 00 2d 28 40 00     .7@..7@.....-(@.
  40006c:	45 28 40 00 5d 28 40 00 c1 37 40 00 c1 37 40 00     E(@.](@..7@..7@.
  40007c:	c1 37 40 00 75 28 40 00 8d 28 40 00 c1 37 40 00     .7@.u(@..(@..7@.
  40008c:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  40009c:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  4000ac:	c1 37 40 00 c1 37 40 00 61 22 40 00 c1 37 40 00     .7@..7@.a"@..7@.
  4000bc:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  4000cc:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  4000dc:	c1 37 40 00 79 22 40 00 c1 37 40 00 c1 37 40 00     .7@.y"@..7@..7@.
  4000ec:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  4000fc:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  40010c:	c1 37 40 00 c1 37 40 00 00 00 00 00 00 00 00 00     .7@..7@.........
  40011c:	00 00 00 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .....7@..7@..7@.
  40012c:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  40013c:	c1 37 40 00 c1 37 40 00 c1 37 40 00 c1 37 40 00     .7@..7@..7@..7@.
  40014c:	c1 37 40 00 c1 37 40 00 00 00 00 00 00 00 00 00     .7@..7@.........
	...

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c8 	.word	0x204009c8
  400184:	00000000 	.word	0x00000000
  400188:	0040e07c 	.word	0x0040e07c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	0040e07c 	.word	0x0040e07c
  4001c8:	204009cc 	.word	0x204009cc
  4001cc:	0040e07c 	.word	0x0040e07c
  4001d0:	00000000 	.word	0x00000000

004001d4 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4001d4:	b480      	push	{r7}
  4001d6:	b089      	sub	sp, #36	; 0x24
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	61fb      	str	r3, [r7, #28]
  4001e0:	69fb      	ldr	r3, [r7, #28]
  4001e2:	61bb      	str	r3, [r7, #24]
  4001e4:	69bb      	ldr	r3, [r7, #24]
  4001e6:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4001e8:	697b      	ldr	r3, [r7, #20]
  4001ea:	095b      	lsrs	r3, r3, #5
  4001ec:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4001ee:	693a      	ldr	r2, [r7, #16]
  4001f0:	4b0b      	ldr	r3, [pc, #44]	; (400220 <ioport_get_pin_level+0x4c>)
  4001f2:	4413      	add	r3, r2
  4001f4:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4001f8:	69fb      	ldr	r3, [r7, #28]
  4001fa:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4001fc:	68fb      	ldr	r3, [r7, #12]
  4001fe:	f003 031f 	and.w	r3, r3, #31
  400202:	2101      	movs	r1, #1
  400204:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400208:	4013      	ands	r3, r2
  40020a:	2b00      	cmp	r3, #0
  40020c:	bf14      	ite	ne
  40020e:	2301      	movne	r3, #1
  400210:	2300      	moveq	r3, #0
  400212:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  400214:	4618      	mov	r0, r3
  400216:	3724      	adds	r7, #36	; 0x24
  400218:	46bd      	mov	sp, r7
  40021a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40021e:	4770      	bx	lr
  400220:	00200707 	.word	0x00200707

00400224 <mxt_get_tot_report_ids>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Total number of report ids
 */
static uint8_t mxt_get_tot_report_ids(struct mxt_device *device)
{
  400224:	b480      	push	{r7}
  400226:	b085      	sub	sp, #20
  400228:	af00      	add	r7, sp, #0
  40022a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t tot_report_ids = 0;
  40022c:	2300      	movs	r3, #0
  40022e:	73bb      	strb	r3, [r7, #14]
	/* Figure out how many report id's to allocate memory for */
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400230:	2300      	movs	r3, #0
  400232:	73fb      	strb	r3, [r7, #15]
  400234:	e00e      	b.n	400254 <mxt_get_tot_report_ids+0x30>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400236:	687b      	ldr	r3, [r7, #4]
  400238:	6859      	ldr	r1, [r3, #4]
  40023a:	7bfa      	ldrb	r2, [r7, #15]
  40023c:	4613      	mov	r3, r2
  40023e:	005b      	lsls	r3, r3, #1
  400240:	4413      	add	r3, r2
  400242:	005b      	lsls	r3, r3, #1
  400244:	440b      	add	r3, r1
  400246:	795a      	ldrb	r2, [r3, #5]
  400248:	7bbb      	ldrb	r3, [r7, #14]
  40024a:	4413      	add	r3, r2
  40024c:	73bb      	strb	r3, [r7, #14]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40024e:	7bfb      	ldrb	r3, [r7, #15]
  400250:	3301      	adds	r3, #1
  400252:	73fb      	strb	r3, [r7, #15]
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	681b      	ldr	r3, [r3, #0]
  400258:	799b      	ldrb	r3, [r3, #6]
  40025a:	7bfa      	ldrb	r2, [r7, #15]
  40025c:	429a      	cmp	r2, r3
  40025e:	d3ea      	bcc.n	400236 <mxt_get_tot_report_ids+0x12>
	}

	return tot_report_ids;
  400260:	7bbb      	ldrb	r3, [r7, #14]
}
  400262:	4618      	mov	r0, r3
  400264:	3714      	adds	r7, #20
  400266:	46bd      	mov	sp, r7
  400268:	f85d 7b04 	ldr.w	r7, [sp], #4
  40026c:	4770      	bx	lr
	...

00400270 <mxt_read_id_block>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Operation result status code
 */
static status_code_t mxt_read_id_block(struct mxt_device *device)
{
  400270:	b580      	push	{r7, lr}
  400272:	b088      	sub	sp, #32
  400274:	af00      	add	r7, sp, #0
  400276:	6078      	str	r0, [r7, #4]
	device->info_object = (struct mxt_info_object *)
			malloc(sizeof(struct mxt_info_object));
  400278:	2007      	movs	r0, #7
  40027a:	4b15      	ldr	r3, [pc, #84]	; (4002d0 <mxt_read_id_block+0x60>)
  40027c:	4798      	blx	r3
  40027e:	4603      	mov	r3, r0
  400280:	461a      	mov	r2, r3
	device->info_object = (struct mxt_info_object *)
  400282:	687b      	ldr	r3, [r7, #4]
  400284:	601a      	str	r2, [r3, #0]

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400286:	f107 030c 	add.w	r3, r7, #12
  40028a:	2200      	movs	r2, #0
  40028c:	601a      	str	r2, [r3, #0]
  40028e:	605a      	str	r2, [r3, #4]
  400290:	609a      	str	r2, [r3, #8]
  400292:	60da      	str	r2, [r3, #12]
  400294:	611a      	str	r2, [r3, #16]
  400296:	2302      	movs	r3, #2
  400298:	613b      	str	r3, [r7, #16]
		.addr[0]      = MXT_MEM_ADDR,
		.addr[1]      = MXT_MEM_ADDR >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = device->info_object,
  40029a:	687b      	ldr	r3, [r7, #4]
  40029c:	681b      	ldr	r3, [r3, #0]
	twihs_package_t packet = {
  40029e:	617b      	str	r3, [r7, #20]
  4002a0:	2307      	movs	r3, #7
  4002a2:	61bb      	str	r3, [r7, #24]
		.chip         = device->mxt_chip_adr,
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  4002a8:	773b      	strb	r3, [r7, #28]
		.length       = MXT_ID_BLOCK_SIZE
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4002aa:	687b      	ldr	r3, [r7, #4]
  4002ac:	689b      	ldr	r3, [r3, #8]
  4002ae:	f107 020c 	add.w	r2, r7, #12
  4002b2:	4611      	mov	r1, r2
  4002b4:	4618      	mov	r0, r3
  4002b6:	4b07      	ldr	r3, [pc, #28]	; (4002d4 <mxt_read_id_block+0x64>)
  4002b8:	4798      	blx	r3
  4002ba:	4603      	mov	r3, r0
  4002bc:	2b00      	cmp	r3, #0
  4002be:	d002      	beq.n	4002c6 <mxt_read_id_block+0x56>
		return ERR_IO_ERROR;
  4002c0:	f04f 33ff 	mov.w	r3, #4294967295
  4002c4:	e000      	b.n	4002c8 <mxt_read_id_block+0x58>
	} else {
		return STATUS_OK;
  4002c6:	2300      	movs	r3, #0
	}
}
  4002c8:	4618      	mov	r0, r3
  4002ca:	3720      	adds	r7, #32
  4002cc:	46bd      	mov	sp, r7
  4002ce:	bd80      	pop	{r7, pc}
  4002d0:	00407a55 	.word	0x00407a55
  4002d4:	00403161 	.word	0x00403161

004002d8 <mxt_read_object_table>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Operation result status code
 */
static status_code_t mxt_read_object_table(struct mxt_device *device)
{
  4002d8:	b580      	push	{r7, lr}
  4002da:	b088      	sub	sp, #32
  4002dc:	af00      	add	r7, sp, #0
  4002de:	6078      	str	r0, [r7, #4]
	device->object_list = (struct mxt_object *)
			malloc(device->info_object->obj_count *
  4002e0:	687b      	ldr	r3, [r7, #4]
  4002e2:	681b      	ldr	r3, [r3, #0]
  4002e4:	799b      	ldrb	r3, [r3, #6]
  4002e6:	461a      	mov	r2, r3
  4002e8:	4613      	mov	r3, r2
  4002ea:	005b      	lsls	r3, r3, #1
  4002ec:	4413      	add	r3, r2
  4002ee:	005b      	lsls	r3, r3, #1
  4002f0:	4618      	mov	r0, r3
  4002f2:	4b1a      	ldr	r3, [pc, #104]	; (40035c <mxt_read_object_table+0x84>)
  4002f4:	4798      	blx	r3
  4002f6:	4603      	mov	r3, r0
  4002f8:	461a      	mov	r2, r3
	device->object_list = (struct mxt_object *)
  4002fa:	687b      	ldr	r3, [r7, #4]
  4002fc:	605a      	str	r2, [r3, #4]
			sizeof(struct mxt_object));

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4002fe:	f107 030c 	add.w	r3, r7, #12
  400302:	2200      	movs	r2, #0
  400304:	601a      	str	r2, [r3, #0]
  400306:	605a      	str	r2, [r3, #4]
  400308:	609a      	str	r2, [r3, #8]
  40030a:	60da      	str	r2, [r3, #12]
  40030c:	611a      	str	r2, [r3, #16]
  40030e:	2307      	movs	r3, #7
  400310:	733b      	strb	r3, [r7, #12]
  400312:	2302      	movs	r3, #2
  400314:	613b      	str	r3, [r7, #16]
		.addr[0]      = OBJECT_TABLE_START_ADDRESS,
		.addr[1]      = OBJECT_TABLE_START_ADDRESS >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = device->object_list,
  400316:	687b      	ldr	r3, [r7, #4]
  400318:	685b      	ldr	r3, [r3, #4]
	twihs_package_t packet = {
  40031a:	617b      	str	r3, [r7, #20]
		.length       = device->info_object->obj_count *
  40031c:	687b      	ldr	r3, [r7, #4]
  40031e:	681b      	ldr	r3, [r3, #0]
  400320:	799b      	ldrb	r3, [r3, #6]
  400322:	461a      	mov	r2, r3
  400324:	4613      	mov	r3, r2
  400326:	005b      	lsls	r3, r3, #1
  400328:	4413      	add	r3, r2
  40032a:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  40032c:	61bb      	str	r3, [r7, #24]
		.chip         = device->mxt_chip_adr,
  40032e:	687b      	ldr	r3, [r7, #4]
  400330:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  400332:	773b      	strb	r3, [r7, #28]
				sizeof(struct mxt_object)
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400334:	687b      	ldr	r3, [r7, #4]
  400336:	689b      	ldr	r3, [r3, #8]
  400338:	f107 020c 	add.w	r2, r7, #12
  40033c:	4611      	mov	r1, r2
  40033e:	4618      	mov	r0, r3
  400340:	4b07      	ldr	r3, [pc, #28]	; (400360 <mxt_read_object_table+0x88>)
  400342:	4798      	blx	r3
  400344:	4603      	mov	r3, r0
  400346:	2b00      	cmp	r3, #0
  400348:	d002      	beq.n	400350 <mxt_read_object_table+0x78>
		return ERR_IO_ERROR;
  40034a:	f04f 33ff 	mov.w	r3, #4294967295
  40034e:	e000      	b.n	400352 <mxt_read_object_table+0x7a>
	} else {
		return STATUS_OK;
  400350:	2300      	movs	r3, #0
	}
}
  400352:	4618      	mov	r0, r3
  400354:	3720      	adds	r7, #32
  400356:	46bd      	mov	sp, r7
  400358:	bd80      	pop	{r7, pc}
  40035a:	bf00      	nop
  40035c:	00407a55 	.word	0x00407a55
  400360:	00403161 	.word	0x00403161

00400364 <mxt_read_info_block>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Operation result status code
 */
static status_code_t inline mxt_read_info_block(struct mxt_device *device)
{
  400364:	b580      	push	{r7, lr}
  400366:	b084      	sub	sp, #16
  400368:	af00      	add	r7, sp, #0
  40036a:	6078      	str	r0, [r7, #4]
	uint8_t status;

	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  40036c:	6878      	ldr	r0, [r7, #4]
  40036e:	4b0d      	ldr	r3, [pc, #52]	; (4003a4 <mxt_read_info_block+0x40>)
  400370:	4798      	blx	r3
  400372:	4603      	mov	r3, r0
  400374:	73fb      	strb	r3, [r7, #15]
  400376:	7bfb      	ldrb	r3, [r7, #15]
  400378:	2b00      	cmp	r3, #0
  40037a:	d002      	beq.n	400382 <mxt_read_info_block+0x1e>
		return (status_code_t)status;
  40037c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400380:	e00b      	b.n	40039a <mxt_read_info_block+0x36>
	}

	if ((status = mxt_read_object_table(device)) != STATUS_OK) {
  400382:	6878      	ldr	r0, [r7, #4]
  400384:	4b08      	ldr	r3, [pc, #32]	; (4003a8 <mxt_read_info_block+0x44>)
  400386:	4798      	blx	r3
  400388:	4603      	mov	r3, r0
  40038a:	73fb      	strb	r3, [r7, #15]
  40038c:	7bfb      	ldrb	r3, [r7, #15]
  40038e:	2b00      	cmp	r3, #0
  400390:	d002      	beq.n	400398 <mxt_read_info_block+0x34>
		return (status_code_t)status;
  400392:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400396:	e000      	b.n	40039a <mxt_read_info_block+0x36>
	}

	return STATUS_OK;
  400398:	2300      	movs	r3, #0
}
  40039a:	4618      	mov	r0, r3
  40039c:	3710      	adds	r7, #16
  40039e:	46bd      	mov	sp, r7
  4003a0:	bd80      	pop	{r7, pc}
  4003a2:	bf00      	nop
  4003a4:	00400271 	.word	0x00400271
  4003a8:	004002d9 	.word	0x004002d9

004003ac <mxt_create_report_id_map>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Operation result status code
 */
static status_code_t mxt_create_report_id_map(struct mxt_device *device)
{
  4003ac:	b580      	push	{r7, lr}
  4003ae:	b084      	sub	sp, #16
  4003b0:	af00      	add	r7, sp, #0
  4003b2:	6078      	str	r0, [r7, #4]
	uint8_t i, j, k;
	uint8_t id_index = 1;
  4003b4:	2301      	movs	r3, #1
  4003b6:	733b      	strb	r3, [r7, #12]
	uint8_t tot_report_ids = mxt_get_tot_report_ids(device);
  4003b8:	6878      	ldr	r0, [r7, #4]
  4003ba:	4b33      	ldr	r3, [pc, #204]	; (400488 <mxt_create_report_id_map+0xdc>)
  4003bc:	4798      	blx	r3
  4003be:	4603      	mov	r3, r0
  4003c0:	72fb      	strb	r3, [r7, #11]

	device->report_id_map = (struct mxt_report_id_map *)
			malloc(sizeof(struct mxt_report_id_map) *
  4003c2:	7afb      	ldrb	r3, [r7, #11]
  4003c4:	005b      	lsls	r3, r3, #1
  4003c6:	4618      	mov	r0, r3
  4003c8:	4b30      	ldr	r3, [pc, #192]	; (40048c <mxt_create_report_id_map+0xe0>)
  4003ca:	4798      	blx	r3
  4003cc:	4603      	mov	r3, r0
  4003ce:	461a      	mov	r2, r3
	device->report_id_map = (struct mxt_report_id_map *)
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	615a      	str	r2, [r3, #20]
			tot_report_ids);

	/* For every object */
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003d4:	2300      	movs	r3, #0
  4003d6:	73fb      	strb	r3, [r7, #15]
  4003d8:	e04a      	b.n	400470 <mxt_create_report_id_map+0xc4>
		/* For every instance of an object */
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4003da:	2300      	movs	r3, #0
  4003dc:	73bb      	strb	r3, [r7, #14]
  4003de:	e038      	b.n	400452 <mxt_create_report_id_map+0xa6>
			/* Not all objects report messages */
			if (device->object_list[i].num_report_ids != 0) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	6859      	ldr	r1, [r3, #4]
  4003e4:	7bfa      	ldrb	r2, [r7, #15]
  4003e6:	4613      	mov	r3, r2
  4003e8:	005b      	lsls	r3, r3, #1
  4003ea:	4413      	add	r3, r2
  4003ec:	005b      	lsls	r3, r3, #1
  4003ee:	440b      	add	r3, r1
  4003f0:	795b      	ldrb	r3, [r3, #5]
  4003f2:	2b00      	cmp	r3, #0
  4003f4:	d02a      	beq.n	40044c <mxt_create_report_id_map+0xa0>
				/* Some object have more than one report_id */
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003f6:	2300      	movs	r3, #0
  4003f8:	737b      	strb	r3, [r7, #13]
  4003fa:	e01b      	b.n	400434 <mxt_create_report_id_map+0x88>
					device->report_id_map[id_index].object_type =
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	695a      	ldr	r2, [r3, #20]
  400400:	7b3b      	ldrb	r3, [r7, #12]
  400402:	005b      	lsls	r3, r3, #1
  400404:	18d1      	adds	r1, r2, r3
							device->object_list[i].type;
  400406:	687b      	ldr	r3, [r7, #4]
  400408:	6858      	ldr	r0, [r3, #4]
  40040a:	7bfa      	ldrb	r2, [r7, #15]
  40040c:	4613      	mov	r3, r2
  40040e:	005b      	lsls	r3, r3, #1
  400410:	4413      	add	r3, r2
  400412:	005b      	lsls	r3, r3, #1
  400414:	4403      	add	r3, r0
  400416:	781b      	ldrb	r3, [r3, #0]
					device->report_id_map[id_index].object_type =
  400418:	700b      	strb	r3, [r1, #0]
					device->report_id_map[id_index].instance = j;
  40041a:	687b      	ldr	r3, [r7, #4]
  40041c:	695a      	ldr	r2, [r3, #20]
  40041e:	7b3b      	ldrb	r3, [r7, #12]
  400420:	005b      	lsls	r3, r3, #1
  400422:	4413      	add	r3, r2
  400424:	7bba      	ldrb	r2, [r7, #14]
  400426:	705a      	strb	r2, [r3, #1]
					id_index++;
  400428:	7b3b      	ldrb	r3, [r7, #12]
  40042a:	3301      	adds	r3, #1
  40042c:	733b      	strb	r3, [r7, #12]
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  40042e:	7b7b      	ldrb	r3, [r7, #13]
  400430:	3301      	adds	r3, #1
  400432:	737b      	strb	r3, [r7, #13]
  400434:	687b      	ldr	r3, [r7, #4]
  400436:	6859      	ldr	r1, [r3, #4]
  400438:	7bfa      	ldrb	r2, [r7, #15]
  40043a:	4613      	mov	r3, r2
  40043c:	005b      	lsls	r3, r3, #1
  40043e:	4413      	add	r3, r2
  400440:	005b      	lsls	r3, r3, #1
  400442:	440b      	add	r3, r1
  400444:	795b      	ldrb	r3, [r3, #5]
  400446:	7b7a      	ldrb	r2, [r7, #13]
  400448:	429a      	cmp	r2, r3
  40044a:	d3d7      	bcc.n	4003fc <mxt_create_report_id_map+0x50>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40044c:	7bbb      	ldrb	r3, [r7, #14]
  40044e:	3301      	adds	r3, #1
  400450:	73bb      	strb	r3, [r7, #14]
  400452:	687b      	ldr	r3, [r7, #4]
  400454:	6859      	ldr	r1, [r3, #4]
  400456:	7bfa      	ldrb	r2, [r7, #15]
  400458:	4613      	mov	r3, r2
  40045a:	005b      	lsls	r3, r3, #1
  40045c:	4413      	add	r3, r2
  40045e:	005b      	lsls	r3, r3, #1
  400460:	440b      	add	r3, r1
  400462:	791b      	ldrb	r3, [r3, #4]
  400464:	7bba      	ldrb	r2, [r7, #14]
  400466:	429a      	cmp	r2, r3
  400468:	d9ba      	bls.n	4003e0 <mxt_create_report_id_map+0x34>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40046a:	7bfb      	ldrb	r3, [r7, #15]
  40046c:	3301      	adds	r3, #1
  40046e:	73fb      	strb	r3, [r7, #15]
  400470:	687b      	ldr	r3, [r7, #4]
  400472:	681b      	ldr	r3, [r3, #0]
  400474:	799b      	ldrb	r3, [r3, #6]
  400476:	7bfa      	ldrb	r2, [r7, #15]
  400478:	429a      	cmp	r2, r3
  40047a:	d3ae      	bcc.n	4003da <mxt_create_report_id_map+0x2e>
				} /* each report id */
			} /* if report id */
		} /* every instance */
	} /* every object */

	return STATUS_OK;
  40047c:	2300      	movs	r3, #0
}
  40047e:	4618      	mov	r0, r3
  400480:	3710      	adds	r7, #16
  400482:	46bd      	mov	sp, r7
  400484:	bd80      	pop	{r7, pc}
  400486:	bf00      	nop
  400488:	00400225 	.word	0x00400225
  40048c:	00407a55 	.word	0x00407a55

00400490 <mxt_crc_24>:
 * \param byte1
 * \param byte2
 * \return crc
 */
static uint32_t inline mxt_crc_24(uint32_t crc, uint8_t byte1, uint8_t byte2)
{
  400490:	b480      	push	{r7}
  400492:	b085      	sub	sp, #20
  400494:	af00      	add	r7, sp, #0
  400496:	6078      	str	r0, [r7, #4]
  400498:	460b      	mov	r3, r1
  40049a:	70fb      	strb	r3, [r7, #3]
  40049c:	4613      	mov	r3, r2
  40049e:	70bb      	strb	r3, [r7, #2]
	static const uint32_t crcpoly = 0x80001B;
	uint32_t result;
	uint16_t data_word;

	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4004a0:	78bb      	ldrb	r3, [r7, #2]
  4004a2:	b29b      	uxth	r3, r3
  4004a4:	021b      	lsls	r3, r3, #8
  4004a6:	b29a      	uxth	r2, r3
  4004a8:	78fb      	ldrb	r3, [r7, #3]
  4004aa:	b29b      	uxth	r3, r3
  4004ac:	4313      	orrs	r3, r2
  4004ae:	817b      	strh	r3, [r7, #10]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4004b0:	687b      	ldr	r3, [r7, #4]
  4004b2:	005a      	lsls	r2, r3, #1
  4004b4:	897b      	ldrh	r3, [r7, #10]
  4004b6:	4053      	eors	r3, r2
  4004b8:	60fb      	str	r3, [r7, #12]

	if (result & 0x1000000) {
  4004ba:	68fb      	ldr	r3, [r7, #12]
  4004bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4004c0:	2b00      	cmp	r3, #0
  4004c2:	d004      	beq.n	4004ce <mxt_crc_24+0x3e>
		result ^= crcpoly;
  4004c4:	4b05      	ldr	r3, [pc, #20]	; (4004dc <mxt_crc_24+0x4c>)
  4004c6:	681b      	ldr	r3, [r3, #0]
  4004c8:	68fa      	ldr	r2, [r7, #12]
  4004ca:	4053      	eors	r3, r2
  4004cc:	60fb      	str	r3, [r7, #12]
	}

	return result;
  4004ce:	68fb      	ldr	r3, [r7, #12]
}
  4004d0:	4618      	mov	r0, r3
  4004d2:	3714      	adds	r7, #20
  4004d4:	46bd      	mov	sp, r7
  4004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004da:	4770      	bx	lr
  4004dc:	0040dbf8 	.word	0x0040dbf8

004004e0 <mxt_calculate_infoblock_crc>:
 * \param *crc    Pointer to the crc variable
 * \return Operation result status code
 */
static status_code_t mxt_calculate_infoblock_crc(struct mxt_device *device,
		uint32_t *crc)
{
  4004e0:	b580      	push	{r7, lr}
  4004e2:	b088      	sub	sp, #32
  4004e4:	af00      	add	r7, sp, #0
  4004e6:	6078      	str	r0, [r7, #4]
  4004e8:	6039      	str	r1, [r7, #0]
	uint32_t crc_tmp = 0;
  4004ea:	2300      	movs	r3, #0
  4004ec:	61fb      	str	r3, [r7, #28]
	uint16_t crc_area_size;
	uint16_t i;
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	681b      	ldr	r3, [r3, #0]
  4004f2:	617b      	str	r3, [r7, #20]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  4004f4:	687b      	ldr	r3, [r7, #4]
  4004f6:	685b      	ldr	r3, [r3, #4]
  4004f8:	613b      	str	r3, [r7, #16]

	/* Data to calculate crc value for */
	crc_area_size = MXT_ID_BLOCK_SIZE +
			(device->info_object->obj_count *
  4004fa:	687b      	ldr	r3, [r7, #4]
  4004fc:	681b      	ldr	r3, [r3, #0]
  4004fe:	799b      	ldrb	r3, [r3, #6]
  400500:	b29b      	uxth	r3, r3
  400502:	461a      	mov	r2, r3
  400504:	0052      	lsls	r2, r2, #1
  400506:	4413      	add	r3, r2
  400508:	005b      	lsls	r3, r3, #1
  40050a:	b29b      	uxth	r3, r3
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40050c:	3307      	adds	r3, #7
  40050e:	81fb      	strh	r3, [r7, #14]
			OBJECT_TABLE_ELEMENT_SIZE);

	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400510:	2300      	movs	r3, #0
  400512:	837b      	strh	r3, [r7, #26]
  400514:	e010      	b.n	400538 <mxt_calculate_infoblock_crc+0x58>
		crc_tmp = mxt_crc_24(crc_tmp, id_pointer[i], id_pointer[i + 1]);
  400516:	8b7b      	ldrh	r3, [r7, #26]
  400518:	697a      	ldr	r2, [r7, #20]
  40051a:	4413      	add	r3, r2
  40051c:	7819      	ldrb	r1, [r3, #0]
  40051e:	8b7b      	ldrh	r3, [r7, #26]
  400520:	3301      	adds	r3, #1
  400522:	697a      	ldr	r2, [r7, #20]
  400524:	4413      	add	r3, r2
  400526:	781b      	ldrb	r3, [r3, #0]
  400528:	461a      	mov	r2, r3
  40052a:	69f8      	ldr	r0, [r7, #28]
  40052c:	4b20      	ldr	r3, [pc, #128]	; (4005b0 <mxt_calculate_infoblock_crc+0xd0>)
  40052e:	4798      	blx	r3
  400530:	61f8      	str	r0, [r7, #28]
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400532:	8b7b      	ldrh	r3, [r7, #26]
  400534:	3302      	adds	r3, #2
  400536:	837b      	strh	r3, [r7, #26]
  400538:	8b7b      	ldrh	r3, [r7, #26]
  40053a:	2b05      	cmp	r3, #5
  40053c:	d9eb      	bls.n	400516 <mxt_calculate_infoblock_crc+0x36>
	}

	/* Calculate for the last byte (7th) byte in the info_id_t struct and */
	/* the first in the object table.*/
	crc_tmp = mxt_crc_24(crc_tmp, id_pointer[MXT_ID_BLOCK_SIZE - 1],
  40053e:	697b      	ldr	r3, [r7, #20]
  400540:	3306      	adds	r3, #6
  400542:	7819      	ldrb	r1, [r3, #0]
  400544:	693b      	ldr	r3, [r7, #16]
  400546:	781b      	ldrb	r3, [r3, #0]
  400548:	461a      	mov	r2, r3
  40054a:	69f8      	ldr	r0, [r7, #28]
  40054c:	4b18      	ldr	r3, [pc, #96]	; (4005b0 <mxt_calculate_infoblock_crc+0xd0>)
  40054e:	4798      	blx	r3
  400550:	61f8      	str	r0, [r7, #28]
			objects_pointer[0]);

	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  400552:	2301      	movs	r3, #1
  400554:	837b      	strh	r3, [r7, #26]
  400556:	e010      	b.n	40057a <mxt_calculate_infoblock_crc+0x9a>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  400558:	8b7b      	ldrh	r3, [r7, #26]
  40055a:	693a      	ldr	r2, [r7, #16]
  40055c:	4413      	add	r3, r2
  40055e:	7819      	ldrb	r1, [r3, #0]
				objects_pointer[i + 1]);
  400560:	8b7b      	ldrh	r3, [r7, #26]
  400562:	3301      	adds	r3, #1
  400564:	693a      	ldr	r2, [r7, #16]
  400566:	4413      	add	r3, r2
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  400568:	781b      	ldrb	r3, [r3, #0]
  40056a:	461a      	mov	r2, r3
  40056c:	69f8      	ldr	r0, [r7, #28]
  40056e:	4b10      	ldr	r3, [pc, #64]	; (4005b0 <mxt_calculate_infoblock_crc+0xd0>)
  400570:	4798      	blx	r3
  400572:	61f8      	str	r0, [r7, #28]
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  400574:	8b7b      	ldrh	r3, [r7, #26]
  400576:	3302      	adds	r3, #2
  400578:	837b      	strh	r3, [r7, #26]
  40057a:	8b7a      	ldrh	r2, [r7, #26]
  40057c:	89fb      	ldrh	r3, [r7, #14]
  40057e:	3b08      	subs	r3, #8
  400580:	429a      	cmp	r2, r3
  400582:	dbe9      	blt.n	400558 <mxt_calculate_infoblock_crc+0x78>
	}

	crc_tmp = mxt_crc_24(crc_tmp,
			objects_pointer[crc_area_size - MXT_ID_BLOCK_SIZE - 1],
  400584:	89fb      	ldrh	r3, [r7, #14]
  400586:	3b08      	subs	r3, #8
  400588:	693a      	ldr	r2, [r7, #16]
  40058a:	4413      	add	r3, r2
	crc_tmp = mxt_crc_24(crc_tmp,
  40058c:	781b      	ldrb	r3, [r3, #0]
  40058e:	2200      	movs	r2, #0
  400590:	4619      	mov	r1, r3
  400592:	69f8      	ldr	r0, [r7, #28]
  400594:	4b06      	ldr	r3, [pc, #24]	; (4005b0 <mxt_calculate_infoblock_crc+0xd0>)
  400596:	4798      	blx	r3
  400598:	61f8      	str	r0, [r7, #28]
			0);

	/* Return only 24 bit CRC. */
	*crc = (crc_tmp & 0x00FFFFFF);
  40059a:	69fb      	ldr	r3, [r7, #28]
  40059c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4005a0:	683b      	ldr	r3, [r7, #0]
  4005a2:	601a      	str	r2, [r3, #0]
	return STATUS_OK;
  4005a4:	2300      	movs	r3, #0
}
  4005a6:	4618      	mov	r0, r3
  4005a8:	3720      	adds	r7, #32
  4005aa:	46bd      	mov	sp, r7
  4005ac:	bd80      	pop	{r7, pc}
  4005ae:	bf00      	nop
  4005b0:	00400491 	.word	0x00400491

004005b4 <mxt_get_crc_value>:
 *
 * \param *device Pointer to mxt_device instance
 * \return crc_value 24-bit value representing the crc.
 */
static uint32_t mxt_get_crc_value(struct mxt_device *device)
{
  4005b4:	b580      	push	{r7, lr}
  4005b6:	b08a      	sub	sp, #40	; 0x28
  4005b8:	af00      	add	r7, sp, #0
  4005ba:	6078      	str	r0, [r7, #4]
	uint8_t crc[3];
	uint16_t addr = MXT_ID_BLOCK_SIZE
		+ (OBJECT_TABLE_ELEMENT_SIZE * device->info_object->obj_count);
  4005bc:	687b      	ldr	r3, [r7, #4]
  4005be:	681b      	ldr	r3, [r3, #0]
  4005c0:	799b      	ldrb	r3, [r3, #6]
  4005c2:	b29b      	uxth	r3, r3
  4005c4:	461a      	mov	r2, r3
  4005c6:	0052      	lsls	r2, r2, #1
  4005c8:	4413      	add	r3, r2
  4005ca:	005b      	lsls	r3, r3, #1
  4005cc:	b29b      	uxth	r3, r3
	uint16_t addr = MXT_ID_BLOCK_SIZE
  4005ce:	3307      	adds	r3, #7
  4005d0:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4005d2:	f107 030c 	add.w	r3, r7, #12
  4005d6:	2200      	movs	r2, #0
  4005d8:	601a      	str	r2, [r3, #0]
  4005da:	605a      	str	r2, [r3, #4]
  4005dc:	609a      	str	r2, [r3, #8]
  4005de:	60da      	str	r2, [r3, #12]
  4005e0:	611a      	str	r2, [r3, #16]
  4005e2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  4005e4:	b2db      	uxtb	r3, r3
  4005e6:	733b      	strb	r3, [r7, #12]
  4005e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
  4005ea:	0a1b      	lsrs	r3, r3, #8
  4005ec:	b29b      	uxth	r3, r3
  4005ee:	b2db      	uxtb	r3, r3
  4005f0:	737b      	strb	r3, [r7, #13]
  4005f2:	2302      	movs	r3, #2
  4005f4:	613b      	str	r3, [r7, #16]
  4005f6:	f107 0320 	add.w	r3, r7, #32
  4005fa:	617b      	str	r3, [r7, #20]
  4005fc:	2303      	movs	r3, #3
  4005fe:	61bb      	str	r3, [r7, #24]
		.addr[0]      = addr,
		.addr[1]      = addr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
  400600:	687b      	ldr	r3, [r7, #4]
  400602:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  400604:	773b      	strb	r3, [r7, #28]
		.buffer       = crc,
		.length       = sizeof(crc)
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400606:	687b      	ldr	r3, [r7, #4]
  400608:	689b      	ldr	r3, [r3, #8]
  40060a:	f107 020c 	add.w	r2, r7, #12
  40060e:	4611      	mov	r1, r2
  400610:	4618      	mov	r0, r3
  400612:	4b0b      	ldr	r3, [pc, #44]	; (400640 <mxt_get_crc_value+0x8c>)
  400614:	4798      	blx	r3
  400616:	4603      	mov	r3, r0
  400618:	2b00      	cmp	r3, #0
  40061a:	d002      	beq.n	400622 <mxt_get_crc_value+0x6e>
		return ERR_IO_ERROR;
  40061c:	f04f 33ff 	mov.w	r3, #4294967295
  400620:	e009      	b.n	400636 <mxt_get_crc_value+0x82>
	} else {
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400622:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
  400626:	041b      	lsls	r3, r3, #16
  400628:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
  40062c:	0212      	lsls	r2, r2, #8
  40062e:	4313      	orrs	r3, r2
  400630:	f897 2020 	ldrb.w	r2, [r7, #32]
  400634:	4313      	orrs	r3, r2
	}
}
  400636:	4618      	mov	r0, r3
  400638:	3728      	adds	r7, #40	; 0x28
  40063a:	46bd      	mov	sp, r7
  40063c:	bd80      	pop	{r7, pc}
  40063e:	bf00      	nop
  400640:	00403161 	.word	0x00403161

00400644 <mxt_validate_info_block>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Operation result status code.
 */
static status_code_t mxt_validate_info_block(struct mxt_device *device)
{
  400644:	b580      	push	{r7, lr}
  400646:	b084      	sub	sp, #16
  400648:	af00      	add	r7, sp, #0
  40064a:	6078      	str	r0, [r7, #4]
	uint32_t crc_read;
	uint32_t crc_calculated;

	mxt_calculate_infoblock_crc(device, &crc_calculated);
  40064c:	f107 0308 	add.w	r3, r7, #8
  400650:	4619      	mov	r1, r3
  400652:	6878      	ldr	r0, [r7, #4]
  400654:	4b08      	ldr	r3, [pc, #32]	; (400678 <mxt_validate_info_block+0x34>)
  400656:	4798      	blx	r3
	crc_read = mxt_get_crc_value(device);
  400658:	6878      	ldr	r0, [r7, #4]
  40065a:	4b08      	ldr	r3, [pc, #32]	; (40067c <mxt_validate_info_block+0x38>)
  40065c:	4798      	blx	r3
  40065e:	60f8      	str	r0, [r7, #12]

	if (crc_calculated != crc_read) {
  400660:	68ba      	ldr	r2, [r7, #8]
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	429a      	cmp	r2, r3
  400666:	d002      	beq.n	40066e <mxt_validate_info_block+0x2a>
		return ERR_BAD_DATA;
  400668:	f06f 0303 	mvn.w	r3, #3
  40066c:	e000      	b.n	400670 <mxt_validate_info_block+0x2c>
	} else {
		return STATUS_OK;
  40066e:	2300      	movs	r3, #0
	}
}
  400670:	4618      	mov	r0, r3
  400672:	3710      	adds	r7, #16
  400674:	46bd      	mov	sp, r7
  400676:	bd80      	pop	{r7, pc}
  400678:	004004e1 	.word	0x004004e1
  40067c:	004005b5 	.word	0x004005b5

00400680 <mxt_get_object_size>:
 * \param mem_adr Address of the object
 * \return uint8_t Size of the object
 */
static uint8_t mxt_get_object_size(struct mxt_device *device,
		mxt_memory_adr mem_adr)
{
  400680:	b480      	push	{r7}
  400682:	b085      	sub	sp, #20
  400684:	af00      	add	r7, sp, #0
  400686:	6078      	str	r0, [r7, #4]
  400688:	460b      	mov	r3, r1
  40068a:	807b      	strh	r3, [r7, #2]
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; ++i) {
  40068c:	2300      	movs	r3, #0
  40068e:	73fb      	strb	r3, [r7, #15]
  400690:	e01c      	b.n	4006cc <mxt_get_object_size+0x4c>
		if (device->object_list[i].start_address == mem_adr) {
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	6859      	ldr	r1, [r3, #4]
  400696:	7bfa      	ldrb	r2, [r7, #15]
  400698:	4613      	mov	r3, r2
  40069a:	005b      	lsls	r3, r3, #1
  40069c:	4413      	add	r3, r2
  40069e:	005b      	lsls	r3, r3, #1
  4006a0:	440b      	add	r3, r1
  4006a2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
  4006a6:	b29b      	uxth	r3, r3
  4006a8:	887a      	ldrh	r2, [r7, #2]
  4006aa:	429a      	cmp	r2, r3
  4006ac:	d10b      	bne.n	4006c6 <mxt_get_object_size+0x46>
			return (device->object_list[i].size + 1);
  4006ae:	687b      	ldr	r3, [r7, #4]
  4006b0:	6859      	ldr	r1, [r3, #4]
  4006b2:	7bfa      	ldrb	r2, [r7, #15]
  4006b4:	4613      	mov	r3, r2
  4006b6:	005b      	lsls	r3, r3, #1
  4006b8:	4413      	add	r3, r2
  4006ba:	005b      	lsls	r3, r3, #1
  4006bc:	440b      	add	r3, r1
  4006be:	78db      	ldrb	r3, [r3, #3]
  4006c0:	3301      	adds	r3, #1
  4006c2:	b2db      	uxtb	r3, r3
  4006c4:	e009      	b.n	4006da <mxt_get_object_size+0x5a>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4006c6:	7bfb      	ldrb	r3, [r7, #15]
  4006c8:	3301      	adds	r3, #1
  4006ca:	73fb      	strb	r3, [r7, #15]
  4006cc:	687b      	ldr	r3, [r7, #4]
  4006ce:	681b      	ldr	r3, [r3, #0]
  4006d0:	799b      	ldrb	r3, [r3, #6]
  4006d2:	7bfa      	ldrb	r2, [r7, #15]
  4006d4:	429a      	cmp	r2, r3
  4006d6:	d3dc      	bcc.n	400692 <mxt_get_object_size+0x12>
		}
	}
	return 0;
  4006d8:	2300      	movs	r3, #0
}
  4006da:	4618      	mov	r0, r3
  4006dc:	3714      	adds	r7, #20
  4006de:	46bd      	mov	sp, r7
  4006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e4:	4770      	bx	lr
	...

004006e8 <mxt_get_report_id_offset>:
 * \param object_type ID of the object
 * \return int8_t Report ID offset
 */
static int8_t mxt_get_report_id_offset(struct mxt_device *device,
		enum mxt_object_type object_type)
{
  4006e8:	b580      	push	{r7, lr}
  4006ea:	b084      	sub	sp, #16
  4006ec:	af00      	add	r7, sp, #0
  4006ee:	6078      	str	r0, [r7, #4]
  4006f0:	460b      	mov	r3, r1
  4006f2:	70fb      	strb	r3, [r7, #3]
	uint8_t i, tot_rpt_id = mxt_get_tot_report_ids(device);
  4006f4:	6878      	ldr	r0, [r7, #4]
  4006f6:	4b10      	ldr	r3, [pc, #64]	; (400738 <mxt_get_report_id_offset+0x50>)
  4006f8:	4798      	blx	r3
  4006fa:	4603      	mov	r3, r0
  4006fc:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < tot_rpt_id; ++i) {
  4006fe:	2300      	movs	r3, #0
  400700:	73fb      	strb	r3, [r7, #15]
  400702:	e00e      	b.n	400722 <mxt_get_report_id_offset+0x3a>
		if (device->report_id_map[i].object_type == object_type) {
  400704:	687b      	ldr	r3, [r7, #4]
  400706:	695a      	ldr	r2, [r3, #20]
  400708:	7bfb      	ldrb	r3, [r7, #15]
  40070a:	005b      	lsls	r3, r3, #1
  40070c:	4413      	add	r3, r2
  40070e:	781b      	ldrb	r3, [r3, #0]
  400710:	78fa      	ldrb	r2, [r7, #3]
  400712:	429a      	cmp	r2, r3
  400714:	d102      	bne.n	40071c <mxt_get_report_id_offset+0x34>
			return i;
  400716:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40071a:	e008      	b.n	40072e <mxt_get_report_id_offset+0x46>
	for (i = 0; i < tot_rpt_id; ++i) {
  40071c:	7bfb      	ldrb	r3, [r7, #15]
  40071e:	3301      	adds	r3, #1
  400720:	73fb      	strb	r3, [r7, #15]
  400722:	7bfa      	ldrb	r2, [r7, #15]
  400724:	7bbb      	ldrb	r3, [r7, #14]
  400726:	429a      	cmp	r2, r3
  400728:	d3ec      	bcc.n	400704 <mxt_get_report_id_offset+0x1c>
		}
	}

	return -1;
  40072a:	f04f 33ff 	mov.w	r3, #4294967295
}
  40072e:	4618      	mov	r0, r3
  400730:	3710      	adds	r7, #16
  400732:	46bd      	mov	sp, r7
  400734:	bd80      	pop	{r7, pc}
  400736:	bf00      	nop
  400738:	00400225 	.word	0x00400225

0040073c <mxt_info_le_to_cpu>:
 * \brief Do any potential endian conversions in info block.
 *
 * \param *device Pointer to mxt_device instance
 */
static void mxt_info_le_to_cpu(struct mxt_device *device)
{
  40073c:	b480      	push	{r7}
  40073e:	b085      	sub	sp, #20
  400740:	af00      	add	r7, sp, #0
  400742:	6078      	str	r0, [r7, #4]
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; ++i) {
  400744:	2300      	movs	r3, #0
  400746:	73fb      	strb	r3, [r7, #15]
  400748:	e017      	b.n	40077a <mxt_info_le_to_cpu+0x3e>
		device->object_list[i].start_address =
  40074a:	687b      	ldr	r3, [r7, #4]
  40074c:	6859      	ldr	r1, [r3, #4]
  40074e:	7bfa      	ldrb	r2, [r7, #15]
  400750:	4613      	mov	r3, r2
  400752:	005b      	lsls	r3, r3, #1
  400754:	4413      	add	r3, r2
  400756:	005b      	lsls	r3, r3, #1
  400758:	4419      	add	r1, r3
			le16_to_cpu(device->object_list[i].start_address);
  40075a:	687b      	ldr	r3, [r7, #4]
  40075c:	6858      	ldr	r0, [r3, #4]
  40075e:	7bfa      	ldrb	r2, [r7, #15]
  400760:	4613      	mov	r3, r2
  400762:	005b      	lsls	r3, r3, #1
  400764:	4413      	add	r3, r2
  400766:	005b      	lsls	r3, r3, #1
  400768:	4403      	add	r3, r0
  40076a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
  40076e:	b29b      	uxth	r3, r3
		device->object_list[i].start_address =
  400770:	f8a1 3001 	strh.w	r3, [r1, #1]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400774:	7bfb      	ldrb	r3, [r7, #15]
  400776:	3301      	adds	r3, #1
  400778:	73fb      	strb	r3, [r7, #15]
  40077a:	687b      	ldr	r3, [r7, #4]
  40077c:	681b      	ldr	r3, [r3, #0]
  40077e:	799b      	ldrb	r3, [r3, #6]
  400780:	7bfa      	ldrb	r2, [r7, #15]
  400782:	429a      	cmp	r2, r3
  400784:	d3e1      	bcc.n	40074a <mxt_info_le_to_cpu+0xe>
	}
}
  400786:	bf00      	nop
  400788:	3714      	adds	r7, #20
  40078a:	46bd      	mov	sp, r7
  40078c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400790:	4770      	bx	lr
	...

00400794 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  400794:	b580      	push	{r7, lr}
  400796:	b086      	sub	sp, #24
  400798:	af00      	add	r7, sp, #0
  40079a:	60f8      	str	r0, [r7, #12]
  40079c:	60b9      	str	r1, [r7, #8]
  40079e:	603b      	str	r3, [r7, #0]
  4007a0:	4613      	mov	r3, r2
  4007a2:	71fb      	strb	r3, [r7, #7]
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4007a4:	68fb      	ldr	r3, [r7, #12]
  4007a6:	68ba      	ldr	r2, [r7, #8]
  4007a8:	609a      	str	r2, [r3, #8]
	device->mxt_chip_adr = chip_adr;
  4007aa:	68fb      	ldr	r3, [r7, #12]
  4007ac:	79fa      	ldrb	r2, [r7, #7]
  4007ae:	731a      	strb	r2, [r3, #12]
	device->chgpin = chgpin;
  4007b0:	68fb      	ldr	r3, [r7, #12]
  4007b2:	683a      	ldr	r2, [r7, #0]
  4007b4:	619a      	str	r2, [r3, #24]
	device->handler = NULL;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	2200      	movs	r2, #0
  4007ba:	611a      	str	r2, [r3, #16]

	/* Read the info block from the chip into the mxt_device struct */
	status = mxt_read_info_block(device);
  4007bc:	68f8      	ldr	r0, [r7, #12]
  4007be:	4b1e      	ldr	r3, [pc, #120]	; (400838 <mxt_init_device+0xa4>)
  4007c0:	4798      	blx	r3
  4007c2:	4603      	mov	r3, r0
  4007c4:	75fb      	strb	r3, [r7, #23]

	if (status != STATUS_OK) {
  4007c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
  4007ca:	2b00      	cmp	r3, #0
  4007cc:	d002      	beq.n	4007d4 <mxt_init_device+0x40>
		return (status_code_t)status;
  4007ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
  4007d2:	e02c      	b.n	40082e <mxt_init_device+0x9a>
	}

	/* Validate the data read from the info block */
	status = mxt_validate_info_block(device);
  4007d4:	68f8      	ldr	r0, [r7, #12]
  4007d6:	4b19      	ldr	r3, [pc, #100]	; (40083c <mxt_init_device+0xa8>)
  4007d8:	4798      	blx	r3
  4007da:	4603      	mov	r3, r0
  4007dc:	75fb      	strb	r3, [r7, #23]
	if (status != STATUS_OK) {
  4007de:	f997 3017 	ldrsb.w	r3, [r7, #23]
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	d002      	beq.n	4007ec <mxt_init_device+0x58>
		return (status_code_t)status;
  4007e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
  4007ea:	e020      	b.n	40082e <mxt_init_device+0x9a>
	}

	/* Fix possible endian issues between protocol and cpu */
	mxt_info_le_to_cpu(device);
  4007ec:	68f8      	ldr	r0, [r7, #12]
  4007ee:	4b14      	ldr	r3, [pc, #80]	; (400840 <mxt_init_device+0xac>)
  4007f0:	4798      	blx	r3

	/* Create map of the report ID's and put it into mxt_device struct */
	status = mxt_create_report_id_map(device);
  4007f2:	68f8      	ldr	r0, [r7, #12]
  4007f4:	4b13      	ldr	r3, [pc, #76]	; (400844 <mxt_init_device+0xb0>)
  4007f6:	4798      	blx	r3
  4007f8:	4603      	mov	r3, r0
  4007fa:	75fb      	strb	r3, [r7, #23]
	if (status != STATUS_OK) {
  4007fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
  400800:	2b00      	cmp	r3, #0
  400802:	d002      	beq.n	40080a <mxt_init_device+0x76>
		return (status_code_t)status;
  400804:	f997 3017 	ldrsb.w	r3, [r7, #23]
  400808:	e011      	b.n	40082e <mxt_init_device+0x9a>
	}

	/* Get the report id offset of the multi touch object*/
	status = mxt_get_report_id_offset(device,
  40080a:	2109      	movs	r1, #9
  40080c:	68f8      	ldr	r0, [r7, #12]
  40080e:	4b0e      	ldr	r3, [pc, #56]	; (400848 <mxt_init_device+0xb4>)
  400810:	4798      	blx	r3
  400812:	4603      	mov	r3, r0
  400814:	75fb      	strb	r3, [r7, #23]
			MXT_TOUCH_MULTITOUCHSCREEN_T9);
	if (status == -1) {
  400816:	f997 3017 	ldrsb.w	r3, [r7, #23]
  40081a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40081e:	d102      	bne.n	400826 <mxt_init_device+0x92>
		return ERR_BAD_DATA;
  400820:	f06f 0303 	mvn.w	r3, #3
  400824:	e003      	b.n	40082e <mxt_init_device+0x9a>
	}

	device->multitouch_report_offset = status;
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	7dfa      	ldrb	r2, [r7, #23]
  40082a:	771a      	strb	r2, [r3, #28]

	return STATUS_OK;
  40082c:	2300      	movs	r3, #0
}
  40082e:	4618      	mov	r0, r3
  400830:	3718      	adds	r7, #24
  400832:	46bd      	mov	sp, r7
  400834:	bd80      	pop	{r7, pc}
  400836:	bf00      	nop
  400838:	00400365 	.word	0x00400365
  40083c:	00400645 	.word	0x00400645
  400840:	0040073d 	.word	0x0040073d
  400844:	004003ad 	.word	0x004003ad
  400848:	004006e9 	.word	0x004006e9

0040084c <mxt_get_object_address>:
 * \param instance Object instance
 * \return Object memory address on maXTouch device. 0 if object not found
 */
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
  40084c:	b480      	push	{r7}
  40084e:	b085      	sub	sp, #20
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
  400854:	460b      	mov	r3, r1
  400856:	70fb      	strb	r3, [r7, #3]
  400858:	4613      	mov	r3, r2
  40085a:	70bb      	strb	r3, [r7, #2]
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40085c:	2300      	movs	r3, #0
  40085e:	73fb      	strb	r3, [r7, #15]
  400860:	e01a      	b.n	400898 <mxt_get_object_address+0x4c>
		if (object_id == device->object_list[i].type) {
  400862:	687b      	ldr	r3, [r7, #4]
  400864:	6859      	ldr	r1, [r3, #4]
  400866:	7bfa      	ldrb	r2, [r7, #15]
  400868:	4613      	mov	r3, r2
  40086a:	005b      	lsls	r3, r3, #1
  40086c:	4413      	add	r3, r2
  40086e:	005b      	lsls	r3, r3, #1
  400870:	440b      	add	r3, r1
  400872:	781b      	ldrb	r3, [r3, #0]
  400874:	78fa      	ldrb	r2, [r7, #3]
  400876:	429a      	cmp	r2, r3
  400878:	d10b      	bne.n	400892 <mxt_get_object_address+0x46>
			return device->object_list[i].start_address;
  40087a:	687b      	ldr	r3, [r7, #4]
  40087c:	6859      	ldr	r1, [r3, #4]
  40087e:	7bfa      	ldrb	r2, [r7, #15]
  400880:	4613      	mov	r3, r2
  400882:	005b      	lsls	r3, r3, #1
  400884:	4413      	add	r3, r2
  400886:	005b      	lsls	r3, r3, #1
  400888:	440b      	add	r3, r1
  40088a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
  40088e:	b29b      	uxth	r3, r3
  400890:	e009      	b.n	4008a6 <mxt_get_object_address+0x5a>
	for (i = 0; i < device->info_object->obj_count; i++) {
  400892:	7bfb      	ldrb	r3, [r7, #15]
  400894:	3301      	adds	r3, #1
  400896:	73fb      	strb	r3, [r7, #15]
  400898:	687b      	ldr	r3, [r7, #4]
  40089a:	681b      	ldr	r3, [r3, #0]
  40089c:	799b      	ldrb	r3, [r3, #6]
  40089e:	7bfa      	ldrb	r2, [r7, #15]
  4008a0:	429a      	cmp	r2, r3
  4008a2:	d3de      	bcc.n	400862 <mxt_get_object_address+0x16>
		}
	}

	return 0;
  4008a4:	2300      	movs	r3, #0
}
  4008a6:	4618      	mov	r0, r3
  4008a8:	3714      	adds	r7, #20
  4008aa:	46bd      	mov	sp, r7
  4008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b0:	4770      	bx	lr
	...

004008b4 <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4008b4:	b580      	push	{r7, lr}
  4008b6:	b08a      	sub	sp, #40	; 0x28
  4008b8:	af00      	add	r7, sp, #0
  4008ba:	60f8      	str	r0, [r7, #12]
  4008bc:	460b      	mov	r3, r1
  4008be:	607a      	str	r2, [r7, #4]
  4008c0:	817b      	strh	r3, [r7, #10]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4008c2:	f107 0314 	add.w	r3, r7, #20
  4008c6:	2200      	movs	r2, #0
  4008c8:	601a      	str	r2, [r3, #0]
  4008ca:	605a      	str	r2, [r3, #4]
  4008cc:	609a      	str	r2, [r3, #8]
  4008ce:	60da      	str	r2, [r3, #12]
  4008d0:	611a      	str	r2, [r3, #16]
  4008d2:	897b      	ldrh	r3, [r7, #10]
  4008d4:	b2db      	uxtb	r3, r3
  4008d6:	753b      	strb	r3, [r7, #20]
  4008d8:	897b      	ldrh	r3, [r7, #10]
  4008da:	0a1b      	lsrs	r3, r3, #8
  4008dc:	b29b      	uxth	r3, r3
  4008de:	b2db      	uxtb	r3, r3
  4008e0:	757b      	strb	r3, [r7, #21]
  4008e2:	2302      	movs	r3, #2
  4008e4:	61bb      	str	r3, [r7, #24]
  4008e6:	687b      	ldr	r3, [r7, #4]
  4008e8:	61fb      	str	r3, [r7, #28]
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4008ea:	897b      	ldrh	r3, [r7, #10]
  4008ec:	4619      	mov	r1, r3
  4008ee:	68f8      	ldr	r0, [r7, #12]
  4008f0:	4b0d      	ldr	r3, [pc, #52]	; (400928 <mxt_write_config_object+0x74>)
  4008f2:	4798      	blx	r3
  4008f4:	4603      	mov	r3, r0
	twihs_package_t packet = {
  4008f6:	623b      	str	r3, [r7, #32]
		.chip         = device->mxt_chip_adr,
  4008f8:	68fb      	ldr	r3, [r7, #12]
  4008fa:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  4008fc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400900:	68fb      	ldr	r3, [r7, #12]
  400902:	689b      	ldr	r3, [r3, #8]
  400904:	f107 0214 	add.w	r2, r7, #20
  400908:	4611      	mov	r1, r2
  40090a:	4618      	mov	r0, r3
  40090c:	4b07      	ldr	r3, [pc, #28]	; (40092c <mxt_write_config_object+0x78>)
  40090e:	4798      	blx	r3
  400910:	4603      	mov	r3, r0
  400912:	2b00      	cmp	r3, #0
  400914:	d002      	beq.n	40091c <mxt_write_config_object+0x68>
		return ERR_IO_ERROR;
  400916:	f04f 33ff 	mov.w	r3, #4294967295
  40091a:	e000      	b.n	40091e <mxt_write_config_object+0x6a>
	} else {
		return STATUS_OK;
  40091c:	2300      	movs	r3, #0
	}

}
  40091e:	4618      	mov	r0, r3
  400920:	3728      	adds	r7, #40	; 0x28
  400922:	46bd      	mov	sp, r7
  400924:	bd80      	pop	{r7, pc}
  400926:	bf00      	nop
  400928:	00400681 	.word	0x00400681
  40092c:	00403249 	.word	0x00403249

00400930 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400930:	b580      	push	{r7, lr}
  400932:	b088      	sub	sp, #32
  400934:	af00      	add	r7, sp, #0
  400936:	6078      	str	r0, [r7, #4]
  400938:	460b      	mov	r3, r1
  40093a:	807b      	strh	r3, [r7, #2]
  40093c:	4613      	mov	r3, r2
  40093e:	707b      	strb	r3, [r7, #1]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400940:	f107 030c 	add.w	r3, r7, #12
  400944:	2200      	movs	r2, #0
  400946:	601a      	str	r2, [r3, #0]
  400948:	605a      	str	r2, [r3, #4]
  40094a:	609a      	str	r2, [r3, #8]
  40094c:	60da      	str	r2, [r3, #12]
  40094e:	611a      	str	r2, [r3, #16]
  400950:	887b      	ldrh	r3, [r7, #2]
  400952:	b2db      	uxtb	r3, r3
  400954:	733b      	strb	r3, [r7, #12]
  400956:	887b      	ldrh	r3, [r7, #2]
  400958:	0a1b      	lsrs	r3, r3, #8
  40095a:	b29b      	uxth	r3, r3
  40095c:	b2db      	uxtb	r3, r3
  40095e:	737b      	strb	r3, [r7, #13]
  400960:	2302      	movs	r3, #2
  400962:	613b      	str	r3, [r7, #16]
  400964:	1c7b      	adds	r3, r7, #1
  400966:	617b      	str	r3, [r7, #20]
  400968:	2301      	movs	r3, #1
  40096a:	61bb      	str	r3, [r7, #24]
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
  40096c:	687b      	ldr	r3, [r7, #4]
  40096e:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  400970:	773b      	strb	r3, [r7, #28]
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400972:	687b      	ldr	r3, [r7, #4]
  400974:	689b      	ldr	r3, [r3, #8]
  400976:	f107 020c 	add.w	r2, r7, #12
  40097a:	4611      	mov	r1, r2
  40097c:	4618      	mov	r0, r3
  40097e:	4b06      	ldr	r3, [pc, #24]	; (400998 <mxt_write_config_reg+0x68>)
  400980:	4798      	blx	r3
  400982:	4603      	mov	r3, r0
  400984:	2b00      	cmp	r3, #0
  400986:	d002      	beq.n	40098e <mxt_write_config_reg+0x5e>
		return ERR_IO_ERROR;
  400988:	f04f 33ff 	mov.w	r3, #4294967295
  40098c:	e000      	b.n	400990 <mxt_write_config_reg+0x60>
	} else {
		return STATUS_OK;
  40098e:	2300      	movs	r3, #0
	}
}
  400990:	4618      	mov	r0, r3
  400992:	3720      	adds	r7, #32
  400994:	46bd      	mov	sp, r7
  400996:	bd80      	pop	{r7, pc}
  400998:	00403249 	.word	0x00403249

0040099c <mxt_is_message_pending>:
 *
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
  40099c:	b580      	push	{r7, lr}
  40099e:	b082      	sub	sp, #8
  4009a0:	af00      	add	r7, sp, #0
  4009a2:	6078      	str	r0, [r7, #4]
	if (ioport_get_pin_level(device->chgpin) == false) {
  4009a4:	687b      	ldr	r3, [r7, #4]
  4009a6:	699b      	ldr	r3, [r3, #24]
  4009a8:	4618      	mov	r0, r3
  4009aa:	4b07      	ldr	r3, [pc, #28]	; (4009c8 <mxt_is_message_pending+0x2c>)
  4009ac:	4798      	blx	r3
  4009ae:	4603      	mov	r3, r0
  4009b0:	f083 0301 	eor.w	r3, r3, #1
  4009b4:	b2db      	uxtb	r3, r3
  4009b6:	2b00      	cmp	r3, #0
  4009b8:	d001      	beq.n	4009be <mxt_is_message_pending+0x22>
		return true;
  4009ba:	2301      	movs	r3, #1
  4009bc:	e000      	b.n	4009c0 <mxt_is_message_pending+0x24>
	} else {
		return false;
  4009be:	2300      	movs	r3, #0
	}
}
  4009c0:	4618      	mov	r0, r3
  4009c2:	3708      	adds	r7, #8
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004001d5 	.word	0x004001d5

004009cc <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  4009cc:	b580      	push	{r7, lr}
  4009ce:	b088      	sub	sp, #32
  4009d0:	af00      	add	r7, sp, #0
  4009d2:	6078      	str	r0, [r7, #4]
  4009d4:	6039      	str	r1, [r7, #0]
	uint16_t obj_adr = mxt_get_object_address(device,
  4009d6:	2200      	movs	r2, #0
  4009d8:	2105      	movs	r1, #5
  4009da:	6878      	ldr	r0, [r7, #4]
  4009dc:	4b17      	ldr	r3, [pc, #92]	; (400a3c <mxt_read_message+0x70>)
  4009de:	4798      	blx	r3
  4009e0:	4603      	mov	r3, r0
  4009e2:	83fb      	strh	r3, [r7, #30]
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4009e4:	f107 0308 	add.w	r3, r7, #8
  4009e8:	2200      	movs	r2, #0
  4009ea:	601a      	str	r2, [r3, #0]
  4009ec:	605a      	str	r2, [r3, #4]
  4009ee:	609a      	str	r2, [r3, #8]
  4009f0:	60da      	str	r2, [r3, #12]
  4009f2:	611a      	str	r2, [r3, #16]
  4009f4:	8bfb      	ldrh	r3, [r7, #30]
  4009f6:	b2db      	uxtb	r3, r3
  4009f8:	723b      	strb	r3, [r7, #8]
  4009fa:	8bfb      	ldrh	r3, [r7, #30]
  4009fc:	0a1b      	lsrs	r3, r3, #8
  4009fe:	b29b      	uxth	r3, r3
  400a00:	b2db      	uxtb	r3, r3
  400a02:	727b      	strb	r3, [r7, #9]
  400a04:	2302      	movs	r3, #2
  400a06:	60fb      	str	r3, [r7, #12]
  400a08:	683b      	ldr	r3, [r7, #0]
  400a0a:	613b      	str	r3, [r7, #16]
  400a0c:	2309      	movs	r3, #9
  400a0e:	617b      	str	r3, [r7, #20]
		.addr[1]      = (obj_adr >> 8) | 0x80,
#else
		.addr[1]      = obj_adr >> 8,
#endif
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
  400a10:	687b      	ldr	r3, [r7, #4]
  400a12:	7b1b      	ldrb	r3, [r3, #12]
	twihs_package_t packet = {
  400a14:	763b      	strb	r3, [r7, #24]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400a16:	687b      	ldr	r3, [r7, #4]
  400a18:	689b      	ldr	r3, [r3, #8]
  400a1a:	f107 0208 	add.w	r2, r7, #8
  400a1e:	4611      	mov	r1, r2
  400a20:	4618      	mov	r0, r3
  400a22:	4b07      	ldr	r3, [pc, #28]	; (400a40 <mxt_read_message+0x74>)
  400a24:	4798      	blx	r3
  400a26:	4603      	mov	r3, r0
  400a28:	2b00      	cmp	r3, #0
  400a2a:	d002      	beq.n	400a32 <mxt_read_message+0x66>
		return ERR_IO_ERROR;
  400a2c:	f04f 33ff 	mov.w	r3, #4294967295
  400a30:	e000      	b.n	400a34 <mxt_read_message+0x68>
	} else {
#ifdef CONF_VALIDATE_MESSAGES
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
  400a32:	2300      	movs	r3, #0
#endif
	}
}
  400a34:	4618      	mov	r0, r3
  400a36:	3720      	adds	r7, #32
  400a38:	46bd      	mov	sp, r7
  400a3a:	bd80      	pop	{r7, pc}
  400a3c:	0040084d 	.word	0x0040084d
  400a40:	00403161 	.word	0x00403161

00400a44 <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  400a44:	b580      	push	{r7, lr}
  400a46:	b086      	sub	sp, #24
  400a48:	af00      	add	r7, sp, #0
  400a4a:	6078      	str	r0, [r7, #4]
  400a4c:	6039      	str	r1, [r7, #0]
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  400a4e:	e042      	b.n	400ad6 <mxt_read_touch_event+0x92>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  400a50:	f107 030c 	add.w	r3, r7, #12
  400a54:	4619      	mov	r1, r3
  400a56:	6878      	ldr	r0, [r7, #4]
  400a58:	4b25      	ldr	r3, [pc, #148]	; (400af0 <mxt_read_touch_event+0xac>)
  400a5a:	4798      	blx	r3
  400a5c:	4603      	mov	r3, r0
  400a5e:	75fb      	strb	r3, [r7, #23]
  400a60:	7dfb      	ldrb	r3, [r7, #23]
  400a62:	2b00      	cmp	r3, #0
  400a64:	d002      	beq.n	400a6c <mxt_read_touch_event+0x28>
			return (status_code_t)status;
  400a66:	f997 3017 	ldrsb.w	r3, [r7, #23]
  400a6a:	e03c      	b.n	400ae6 <mxt_read_touch_event+0xa2>
		}

		obj_type = mxt_get_object_type(device, &message);
  400a6c:	f107 030c 	add.w	r3, r7, #12
  400a70:	4619      	mov	r1, r3
  400a72:	6878      	ldr	r0, [r7, #4]
  400a74:	4b1f      	ldr	r3, [pc, #124]	; (400af4 <mxt_read_touch_event+0xb0>)
  400a76:	4798      	blx	r3
  400a78:	4603      	mov	r3, r0
  400a7a:	75bb      	strb	r3, [r7, #22]

		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  400a7c:	7dbb      	ldrb	r3, [r7, #22]
  400a7e:	2b09      	cmp	r3, #9
  400a80:	d129      	bne.n	400ad6 <mxt_read_touch_event+0x92>
			touch_event->id = (message.reportid -
  400a82:	7b3a      	ldrb	r2, [r7, #12]
					device->multitouch_report_offset);
  400a84:	687b      	ldr	r3, [r7, #4]
  400a86:	f993 301c 	ldrsb.w	r3, [r3, #28]
  400a8a:	b2db      	uxtb	r3, r3
			touch_event->id = (message.reportid -
  400a8c:	1ad3      	subs	r3, r2, r3
  400a8e:	b2da      	uxtb	r2, r3
  400a90:	683b      	ldr	r3, [r7, #0]
  400a92:	701a      	strb	r2, [r3, #0]

			touch_event->status = message.message[0];
  400a94:	7b7a      	ldrb	r2, [r7, #13]
  400a96:	683b      	ldr	r3, [r7, #0]
  400a98:	705a      	strb	r2, [r3, #1]

			touch_event->x = (message.message[1] << 4) |
  400a9a:	7bbb      	ldrb	r3, [r7, #14]
  400a9c:	011b      	lsls	r3, r3, #4
  400a9e:	b21a      	sxth	r2, r3
					((message.message[3] & 0xf0) >> 4);
  400aa0:	7c3b      	ldrb	r3, [r7, #16]
  400aa2:	091b      	lsrs	r3, r3, #4
  400aa4:	b2db      	uxtb	r3, r3
  400aa6:	b21b      	sxth	r3, r3
			touch_event->x = (message.message[1] << 4) |
  400aa8:	4313      	orrs	r3, r2
  400aaa:	b21b      	sxth	r3, r3
  400aac:	b29a      	uxth	r2, r3
  400aae:	683b      	ldr	r3, [r7, #0]
  400ab0:	805a      	strh	r2, [r3, #2]
			touch_event->y = (message.message[2] << 4) |
  400ab2:	7bfb      	ldrb	r3, [r7, #15]
  400ab4:	011b      	lsls	r3, r3, #4
  400ab6:	b21a      	sxth	r2, r3
					(message.message[3] & 0x0f);
  400ab8:	7c3b      	ldrb	r3, [r7, #16]
  400aba:	b21b      	sxth	r3, r3
  400abc:	f003 030f 	and.w	r3, r3, #15
  400ac0:	b21b      	sxth	r3, r3
			touch_event->y = (message.message[2] << 4) |
  400ac2:	4313      	orrs	r3, r2
  400ac4:	b21b      	sxth	r3, r3
  400ac6:	b29a      	uxth	r2, r3
  400ac8:	683b      	ldr	r3, [r7, #0]
  400aca:	809a      	strh	r2, [r3, #4]

			touch_event->size = message.message[4];
  400acc:	7c7a      	ldrb	r2, [r7, #17]
  400ace:	683b      	ldr	r3, [r7, #0]
  400ad0:	719a      	strb	r2, [r3, #6]

			return STATUS_OK;
  400ad2:	2300      	movs	r3, #0
  400ad4:	e007      	b.n	400ae6 <mxt_read_touch_event+0xa2>
	while (mxt_is_message_pending(device)) {
  400ad6:	6878      	ldr	r0, [r7, #4]
  400ad8:	4b07      	ldr	r3, [pc, #28]	; (400af8 <mxt_read_touch_event+0xb4>)
  400ada:	4798      	blx	r3
  400adc:	4603      	mov	r3, r0
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d1b6      	bne.n	400a50 <mxt_read_touch_event+0xc>
		}
	}

	return ERR_BAD_DATA;
  400ae2:	f06f 0303 	mvn.w	r3, #3
}
  400ae6:	4618      	mov	r0, r3
  400ae8:	3718      	adds	r7, #24
  400aea:	46bd      	mov	sp, r7
  400aec:	bd80      	pop	{r7, pc}
  400aee:	bf00      	nop
  400af0:	004009cd 	.word	0x004009cd
  400af4:	00400afd 	.word	0x00400afd
  400af8:	0040099d 	.word	0x0040099d

00400afc <mxt_get_object_type>:
 * \param *message Message buffer
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400afc:	b480      	push	{r7}
  400afe:	b083      	sub	sp, #12
  400b00:	af00      	add	r7, sp, #0
  400b02:	6078      	str	r0, [r7, #4]
  400b04:	6039      	str	r1, [r7, #0]
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  400b06:	687b      	ldr	r3, [r7, #4]
  400b08:	695a      	ldr	r2, [r3, #20]
  400b0a:	683b      	ldr	r3, [r7, #0]
  400b0c:	781b      	ldrb	r3, [r3, #0]
  400b0e:	005b      	lsls	r3, r3, #1
  400b10:	4413      	add	r3, r2
  400b12:	781b      	ldrb	r3, [r3, #0]
}
  400b14:	4618      	mov	r0, r3
  400b16:	370c      	adds	r7, #12
  400b18:	46bd      	mov	sp, r7
  400b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b1e:	4770      	bx	lr

00400b20 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400b20:	b580      	push	{r7, lr}
  400b22:	b082      	sub	sp, #8
  400b24:	af00      	add	r7, sp, #0
  400b26:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b28:	687b      	ldr	r3, [r7, #4]
  400b2a:	2b07      	cmp	r3, #7
  400b2c:	d831      	bhi.n	400b92 <osc_enable+0x72>
  400b2e:	a201      	add	r2, pc, #4	; (adr r2, 400b34 <osc_enable+0x14>)
  400b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b34:	00400b91 	.word	0x00400b91
  400b38:	00400b55 	.word	0x00400b55
  400b3c:	00400b5d 	.word	0x00400b5d
  400b40:	00400b65 	.word	0x00400b65
  400b44:	00400b6d 	.word	0x00400b6d
  400b48:	00400b75 	.word	0x00400b75
  400b4c:	00400b7d 	.word	0x00400b7d
  400b50:	00400b87 	.word	0x00400b87
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400b54:	2000      	movs	r0, #0
  400b56:	4b11      	ldr	r3, [pc, #68]	; (400b9c <osc_enable+0x7c>)
  400b58:	4798      	blx	r3
		break;
  400b5a:	e01a      	b.n	400b92 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400b5c:	2001      	movs	r0, #1
  400b5e:	4b0f      	ldr	r3, [pc, #60]	; (400b9c <osc_enable+0x7c>)
  400b60:	4798      	blx	r3
		break;
  400b62:	e016      	b.n	400b92 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400b64:	2000      	movs	r0, #0
  400b66:	4b0e      	ldr	r3, [pc, #56]	; (400ba0 <osc_enable+0x80>)
  400b68:	4798      	blx	r3
		break;
  400b6a:	e012      	b.n	400b92 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400b6c:	2010      	movs	r0, #16
  400b6e:	4b0c      	ldr	r3, [pc, #48]	; (400ba0 <osc_enable+0x80>)
  400b70:	4798      	blx	r3
		break;
  400b72:	e00e      	b.n	400b92 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400b74:	2020      	movs	r0, #32
  400b76:	4b0a      	ldr	r3, [pc, #40]	; (400ba0 <osc_enable+0x80>)
  400b78:	4798      	blx	r3
		break;
  400b7a:	e00a      	b.n	400b92 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b7c:	213e      	movs	r1, #62	; 0x3e
  400b7e:	2000      	movs	r0, #0
  400b80:	4b08      	ldr	r3, [pc, #32]	; (400ba4 <osc_enable+0x84>)
  400b82:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400b84:	e005      	b.n	400b92 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400b86:	213e      	movs	r1, #62	; 0x3e
  400b88:	2001      	movs	r0, #1
  400b8a:	4b06      	ldr	r3, [pc, #24]	; (400ba4 <osc_enable+0x84>)
  400b8c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400b8e:	e000      	b.n	400b92 <osc_enable+0x72>
		break;
  400b90:	bf00      	nop
	}
}
  400b92:	bf00      	nop
  400b94:	3708      	adds	r7, #8
  400b96:	46bd      	mov	sp, r7
  400b98:	bd80      	pop	{r7, pc}
  400b9a:	bf00      	nop
  400b9c:	004029a5 	.word	0x004029a5
  400ba0:	00402a11 	.word	0x00402a11
  400ba4:	00402a81 	.word	0x00402a81

00400ba8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400ba8:	b580      	push	{r7, lr}
  400baa:	b082      	sub	sp, #8
  400bac:	af00      	add	r7, sp, #0
  400bae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400bb0:	687b      	ldr	r3, [r7, #4]
  400bb2:	2b07      	cmp	r3, #7
  400bb4:	d826      	bhi.n	400c04 <osc_is_ready+0x5c>
  400bb6:	a201      	add	r2, pc, #4	; (adr r2, 400bbc <osc_is_ready+0x14>)
  400bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400bbc:	00400bdd 	.word	0x00400bdd
  400bc0:	00400be1 	.word	0x00400be1
  400bc4:	00400be1 	.word	0x00400be1
  400bc8:	00400bf3 	.word	0x00400bf3
  400bcc:	00400bf3 	.word	0x00400bf3
  400bd0:	00400bf3 	.word	0x00400bf3
  400bd4:	00400bf3 	.word	0x00400bf3
  400bd8:	00400bf3 	.word	0x00400bf3
	case OSC_SLCK_32K_RC:
		return 1;
  400bdc:	2301      	movs	r3, #1
  400bde:	e012      	b.n	400c06 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400be0:	4b0b      	ldr	r3, [pc, #44]	; (400c10 <osc_is_ready+0x68>)
  400be2:	4798      	blx	r3
  400be4:	4603      	mov	r3, r0
  400be6:	2b00      	cmp	r3, #0
  400be8:	bf14      	ite	ne
  400bea:	2301      	movne	r3, #1
  400bec:	2300      	moveq	r3, #0
  400bee:	b2db      	uxtb	r3, r3
  400bf0:	e009      	b.n	400c06 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400bf2:	4b08      	ldr	r3, [pc, #32]	; (400c14 <osc_is_ready+0x6c>)
  400bf4:	4798      	blx	r3
  400bf6:	4603      	mov	r3, r0
  400bf8:	2b00      	cmp	r3, #0
  400bfa:	bf14      	ite	ne
  400bfc:	2301      	movne	r3, #1
  400bfe:	2300      	moveq	r3, #0
  400c00:	b2db      	uxtb	r3, r3
  400c02:	e000      	b.n	400c06 <osc_is_ready+0x5e>
	}

	return 0;
  400c04:	2300      	movs	r3, #0
}
  400c06:	4618      	mov	r0, r3
  400c08:	3708      	adds	r7, #8
  400c0a:	46bd      	mov	sp, r7
  400c0c:	bd80      	pop	{r7, pc}
  400c0e:	bf00      	nop
  400c10:	004029dd 	.word	0x004029dd
  400c14:	00402af9 	.word	0x00402af9

00400c18 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400c18:	b480      	push	{r7}
  400c1a:	b083      	sub	sp, #12
  400c1c:	af00      	add	r7, sp, #0
  400c1e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c20:	687b      	ldr	r3, [r7, #4]
  400c22:	2b07      	cmp	r3, #7
  400c24:	d825      	bhi.n	400c72 <osc_get_rate+0x5a>
  400c26:	a201      	add	r2, pc, #4	; (adr r2, 400c2c <osc_get_rate+0x14>)
  400c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c2c:	00400c4d 	.word	0x00400c4d
  400c30:	00400c53 	.word	0x00400c53
  400c34:	00400c59 	.word	0x00400c59
  400c38:	00400c5f 	.word	0x00400c5f
  400c3c:	00400c63 	.word	0x00400c63
  400c40:	00400c67 	.word	0x00400c67
  400c44:	00400c6b 	.word	0x00400c6b
  400c48:	00400c6f 	.word	0x00400c6f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400c4c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400c50:	e010      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c56:	e00d      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400c58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c5c:	e00a      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400c5e:	4b08      	ldr	r3, [pc, #32]	; (400c80 <osc_get_rate+0x68>)
  400c60:	e008      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400c62:	4b08      	ldr	r3, [pc, #32]	; (400c84 <osc_get_rate+0x6c>)
  400c64:	e006      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400c66:	4b08      	ldr	r3, [pc, #32]	; (400c88 <osc_get_rate+0x70>)
  400c68:	e004      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400c6a:	4b07      	ldr	r3, [pc, #28]	; (400c88 <osc_get_rate+0x70>)
  400c6c:	e002      	b.n	400c74 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400c6e:	4b06      	ldr	r3, [pc, #24]	; (400c88 <osc_get_rate+0x70>)
  400c70:	e000      	b.n	400c74 <osc_get_rate+0x5c>
	}

	return 0;
  400c72:	2300      	movs	r3, #0
}
  400c74:	4618      	mov	r0, r3
  400c76:	370c      	adds	r7, #12
  400c78:	46bd      	mov	sp, r7
  400c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c7e:	4770      	bx	lr
  400c80:	003d0900 	.word	0x003d0900
  400c84:	007a1200 	.word	0x007a1200
  400c88:	00b71b00 	.word	0x00b71b00

00400c8c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400c8c:	b580      	push	{r7, lr}
  400c8e:	b082      	sub	sp, #8
  400c90:	af00      	add	r7, sp, #0
  400c92:	4603      	mov	r3, r0
  400c94:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400c96:	bf00      	nop
  400c98:	79fb      	ldrb	r3, [r7, #7]
  400c9a:	4618      	mov	r0, r3
  400c9c:	4b05      	ldr	r3, [pc, #20]	; (400cb4 <osc_wait_ready+0x28>)
  400c9e:	4798      	blx	r3
  400ca0:	4603      	mov	r3, r0
  400ca2:	f083 0301 	eor.w	r3, r3, #1
  400ca6:	b2db      	uxtb	r3, r3
  400ca8:	2b00      	cmp	r3, #0
  400caa:	d1f5      	bne.n	400c98 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400cac:	bf00      	nop
  400cae:	3708      	adds	r7, #8
  400cb0:	46bd      	mov	sp, r7
  400cb2:	bd80      	pop	{r7, pc}
  400cb4:	00400ba9 	.word	0x00400ba9

00400cb8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400cb8:	b580      	push	{r7, lr}
  400cba:	b086      	sub	sp, #24
  400cbc:	af00      	add	r7, sp, #0
  400cbe:	60f8      	str	r0, [r7, #12]
  400cc0:	607a      	str	r2, [r7, #4]
  400cc2:	603b      	str	r3, [r7, #0]
  400cc4:	460b      	mov	r3, r1
  400cc6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	2b00      	cmp	r3, #0
  400ccc:	d107      	bne.n	400cde <pll_config_init+0x26>
  400cce:	683b      	ldr	r3, [r7, #0]
  400cd0:	2b00      	cmp	r3, #0
  400cd2:	d104      	bne.n	400cde <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400cd4:	68fb      	ldr	r3, [r7, #12]
  400cd6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400cda:	601a      	str	r2, [r3, #0]
  400cdc:	e019      	b.n	400d12 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400cde:	7afb      	ldrb	r3, [r7, #11]
  400ce0:	4618      	mov	r0, r3
  400ce2:	4b0e      	ldr	r3, [pc, #56]	; (400d1c <pll_config_init+0x64>)
  400ce4:	4798      	blx	r3
  400ce6:	4602      	mov	r2, r0
  400ce8:	687b      	ldr	r3, [r7, #4]
  400cea:	fbb2 f3f3 	udiv	r3, r2, r3
  400cee:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400cf0:	697b      	ldr	r3, [r7, #20]
  400cf2:	683a      	ldr	r2, [r7, #0]
  400cf4:	fb02 f303 	mul.w	r3, r2, r3
  400cf8:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400cfa:	683b      	ldr	r3, [r7, #0]
  400cfc:	3b01      	subs	r3, #1
  400cfe:	041a      	lsls	r2, r3, #16
  400d00:	4b07      	ldr	r3, [pc, #28]	; (400d20 <pll_config_init+0x68>)
  400d02:	4013      	ands	r3, r2
  400d04:	687a      	ldr	r2, [r7, #4]
  400d06:	b2d2      	uxtb	r2, r2
  400d08:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400d0a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400d0e:	68fb      	ldr	r3, [r7, #12]
  400d10:	601a      	str	r2, [r3, #0]
	}
}
  400d12:	bf00      	nop
  400d14:	3718      	adds	r7, #24
  400d16:	46bd      	mov	sp, r7
  400d18:	bd80      	pop	{r7, pc}
  400d1a:	bf00      	nop
  400d1c:	00400c19 	.word	0x00400c19
  400d20:	07ff0000 	.word	0x07ff0000

00400d24 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400d24:	b580      	push	{r7, lr}
  400d26:	b082      	sub	sp, #8
  400d28:	af00      	add	r7, sp, #0
  400d2a:	6078      	str	r0, [r7, #4]
  400d2c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400d2e:	683b      	ldr	r3, [r7, #0]
  400d30:	2b00      	cmp	r3, #0
  400d32:	d108      	bne.n	400d46 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400d34:	4b09      	ldr	r3, [pc, #36]	; (400d5c <pll_enable+0x38>)
  400d36:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d38:	4a09      	ldr	r2, [pc, #36]	; (400d60 <pll_enable+0x3c>)
  400d3a:	687b      	ldr	r3, [r7, #4]
  400d3c:	681b      	ldr	r3, [r3, #0]
  400d3e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400d42:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400d44:	e005      	b.n	400d52 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400d46:	4a06      	ldr	r2, [pc, #24]	; (400d60 <pll_enable+0x3c>)
  400d48:	687b      	ldr	r3, [r7, #4]
  400d4a:	681b      	ldr	r3, [r3, #0]
  400d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400d50:	61d3      	str	r3, [r2, #28]
}
  400d52:	bf00      	nop
  400d54:	3708      	adds	r7, #8
  400d56:	46bd      	mov	sp, r7
  400d58:	bd80      	pop	{r7, pc}
  400d5a:	bf00      	nop
  400d5c:	00402b15 	.word	0x00402b15
  400d60:	400e0600 	.word	0x400e0600

00400d64 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400d64:	b580      	push	{r7, lr}
  400d66:	b082      	sub	sp, #8
  400d68:	af00      	add	r7, sp, #0
  400d6a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400d6c:	687b      	ldr	r3, [r7, #4]
  400d6e:	2b00      	cmp	r3, #0
  400d70:	d103      	bne.n	400d7a <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400d72:	4b05      	ldr	r3, [pc, #20]	; (400d88 <pll_is_locked+0x24>)
  400d74:	4798      	blx	r3
  400d76:	4603      	mov	r3, r0
  400d78:	e002      	b.n	400d80 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400d7a:	4b04      	ldr	r3, [pc, #16]	; (400d8c <pll_is_locked+0x28>)
  400d7c:	4798      	blx	r3
  400d7e:	4603      	mov	r3, r0
	}
}
  400d80:	4618      	mov	r0, r3
  400d82:	3708      	adds	r7, #8
  400d84:	46bd      	mov	sp, r7
  400d86:	bd80      	pop	{r7, pc}
  400d88:	00402b31 	.word	0x00402b31
  400d8c:	00402b4d 	.word	0x00402b4d

00400d90 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400d90:	b580      	push	{r7, lr}
  400d92:	b082      	sub	sp, #8
  400d94:	af00      	add	r7, sp, #0
  400d96:	4603      	mov	r3, r0
  400d98:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400d9a:	79fb      	ldrb	r3, [r7, #7]
  400d9c:	3b03      	subs	r3, #3
  400d9e:	2b04      	cmp	r3, #4
  400da0:	d808      	bhi.n	400db4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400da2:	79fb      	ldrb	r3, [r7, #7]
  400da4:	4618      	mov	r0, r3
  400da6:	4b06      	ldr	r3, [pc, #24]	; (400dc0 <pll_enable_source+0x30>)
  400da8:	4798      	blx	r3
		osc_wait_ready(e_src);
  400daa:	79fb      	ldrb	r3, [r7, #7]
  400dac:	4618      	mov	r0, r3
  400dae:	4b05      	ldr	r3, [pc, #20]	; (400dc4 <pll_enable_source+0x34>)
  400db0:	4798      	blx	r3
		break;
  400db2:	e000      	b.n	400db6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400db4:	bf00      	nop
	}
}
  400db6:	bf00      	nop
  400db8:	3708      	adds	r7, #8
  400dba:	46bd      	mov	sp, r7
  400dbc:	bd80      	pop	{r7, pc}
  400dbe:	bf00      	nop
  400dc0:	00400b21 	.word	0x00400b21
  400dc4:	00400c8d 	.word	0x00400c8d

00400dc8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400dc8:	b580      	push	{r7, lr}
  400dca:	b082      	sub	sp, #8
  400dcc:	af00      	add	r7, sp, #0
  400dce:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400dd0:	bf00      	nop
  400dd2:	6878      	ldr	r0, [r7, #4]
  400dd4:	4b04      	ldr	r3, [pc, #16]	; (400de8 <pll_wait_for_lock+0x20>)
  400dd6:	4798      	blx	r3
  400dd8:	4603      	mov	r3, r0
  400dda:	2b00      	cmp	r3, #0
  400ddc:	d0f9      	beq.n	400dd2 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400dde:	2300      	movs	r3, #0
}
  400de0:	4618      	mov	r0, r3
  400de2:	3708      	adds	r7, #8
  400de4:	46bd      	mov	sp, r7
  400de6:	bd80      	pop	{r7, pc}
  400de8:	00400d65 	.word	0x00400d65

00400dec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400dec:	b580      	push	{r7, lr}
  400dee:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400df0:	2006      	movs	r0, #6
  400df2:	4b05      	ldr	r3, [pc, #20]	; (400e08 <sysclk_get_main_hz+0x1c>)
  400df4:	4798      	blx	r3
  400df6:	4602      	mov	r2, r0
  400df8:	4613      	mov	r3, r2
  400dfa:	009b      	lsls	r3, r3, #2
  400dfc:	4413      	add	r3, r2
  400dfe:	009a      	lsls	r2, r3, #2
  400e00:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400e02:	4618      	mov	r0, r3
  400e04:	bd80      	pop	{r7, pc}
  400e06:	bf00      	nop
  400e08:	00400c19 	.word	0x00400c19

00400e0c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400e0c:	b580      	push	{r7, lr}
  400e0e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400e10:	4b02      	ldr	r3, [pc, #8]	; (400e1c <sysclk_get_cpu_hz+0x10>)
  400e12:	4798      	blx	r3
  400e14:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400e16:	4618      	mov	r0, r3
  400e18:	bd80      	pop	{r7, pc}
  400e1a:	bf00      	nop
  400e1c:	00400ded 	.word	0x00400ded

00400e20 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e20:	b590      	push	{r4, r7, lr}
  400e22:	b083      	sub	sp, #12
  400e24:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e26:	4813      	ldr	r0, [pc, #76]	; (400e74 <sysclk_init+0x54>)
  400e28:	4b13      	ldr	r3, [pc, #76]	; (400e78 <sysclk_init+0x58>)
  400e2a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400e2c:	2006      	movs	r0, #6
  400e2e:	4b13      	ldr	r3, [pc, #76]	; (400e7c <sysclk_init+0x5c>)
  400e30:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400e32:	1d38      	adds	r0, r7, #4
  400e34:	2319      	movs	r3, #25
  400e36:	2201      	movs	r2, #1
  400e38:	2106      	movs	r1, #6
  400e3a:	4c11      	ldr	r4, [pc, #68]	; (400e80 <sysclk_init+0x60>)
  400e3c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400e3e:	1d3b      	adds	r3, r7, #4
  400e40:	2100      	movs	r1, #0
  400e42:	4618      	mov	r0, r3
  400e44:	4b0f      	ldr	r3, [pc, #60]	; (400e84 <sysclk_init+0x64>)
  400e46:	4798      	blx	r3
		pll_wait_for_lock(0);
  400e48:	2000      	movs	r0, #0
  400e4a:	4b0f      	ldr	r3, [pc, #60]	; (400e88 <sysclk_init+0x68>)
  400e4c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400e4e:	2002      	movs	r0, #2
  400e50:	4b0e      	ldr	r3, [pc, #56]	; (400e8c <sysclk_init+0x6c>)
  400e52:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400e54:	2000      	movs	r0, #0
  400e56:	4b0e      	ldr	r3, [pc, #56]	; (400e90 <sysclk_init+0x70>)
  400e58:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400e5a:	4b0e      	ldr	r3, [pc, #56]	; (400e94 <sysclk_init+0x74>)
  400e5c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400e5e:	4b0e      	ldr	r3, [pc, #56]	; (400e98 <sysclk_init+0x78>)
  400e60:	4798      	blx	r3
  400e62:	4603      	mov	r3, r0
  400e64:	4618      	mov	r0, r3
  400e66:	4b04      	ldr	r3, [pc, #16]	; (400e78 <sysclk_init+0x58>)
  400e68:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400e6a:	bf00      	nop
  400e6c:	370c      	adds	r7, #12
  400e6e:	46bd      	mov	sp, r7
  400e70:	bd90      	pop	{r4, r7, pc}
  400e72:	bf00      	nop
  400e74:	07270e00 	.word	0x07270e00
  400e78:	00403931 	.word	0x00403931
  400e7c:	00400d91 	.word	0x00400d91
  400e80:	00400cb9 	.word	0x00400cb9
  400e84:	00400d25 	.word	0x00400d25
  400e88:	00400dc9 	.word	0x00400dc9
  400e8c:	004028a5 	.word	0x004028a5
  400e90:	00402921 	.word	0x00402921
  400e94:	004037c9 	.word	0x004037c9
  400e98:	00400e0d 	.word	0x00400e0d

00400e9c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400e9c:	b580      	push	{r7, lr}
  400e9e:	b082      	sub	sp, #8
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	6078      	str	r0, [r7, #4]
  400ea4:	460b      	mov	r3, r1
  400ea6:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ea8:	687b      	ldr	r3, [r7, #4]
  400eaa:	4a36      	ldr	r2, [pc, #216]	; (400f84 <usart_serial_putchar+0xe8>)
  400eac:	4293      	cmp	r3, r2
  400eae:	d10a      	bne.n	400ec6 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eb0:	bf00      	nop
  400eb2:	78fb      	ldrb	r3, [r7, #3]
  400eb4:	4619      	mov	r1, r3
  400eb6:	6878      	ldr	r0, [r7, #4]
  400eb8:	4b33      	ldr	r3, [pc, #204]	; (400f88 <usart_serial_putchar+0xec>)
  400eba:	4798      	blx	r3
  400ebc:	4603      	mov	r3, r0
  400ebe:	2b00      	cmp	r3, #0
  400ec0:	d1f7      	bne.n	400eb2 <usart_serial_putchar+0x16>
		return 1;
  400ec2:	2301      	movs	r3, #1
  400ec4:	e05a      	b.n	400f7c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400ec6:	687b      	ldr	r3, [r7, #4]
  400ec8:	4a30      	ldr	r2, [pc, #192]	; (400f8c <usart_serial_putchar+0xf0>)
  400eca:	4293      	cmp	r3, r2
  400ecc:	d10a      	bne.n	400ee4 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ece:	bf00      	nop
  400ed0:	78fb      	ldrb	r3, [r7, #3]
  400ed2:	4619      	mov	r1, r3
  400ed4:	6878      	ldr	r0, [r7, #4]
  400ed6:	4b2c      	ldr	r3, [pc, #176]	; (400f88 <usart_serial_putchar+0xec>)
  400ed8:	4798      	blx	r3
  400eda:	4603      	mov	r3, r0
  400edc:	2b00      	cmp	r3, #0
  400ede:	d1f7      	bne.n	400ed0 <usart_serial_putchar+0x34>
		return 1;
  400ee0:	2301      	movs	r3, #1
  400ee2:	e04b      	b.n	400f7c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400ee4:	687b      	ldr	r3, [r7, #4]
  400ee6:	4a2a      	ldr	r2, [pc, #168]	; (400f90 <usart_serial_putchar+0xf4>)
  400ee8:	4293      	cmp	r3, r2
  400eea:	d10a      	bne.n	400f02 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  400eec:	bf00      	nop
  400eee:	78fb      	ldrb	r3, [r7, #3]
  400ef0:	4619      	mov	r1, r3
  400ef2:	6878      	ldr	r0, [r7, #4]
  400ef4:	4b24      	ldr	r3, [pc, #144]	; (400f88 <usart_serial_putchar+0xec>)
  400ef6:	4798      	blx	r3
  400ef8:	4603      	mov	r3, r0
  400efa:	2b00      	cmp	r3, #0
  400efc:	d1f7      	bne.n	400eee <usart_serial_putchar+0x52>
		return 1;
  400efe:	2301      	movs	r3, #1
  400f00:	e03c      	b.n	400f7c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400f02:	687b      	ldr	r3, [r7, #4]
  400f04:	4a23      	ldr	r2, [pc, #140]	; (400f94 <usart_serial_putchar+0xf8>)
  400f06:	4293      	cmp	r3, r2
  400f08:	d10a      	bne.n	400f20 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  400f0a:	bf00      	nop
  400f0c:	78fb      	ldrb	r3, [r7, #3]
  400f0e:	4619      	mov	r1, r3
  400f10:	6878      	ldr	r0, [r7, #4]
  400f12:	4b1d      	ldr	r3, [pc, #116]	; (400f88 <usart_serial_putchar+0xec>)
  400f14:	4798      	blx	r3
  400f16:	4603      	mov	r3, r0
  400f18:	2b00      	cmp	r3, #0
  400f1a:	d1f7      	bne.n	400f0c <usart_serial_putchar+0x70>
		return 1;
  400f1c:	2301      	movs	r3, #1
  400f1e:	e02d      	b.n	400f7c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400f20:	687b      	ldr	r3, [r7, #4]
  400f22:	4a1d      	ldr	r2, [pc, #116]	; (400f98 <usart_serial_putchar+0xfc>)
  400f24:	4293      	cmp	r3, r2
  400f26:	d10a      	bne.n	400f3e <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  400f28:	bf00      	nop
  400f2a:	78fb      	ldrb	r3, [r7, #3]
  400f2c:	4619      	mov	r1, r3
  400f2e:	6878      	ldr	r0, [r7, #4]
  400f30:	4b1a      	ldr	r3, [pc, #104]	; (400f9c <usart_serial_putchar+0x100>)
  400f32:	4798      	blx	r3
  400f34:	4603      	mov	r3, r0
  400f36:	2b00      	cmp	r3, #0
  400f38:	d1f7      	bne.n	400f2a <usart_serial_putchar+0x8e>
		return 1;
  400f3a:	2301      	movs	r3, #1
  400f3c:	e01e      	b.n	400f7c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400f3e:	687b      	ldr	r3, [r7, #4]
  400f40:	4a17      	ldr	r2, [pc, #92]	; (400fa0 <usart_serial_putchar+0x104>)
  400f42:	4293      	cmp	r3, r2
  400f44:	d10a      	bne.n	400f5c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  400f46:	bf00      	nop
  400f48:	78fb      	ldrb	r3, [r7, #3]
  400f4a:	4619      	mov	r1, r3
  400f4c:	6878      	ldr	r0, [r7, #4]
  400f4e:	4b13      	ldr	r3, [pc, #76]	; (400f9c <usart_serial_putchar+0x100>)
  400f50:	4798      	blx	r3
  400f52:	4603      	mov	r3, r0
  400f54:	2b00      	cmp	r3, #0
  400f56:	d1f7      	bne.n	400f48 <usart_serial_putchar+0xac>
		return 1;
  400f58:	2301      	movs	r3, #1
  400f5a:	e00f      	b.n	400f7c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400f5c:	687b      	ldr	r3, [r7, #4]
  400f5e:	4a11      	ldr	r2, [pc, #68]	; (400fa4 <usart_serial_putchar+0x108>)
  400f60:	4293      	cmp	r3, r2
  400f62:	d10a      	bne.n	400f7a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400f64:	bf00      	nop
  400f66:	78fb      	ldrb	r3, [r7, #3]
  400f68:	4619      	mov	r1, r3
  400f6a:	6878      	ldr	r0, [r7, #4]
  400f6c:	4b0b      	ldr	r3, [pc, #44]	; (400f9c <usart_serial_putchar+0x100>)
  400f6e:	4798      	blx	r3
  400f70:	4603      	mov	r3, r0
  400f72:	2b00      	cmp	r3, #0
  400f74:	d1f7      	bne.n	400f66 <usart_serial_putchar+0xca>
		return 1;
  400f76:	2301      	movs	r3, #1
  400f78:	e000      	b.n	400f7c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400f7a:	2300      	movs	r3, #0
}
  400f7c:	4618      	mov	r0, r3
  400f7e:	3708      	adds	r7, #8
  400f80:	46bd      	mov	sp, r7
  400f82:	bd80      	pop	{r7, pc}
  400f84:	400e0800 	.word	0x400e0800
  400f88:	0040339b 	.word	0x0040339b
  400f8c:	400e0a00 	.word	0x400e0a00
  400f90:	400e1a00 	.word	0x400e1a00
  400f94:	400e1c00 	.word	0x400e1c00
  400f98:	40024000 	.word	0x40024000
  400f9c:	00403601 	.word	0x00403601
  400fa0:	40028000 	.word	0x40028000
  400fa4:	4002c000 	.word	0x4002c000

00400fa8 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
  400fa8:	b580      	push	{r7, lr}
  400faa:	b084      	sub	sp, #16
  400fac:	af00      	add	r7, sp, #0
  400fae:	60f8      	str	r0, [r7, #12]
  400fb0:	60b9      	str	r1, [r7, #8]
  400fb2:	607a      	str	r2, [r7, #4]
	while (len) {
  400fb4:	e00b      	b.n	400fce <usart_serial_write_packet+0x26>
		usart_serial_putchar(usart, *data);
  400fb6:	68bb      	ldr	r3, [r7, #8]
  400fb8:	781b      	ldrb	r3, [r3, #0]
  400fba:	4619      	mov	r1, r3
  400fbc:	68f8      	ldr	r0, [r7, #12]
  400fbe:	4b08      	ldr	r3, [pc, #32]	; (400fe0 <usart_serial_write_packet+0x38>)
  400fc0:	4798      	blx	r3
		len--;
  400fc2:	687b      	ldr	r3, [r7, #4]
  400fc4:	3b01      	subs	r3, #1
  400fc6:	607b      	str	r3, [r7, #4]
		data++;
  400fc8:	68bb      	ldr	r3, [r7, #8]
  400fca:	3301      	adds	r3, #1
  400fcc:	60bb      	str	r3, [r7, #8]
	while (len) {
  400fce:	687b      	ldr	r3, [r7, #4]
  400fd0:	2b00      	cmp	r3, #0
  400fd2:	d1f0      	bne.n	400fb6 <usart_serial_write_packet+0xe>
	}
	return STATUS_OK;
  400fd4:	2300      	movs	r3, #0
}
  400fd6:	4618      	mov	r0, r3
  400fd8:	3710      	adds	r7, #16
  400fda:	46bd      	mov	sp, r7
  400fdc:	bd80      	pop	{r7, pc}
  400fde:	bf00      	nop
  400fe0:	00400e9d 	.word	0x00400e9d

00400fe4 <osc_get_rate>:
{
  400fe4:	b480      	push	{r7}
  400fe6:	b083      	sub	sp, #12
  400fe8:	af00      	add	r7, sp, #0
  400fea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	2b07      	cmp	r3, #7
  400ff0:	d825      	bhi.n	40103e <osc_get_rate+0x5a>
  400ff2:	a201      	add	r2, pc, #4	; (adr r2, 400ff8 <osc_get_rate+0x14>)
  400ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ff8:	00401019 	.word	0x00401019
  400ffc:	0040101f 	.word	0x0040101f
  401000:	00401025 	.word	0x00401025
  401004:	0040102b 	.word	0x0040102b
  401008:	0040102f 	.word	0x0040102f
  40100c:	00401033 	.word	0x00401033
  401010:	00401037 	.word	0x00401037
  401014:	0040103b 	.word	0x0040103b
		return OSC_SLCK_32K_RC_HZ;
  401018:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40101c:	e010      	b.n	401040 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40101e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401022:	e00d      	b.n	401040 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401024:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401028:	e00a      	b.n	401040 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40102a:	4b08      	ldr	r3, [pc, #32]	; (40104c <osc_get_rate+0x68>)
  40102c:	e008      	b.n	401040 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40102e:	4b08      	ldr	r3, [pc, #32]	; (401050 <osc_get_rate+0x6c>)
  401030:	e006      	b.n	401040 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401032:	4b08      	ldr	r3, [pc, #32]	; (401054 <osc_get_rate+0x70>)
  401034:	e004      	b.n	401040 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401036:	4b07      	ldr	r3, [pc, #28]	; (401054 <osc_get_rate+0x70>)
  401038:	e002      	b.n	401040 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40103a:	4b06      	ldr	r3, [pc, #24]	; (401054 <osc_get_rate+0x70>)
  40103c:	e000      	b.n	401040 <osc_get_rate+0x5c>
	return 0;
  40103e:	2300      	movs	r3, #0
}
  401040:	4618      	mov	r0, r3
  401042:	370c      	adds	r7, #12
  401044:	46bd      	mov	sp, r7
  401046:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104a:	4770      	bx	lr
  40104c:	003d0900 	.word	0x003d0900
  401050:	007a1200 	.word	0x007a1200
  401054:	00b71b00 	.word	0x00b71b00

00401058 <sysclk_get_main_hz>:
{
  401058:	b580      	push	{r7, lr}
  40105a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40105c:	2006      	movs	r0, #6
  40105e:	4b05      	ldr	r3, [pc, #20]	; (401074 <sysclk_get_main_hz+0x1c>)
  401060:	4798      	blx	r3
  401062:	4602      	mov	r2, r0
  401064:	4613      	mov	r3, r2
  401066:	009b      	lsls	r3, r3, #2
  401068:	4413      	add	r3, r2
  40106a:	009a      	lsls	r2, r3, #2
  40106c:	4413      	add	r3, r2
}
  40106e:	4618      	mov	r0, r3
  401070:	bd80      	pop	{r7, pc}
  401072:	bf00      	nop
  401074:	00400fe5 	.word	0x00400fe5

00401078 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401078:	b580      	push	{r7, lr}
  40107a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40107c:	4b02      	ldr	r3, [pc, #8]	; (401088 <sysclk_get_peripheral_hz+0x10>)
  40107e:	4798      	blx	r3
  401080:	4603      	mov	r3, r0
  401082:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401084:	4618      	mov	r0, r3
  401086:	bd80      	pop	{r7, pc}
  401088:	00401059 	.word	0x00401059

0040108c <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  40108c:	b480      	push	{r7}
  40108e:	b083      	sub	sp, #12
  401090:	af00      	add	r7, sp, #0
  401092:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	2280      	movs	r2, #128	; 0x80
  401098:	601a      	str	r2, [r3, #0]
}
  40109a:	bf00      	nop
  40109c:	370c      	adds	r7, #12
  40109e:	46bd      	mov	sp, r7
  4010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a4:	4770      	bx	lr

004010a6 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4010a6:	b480      	push	{r7}
  4010a8:	b083      	sub	sp, #12
  4010aa:	af00      	add	r7, sp, #0
  4010ac:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4010ae:	687b      	ldr	r3, [r7, #4]
  4010b0:	685b      	ldr	r3, [r3, #4]
  4010b2:	f043 0201 	orr.w	r2, r3, #1
  4010b6:	687b      	ldr	r3, [r7, #4]
  4010b8:	605a      	str	r2, [r3, #4]
}
  4010ba:	bf00      	nop
  4010bc:	370c      	adds	r7, #12
  4010be:	46bd      	mov	sp, r7
  4010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c4:	4770      	bx	lr

004010c6 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  4010c6:	b480      	push	{r7}
  4010c8:	b083      	sub	sp, #12
  4010ca:	af00      	add	r7, sp, #0
  4010cc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4010ce:	687b      	ldr	r3, [r7, #4]
  4010d0:	685b      	ldr	r3, [r3, #4]
  4010d2:	f023 0202 	bic.w	r2, r3, #2
  4010d6:	687b      	ldr	r3, [r7, #4]
  4010d8:	605a      	str	r2, [r3, #4]
}
  4010da:	bf00      	nop
  4010dc:	370c      	adds	r7, #12
  4010de:	46bd      	mov	sp, r7
  4010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010e4:	4770      	bx	lr

004010e6 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  4010e6:	b480      	push	{r7}
  4010e8:	b083      	sub	sp, #12
  4010ea:	af00      	add	r7, sp, #0
  4010ec:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4010ee:	687b      	ldr	r3, [r7, #4]
  4010f0:	685b      	ldr	r3, [r3, #4]
  4010f2:	f023 0204 	bic.w	r2, r3, #4
  4010f6:	687b      	ldr	r3, [r7, #4]
  4010f8:	605a      	str	r2, [r3, #4]
}
  4010fa:	bf00      	nop
  4010fc:	370c      	adds	r7, #12
  4010fe:	46bd      	mov	sp, r7
  401100:	f85d 7b04 	ldr.w	r7, [sp], #4
  401104:	4770      	bx	lr

00401106 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  401106:	b480      	push	{r7}
  401108:	b083      	sub	sp, #12
  40110a:	af00      	add	r7, sp, #0
  40110c:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40110e:	687b      	ldr	r3, [r7, #4]
  401110:	685b      	ldr	r3, [r3, #4]
  401112:	f003 0304 	and.w	r3, r3, #4
  401116:	2b00      	cmp	r3, #0
  401118:	d001      	beq.n	40111e <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  40111a:	2301      	movs	r3, #1
  40111c:	e000      	b.n	401120 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  40111e:	2300      	movs	r3, #0
	}
}
  401120:	4618      	mov	r0, r3
  401122:	370c      	adds	r7, #12
  401124:	46bd      	mov	sp, r7
  401126:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112a:	4770      	bx	lr

0040112c <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  40112c:	b480      	push	{r7}
  40112e:	b083      	sub	sp, #12
  401130:	af00      	add	r7, sp, #0
  401132:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401134:	687b      	ldr	r3, [r7, #4]
  401136:	685b      	ldr	r3, [r3, #4]
  401138:	f043 0210 	orr.w	r2, r3, #16
  40113c:	687b      	ldr	r3, [r7, #4]
  40113e:	605a      	str	r2, [r3, #4]
}
  401140:	bf00      	nop
  401142:	370c      	adds	r7, #12
  401144:	46bd      	mov	sp, r7
  401146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114a:	4770      	bx	lr

0040114c <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401154:	687b      	ldr	r3, [r7, #4]
  401156:	685b      	ldr	r3, [r3, #4]
  401158:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40115c:	687b      	ldr	r3, [r7, #4]
  40115e:	605a      	str	r2, [r3, #4]
}
  401160:	bf00      	nop
  401162:	370c      	adds	r7, #12
  401164:	46bd      	mov	sp, r7
  401166:	f85d 7b04 	ldr.w	r7, [sp], #4
  40116a:	4770      	bx	lr

0040116c <spi_put>:
 * \param p_spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
  40116c:	b480      	push	{r7}
  40116e:	b083      	sub	sp, #12
  401170:	af00      	add	r7, sp, #0
  401172:	6078      	str	r0, [r7, #4]
  401174:	460b      	mov	r3, r1
  401176:	807b      	strh	r3, [r7, #2]
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  401178:	887a      	ldrh	r2, [r7, #2]
  40117a:	687b      	ldr	r3, [r7, #4]
  40117c:	60da      	str	r2, [r3, #12]
}
  40117e:	bf00      	nop
  401180:	370c      	adds	r7, #12
  401182:	46bd      	mov	sp, r7
  401184:	f85d 7b04 	ldr.w	r7, [sp], #4
  401188:	4770      	bx	lr

0040118a <spi_get>:
 * \param p_spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(Spi *p_spi)
{
  40118a:	b480      	push	{r7}
  40118c:	b083      	sub	sp, #12
  40118e:	af00      	add	r7, sp, #0
  401190:	6078      	str	r0, [r7, #4]
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  401192:	687b      	ldr	r3, [r7, #4]
  401194:	689b      	ldr	r3, [r3, #8]
  401196:	b29b      	uxth	r3, r3
}
  401198:	4618      	mov	r0, r3
  40119a:	370c      	adds	r7, #12
  40119c:	46bd      	mov	sp, r7
  40119e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011a2:	4770      	bx	lr

004011a4 <spi_is_tx_ready>:
 *
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
  4011a4:	b480      	push	{r7}
  4011a6:	b083      	sub	sp, #12
  4011a8:	af00      	add	r7, sp, #0
  4011aa:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4011ac:	687b      	ldr	r3, [r7, #4]
  4011ae:	691b      	ldr	r3, [r3, #16]
  4011b0:	f003 0302 	and.w	r3, r3, #2
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d001      	beq.n	4011bc <spi_is_tx_ready+0x18>
		return 1;
  4011b8:	2301      	movs	r3, #1
  4011ba:	e000      	b.n	4011be <spi_is_tx_ready+0x1a>
	} else {
		return 0;
  4011bc:	2300      	movs	r3, #0
	}
}
  4011be:	4618      	mov	r0, r3
  4011c0:	370c      	adds	r7, #12
  4011c2:	46bd      	mov	sp, r7
  4011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011c8:	4770      	bx	lr

004011ca <spi_is_rx_ready>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
  4011ca:	b480      	push	{r7}
  4011cc:	b083      	sub	sp, #12
  4011ce:	af00      	add	r7, sp, #0
  4011d0:	6078      	str	r0, [r7, #4]
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4011d2:	687b      	ldr	r3, [r7, #4]
  4011d4:	691a      	ldr	r2, [r3, #16]
  4011d6:	f240 2301 	movw	r3, #513	; 0x201
  4011da:	4013      	ands	r3, r2
  4011dc:	f240 2201 	movw	r2, #513	; 0x201
  4011e0:	4293      	cmp	r3, r2
  4011e2:	d101      	bne.n	4011e8 <spi_is_rx_ready+0x1e>
			== (SPI_SR_RDRF | SPI_SR_TXEMPTY)) {
		return 1;
  4011e4:	2301      	movs	r3, #1
  4011e6:	e000      	b.n	4011ea <spi_is_rx_ready+0x20>
	} else {
		return 0;
  4011e8:	2300      	movs	r3, #0
	}
}
  4011ea:	4618      	mov	r0, r3
  4011ec:	370c      	adds	r7, #12
  4011ee:	46bd      	mov	sp, r7
  4011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f4:	4770      	bx	lr
	...

004011f8 <spi_write_single>:
 * \param p_spi     Base address of the SPI instance.
 * \param data      Data to write.
 *
 */
static inline void spi_write_single(Spi *p_spi, uint8_t data)
{
  4011f8:	b580      	push	{r7, lr}
  4011fa:	b082      	sub	sp, #8
  4011fc:	af00      	add	r7, sp, #0
  4011fe:	6078      	str	r0, [r7, #4]
  401200:	460b      	mov	r3, r1
  401202:	70fb      	strb	r3, [r7, #3]
	spi_put(p_spi, (uint16_t)data);
  401204:	78fb      	ldrb	r3, [r7, #3]
  401206:	b29b      	uxth	r3, r3
  401208:	4619      	mov	r1, r3
  40120a:	6878      	ldr	r0, [r7, #4]
  40120c:	4b02      	ldr	r3, [pc, #8]	; (401218 <spi_write_single+0x20>)
  40120e:	4798      	blx	r3
}
  401210:	bf00      	nop
  401212:	3708      	adds	r7, #8
  401214:	46bd      	mov	sp, r7
  401216:	bd80      	pop	{r7, pc}
  401218:	0040116d 	.word	0x0040116d

0040121c <spi_read_single>:
 * \param p_spi     Base address of the SPI instance.
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
  40121c:	b580      	push	{r7, lr}
  40121e:	b082      	sub	sp, #8
  401220:	af00      	add	r7, sp, #0
  401222:	6078      	str	r0, [r7, #4]
  401224:	6039      	str	r1, [r7, #0]
	*data = (uint8_t)spi_get(p_spi);
  401226:	6878      	ldr	r0, [r7, #4]
  401228:	4b04      	ldr	r3, [pc, #16]	; (40123c <spi_read_single+0x20>)
  40122a:	4798      	blx	r3
  40122c:	4603      	mov	r3, r0
  40122e:	b2da      	uxtb	r2, r3
  401230:	683b      	ldr	r3, [r7, #0]
  401232:	701a      	strb	r2, [r3, #0]
}
  401234:	bf00      	nop
  401236:	3708      	adds	r7, #8
  401238:	46bd      	mov	sp, r7
  40123a:	bd80      	pop	{r7, pc}
  40123c:	0040118b 	.word	0x0040118b

00401240 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  401240:	b580      	push	{r7, lr}
  401242:	b082      	sub	sp, #8
  401244:	af00      	add	r7, sp, #0
  401246:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  401248:	6878      	ldr	r0, [r7, #4]
  40124a:	4b10      	ldr	r3, [pc, #64]	; (40128c <spi_master_init+0x4c>)
  40124c:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  40124e:	6878      	ldr	r0, [r7, #4]
  401250:	4b0f      	ldr	r3, [pc, #60]	; (401290 <spi_master_init+0x50>)
  401252:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  401254:	6878      	ldr	r0, [r7, #4]
  401256:	4b0f      	ldr	r3, [pc, #60]	; (401294 <spi_master_init+0x54>)
  401258:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  40125a:	6878      	ldr	r0, [r7, #4]
  40125c:	4b0e      	ldr	r3, [pc, #56]	; (401298 <spi_master_init+0x58>)
  40125e:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  401260:	6878      	ldr	r0, [r7, #4]
  401262:	4b0e      	ldr	r3, [pc, #56]	; (40129c <spi_master_init+0x5c>)
  401264:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  401266:	2100      	movs	r1, #0
  401268:	6878      	ldr	r0, [r7, #4]
  40126a:	4b0d      	ldr	r3, [pc, #52]	; (4012a0 <spi_master_init+0x60>)
  40126c:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  40126e:	6878      	ldr	r0, [r7, #4]
  401270:	4b0c      	ldr	r3, [pc, #48]	; (4012a4 <spi_master_init+0x64>)
  401272:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  401274:	6878      	ldr	r0, [r7, #4]
  401276:	4b0c      	ldr	r3, [pc, #48]	; (4012a8 <spi_master_init+0x68>)
  401278:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  40127a:	2100      	movs	r1, #0
  40127c:	6878      	ldr	r0, [r7, #4]
  40127e:	4b0b      	ldr	r3, [pc, #44]	; (4012ac <spi_master_init+0x6c>)
  401280:	4798      	blx	r3
}
  401282:	bf00      	nop
  401284:	3708      	adds	r7, #8
  401286:	46bd      	mov	sp, r7
  401288:	bd80      	pop	{r7, pc}
  40128a:	bf00      	nop
  40128c:	00402be9 	.word	0x00402be9
  401290:	0040108d 	.word	0x0040108d
  401294:	004010a7 	.word	0x004010a7
  401298:	0040112d 	.word	0x0040112d
  40129c:	0040114d 	.word	0x0040114d
  4012a0:	00402c25 	.word	0x00402c25
  4012a4:	004010c7 	.word	0x004010c7
  4012a8:	004010e7 	.word	0x004010e7
  4012ac:	00402c59 	.word	0x00402c59

004012b0 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4012b0:	b590      	push	{r4, r7, lr}
  4012b2:	b087      	sub	sp, #28
  4012b4:	af00      	add	r7, sp, #0
  4012b6:	60f8      	str	r0, [r7, #12]
  4012b8:	60b9      	str	r1, [r7, #8]
  4012ba:	603b      	str	r3, [r7, #0]
  4012bc:	4613      	mov	r3, r2
  4012be:	71fb      	strb	r3, [r7, #7]
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4012c0:	4b20      	ldr	r3, [pc, #128]	; (401344 <spi_master_setup_device+0x94>)
  4012c2:	4798      	blx	r3
  4012c4:	4603      	mov	r3, r0
  4012c6:	4619      	mov	r1, r3
  4012c8:	6838      	ldr	r0, [r7, #0]
  4012ca:	4b1f      	ldr	r3, [pc, #124]	; (401348 <spi_master_setup_device+0x98>)
  4012cc:	4798      	blx	r3
  4012ce:	4603      	mov	r3, r0
  4012d0:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4012d2:	68bb      	ldr	r3, [r7, #8]
  4012d4:	6819      	ldr	r1, [r3, #0]
  4012d6:	2300      	movs	r3, #0
  4012d8:	2200      	movs	r2, #0
  4012da:	68f8      	ldr	r0, [r7, #12]
  4012dc:	4c1b      	ldr	r4, [pc, #108]	; (40134c <spi_master_setup_device+0x9c>)
  4012de:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4012e0:	68bb      	ldr	r3, [r7, #8]
  4012e2:	681b      	ldr	r3, [r3, #0]
  4012e4:	2208      	movs	r2, #8
  4012e6:	4619      	mov	r1, r3
  4012e8:	68f8      	ldr	r0, [r7, #12]
  4012ea:	4b19      	ldr	r3, [pc, #100]	; (401350 <spi_master_setup_device+0xa0>)
  4012ec:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4012ee:	68bb      	ldr	r3, [r7, #8]
  4012f0:	681b      	ldr	r3, [r3, #0]
  4012f2:	8afa      	ldrh	r2, [r7, #22]
  4012f4:	b2d2      	uxtb	r2, r2
  4012f6:	4619      	mov	r1, r3
  4012f8:	68f8      	ldr	r0, [r7, #12]
  4012fa:	4b16      	ldr	r3, [pc, #88]	; (401354 <spi_master_setup_device+0xa4>)
  4012fc:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4012fe:	68bb      	ldr	r3, [r7, #8]
  401300:	681b      	ldr	r3, [r3, #0]
  401302:	2208      	movs	r2, #8
  401304:	4619      	mov	r1, r3
  401306:	68f8      	ldr	r0, [r7, #12]
  401308:	4b13      	ldr	r3, [pc, #76]	; (401358 <spi_master_setup_device+0xa8>)
  40130a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	6819      	ldr	r1, [r3, #0]
  401310:	79fb      	ldrb	r3, [r7, #7]
  401312:	085b      	lsrs	r3, r3, #1
  401314:	b2db      	uxtb	r3, r3
  401316:	461a      	mov	r2, r3
  401318:	68f8      	ldr	r0, [r7, #12]
  40131a:	4b10      	ldr	r3, [pc, #64]	; (40135c <spi_master_setup_device+0xac>)
  40131c:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  40131e:	68bb      	ldr	r3, [r7, #8]
  401320:	6819      	ldr	r1, [r3, #0]
  401322:	79fb      	ldrb	r3, [r7, #7]
  401324:	f003 0301 	and.w	r3, r3, #1
  401328:	2b00      	cmp	r3, #0
  40132a:	bf0c      	ite	eq
  40132c:	2301      	moveq	r3, #1
  40132e:	2300      	movne	r3, #0
  401330:	b2db      	uxtb	r3, r3
  401332:	461a      	mov	r2, r3
  401334:	68f8      	ldr	r0, [r7, #12]
  401336:	4b0a      	ldr	r3, [pc, #40]	; (401360 <spi_master_setup_device+0xb0>)
  401338:	4798      	blx	r3
}
  40133a:	bf00      	nop
  40133c:	371c      	adds	r7, #28
  40133e:	46bd      	mov	sp, r7
  401340:	bd90      	pop	{r4, r7, pc}
  401342:	bf00      	nop
  401344:	00401079 	.word	0x00401079
  401348:	00402e99 	.word	0x00402e99
  40134c:	00402f33 	.word	0x00402f33
  401350:	00402e4f 	.word	0x00402e4f
  401354:	00402ed5 	.word	0x00402ed5
  401358:	00402da9 	.word	0x00402da9
  40135c:	00402d09 	.word	0x00402d09
  401360:	00402d59 	.word	0x00402d59

00401364 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  401364:	b580      	push	{r7, lr}
  401366:	b082      	sub	sp, #8
  401368:	af00      	add	r7, sp, #0
  40136a:	6078      	str	r0, [r7, #4]
  40136c:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  40136e:	6878      	ldr	r0, [r7, #4]
  401370:	4b10      	ldr	r3, [pc, #64]	; (4013b4 <spi_select_device+0x50>)
  401372:	4798      	blx	r3
  401374:	4603      	mov	r3, r0
  401376:	2b00      	cmp	r3, #0
  401378:	d00a      	beq.n	401390 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40137a:	683b      	ldr	r3, [r7, #0]
  40137c:	681b      	ldr	r3, [r3, #0]
  40137e:	2b0f      	cmp	r3, #15
  401380:	d814      	bhi.n	4013ac <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  401382:	683b      	ldr	r3, [r7, #0]
  401384:	681b      	ldr	r3, [r3, #0]
  401386:	4619      	mov	r1, r3
  401388:	6878      	ldr	r0, [r7, #4]
  40138a:	4b0b      	ldr	r3, [pc, #44]	; (4013b8 <spi_select_device+0x54>)
  40138c:	4798      	blx	r3
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
		}
	}
}
  40138e:	e00d      	b.n	4013ac <spi_select_device+0x48>
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  401390:	683b      	ldr	r3, [r7, #0]
  401392:	681b      	ldr	r3, [r3, #0]
  401394:	2b03      	cmp	r3, #3
  401396:	d809      	bhi.n	4013ac <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  401398:	683b      	ldr	r3, [r7, #0]
  40139a:	681b      	ldr	r3, [r3, #0]
  40139c:	2201      	movs	r2, #1
  40139e:	fa02 f303 	lsl.w	r3, r2, r3
  4013a2:	43db      	mvns	r3, r3
  4013a4:	4619      	mov	r1, r3
  4013a6:	6878      	ldr	r0, [r7, #4]
  4013a8:	4b03      	ldr	r3, [pc, #12]	; (4013b8 <spi_select_device+0x54>)
  4013aa:	4798      	blx	r3
}
  4013ac:	bf00      	nop
  4013ae:	3708      	adds	r7, #8
  4013b0:	46bd      	mov	sp, r7
  4013b2:	bd80      	pop	{r7, pc}
  4013b4:	00401107 	.word	0x00401107
  4013b8:	00402c25 	.word	0x00402c25

004013bc <spi_write_packet>:
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_write_packet(Spi *p_spi, const uint8_t *data,
		size_t len)
{
  4013bc:	b580      	push	{r7, lr}
  4013be:	b088      	sub	sp, #32
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	60f8      	str	r0, [r7, #12]
  4013c4:	60b9      	str	r1, [r7, #8]
  4013c6:	607a      	str	r2, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
  4013c8:	f643 2398 	movw	r3, #15000	; 0x3a98
  4013cc:	61fb      	str	r3, [r7, #28]
	uint32_t i = 0;
  4013ce:	2300      	movs	r3, #0
  4013d0:	61bb      	str	r3, [r7, #24]
	uint8_t val;

	while (len) {
  4013d2:	e021      	b.n	401418 <spi_write_packet+0x5c>
		timeout = SPI_TIMEOUT;
  4013d4:	f643 2398 	movw	r3, #15000	; 0x3a98
  4013d8:	61fb      	str	r3, [r7, #28]
		while (!spi_is_tx_ready(p_spi)) {
  4013da:	e007      	b.n	4013ec <spi_write_packet+0x30>
			if (!timeout--) {
  4013dc:	69fb      	ldr	r3, [r7, #28]
  4013de:	1e5a      	subs	r2, r3, #1
  4013e0:	61fa      	str	r2, [r7, #28]
  4013e2:	2b00      	cmp	r3, #0
  4013e4:	d102      	bne.n	4013ec <spi_write_packet+0x30>
				return ERR_TIMEOUT;
  4013e6:	f06f 0302 	mvn.w	r3, #2
  4013ea:	e019      	b.n	401420 <spi_write_packet+0x64>
		while (!spi_is_tx_ready(p_spi)) {
  4013ec:	68f8      	ldr	r0, [r7, #12]
  4013ee:	4b0e      	ldr	r3, [pc, #56]	; (401428 <spi_write_packet+0x6c>)
  4013f0:	4798      	blx	r3
  4013f2:	4603      	mov	r3, r0
  4013f4:	2b00      	cmp	r3, #0
  4013f6:	d0f1      	beq.n	4013dc <spi_write_packet+0x20>
			}
		}
		val = data[i];
  4013f8:	68ba      	ldr	r2, [r7, #8]
  4013fa:	69bb      	ldr	r3, [r7, #24]
  4013fc:	4413      	add	r3, r2
  4013fe:	781b      	ldrb	r3, [r3, #0]
  401400:	75fb      	strb	r3, [r7, #23]
		spi_write_single(p_spi, val);
  401402:	7dfb      	ldrb	r3, [r7, #23]
  401404:	4619      	mov	r1, r3
  401406:	68f8      	ldr	r0, [r7, #12]
  401408:	4b08      	ldr	r3, [pc, #32]	; (40142c <spi_write_packet+0x70>)
  40140a:	4798      	blx	r3
		i++;
  40140c:	69bb      	ldr	r3, [r7, #24]
  40140e:	3301      	adds	r3, #1
  401410:	61bb      	str	r3, [r7, #24]
		len--;
  401412:	687b      	ldr	r3, [r7, #4]
  401414:	3b01      	subs	r3, #1
  401416:	607b      	str	r3, [r7, #4]
	while (len) {
  401418:	687b      	ldr	r3, [r7, #4]
  40141a:	2b00      	cmp	r3, #0
  40141c:	d1da      	bne.n	4013d4 <spi_write_packet+0x18>
	}

	return STATUS_OK;
  40141e:	2300      	movs	r3, #0
}
  401420:	4618      	mov	r0, r3
  401422:	3720      	adds	r7, #32
  401424:	46bd      	mov	sp, r7
  401426:	bd80      	pop	{r7, pc}
  401428:	004011a5 	.word	0x004011a5
  40142c:	004011f9 	.word	0x004011f9

00401430 <spi_read_packet>:
 * \param len       Length of data to be read.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
status_code_t spi_read_packet(Spi *p_spi, uint8_t *data, size_t len)
{
  401430:	b580      	push	{r7, lr}
  401432:	b088      	sub	sp, #32
  401434:	af00      	add	r7, sp, #0
  401436:	60f8      	str	r0, [r7, #12]
  401438:	60b9      	str	r1, [r7, #8]
  40143a:	607a      	str	r2, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
  40143c:	f643 2398 	movw	r3, #15000	; 0x3a98
  401440:	61fb      	str	r3, [r7, #28]
	uint8_t val;
	uint32_t i = 0;
  401442:	2300      	movs	r3, #0
  401444:	61bb      	str	r3, [r7, #24]

	while (len) {
  401446:	e038      	b.n	4014ba <spi_read_packet+0x8a>
		timeout = SPI_TIMEOUT;
  401448:	f643 2398 	movw	r3, #15000	; 0x3a98
  40144c:	61fb      	str	r3, [r7, #28]
		while (!spi_is_tx_ready(p_spi)) {
  40144e:	e007      	b.n	401460 <spi_read_packet+0x30>
			if (!timeout--) {
  401450:	69fb      	ldr	r3, [r7, #28]
  401452:	1e5a      	subs	r2, r3, #1
  401454:	61fa      	str	r2, [r7, #28]
  401456:	2b00      	cmp	r3, #0
  401458:	d102      	bne.n	401460 <spi_read_packet+0x30>
				return ERR_TIMEOUT;
  40145a:	f06f 0302 	mvn.w	r3, #2
  40145e:	e030      	b.n	4014c2 <spi_read_packet+0x92>
		while (!spi_is_tx_ready(p_spi)) {
  401460:	68f8      	ldr	r0, [r7, #12]
  401462:	4b1a      	ldr	r3, [pc, #104]	; (4014cc <spi_read_packet+0x9c>)
  401464:	4798      	blx	r3
  401466:	4603      	mov	r3, r0
  401468:	2b00      	cmp	r3, #0
  40146a:	d0f1      	beq.n	401450 <spi_read_packet+0x20>
			}
		}
		spi_write_single(p_spi, CONFIG_SPI_MASTER_DUMMY);
  40146c:	21ff      	movs	r1, #255	; 0xff
  40146e:	68f8      	ldr	r0, [r7, #12]
  401470:	4b17      	ldr	r3, [pc, #92]	; (4014d0 <spi_read_packet+0xa0>)
  401472:	4798      	blx	r3

		timeout = SPI_TIMEOUT;
  401474:	f643 2398 	movw	r3, #15000	; 0x3a98
  401478:	61fb      	str	r3, [r7, #28]
		while (!spi_is_rx_ready(p_spi)) {
  40147a:	e007      	b.n	40148c <spi_read_packet+0x5c>
			if (!timeout--) {
  40147c:	69fb      	ldr	r3, [r7, #28]
  40147e:	1e5a      	subs	r2, r3, #1
  401480:	61fa      	str	r2, [r7, #28]
  401482:	2b00      	cmp	r3, #0
  401484:	d102      	bne.n	40148c <spi_read_packet+0x5c>
				return ERR_TIMEOUT;
  401486:	f06f 0302 	mvn.w	r3, #2
  40148a:	e01a      	b.n	4014c2 <spi_read_packet+0x92>
		while (!spi_is_rx_ready(p_spi)) {
  40148c:	68f8      	ldr	r0, [r7, #12]
  40148e:	4b11      	ldr	r3, [pc, #68]	; (4014d4 <spi_read_packet+0xa4>)
  401490:	4798      	blx	r3
  401492:	4603      	mov	r3, r0
  401494:	2b00      	cmp	r3, #0
  401496:	d0f1      	beq.n	40147c <spi_read_packet+0x4c>
			}
		}
		spi_read_single(p_spi, &val);
  401498:	f107 0317 	add.w	r3, r7, #23
  40149c:	4619      	mov	r1, r3
  40149e:	68f8      	ldr	r0, [r7, #12]
  4014a0:	4b0d      	ldr	r3, [pc, #52]	; (4014d8 <spi_read_packet+0xa8>)
  4014a2:	4798      	blx	r3

		data[i] = val;
  4014a4:	68ba      	ldr	r2, [r7, #8]
  4014a6:	69bb      	ldr	r3, [r7, #24]
  4014a8:	4413      	add	r3, r2
  4014aa:	7dfa      	ldrb	r2, [r7, #23]
  4014ac:	701a      	strb	r2, [r3, #0]
		i++;
  4014ae:	69bb      	ldr	r3, [r7, #24]
  4014b0:	3301      	adds	r3, #1
  4014b2:	61bb      	str	r3, [r7, #24]
		len--;
  4014b4:	687b      	ldr	r3, [r7, #4]
  4014b6:	3b01      	subs	r3, #1
  4014b8:	607b      	str	r3, [r7, #4]
	while (len) {
  4014ba:	687b      	ldr	r3, [r7, #4]
  4014bc:	2b00      	cmp	r3, #0
  4014be:	d1c3      	bne.n	401448 <spi_read_packet+0x18>
	}

	return STATUS_OK;
  4014c0:	2300      	movs	r3, #0
}
  4014c2:	4618      	mov	r0, r3
  4014c4:	3720      	adds	r7, #32
  4014c6:	46bd      	mov	sp, r7
  4014c8:	bd80      	pop	{r7, pc}
  4014ca:	bf00      	nop
  4014cc:	004011a5 	.word	0x004011a5
  4014d0:	004011f9 	.word	0x004011f9
  4014d4:	004011cb 	.word	0x004011cb
  4014d8:	0040121d 	.word	0x0040121d

004014dc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4014dc:	b580      	push	{r7, lr}
  4014de:	b086      	sub	sp, #24
  4014e0:	af00      	add	r7, sp, #0
  4014e2:	60f8      	str	r0, [r7, #12]
  4014e4:	60b9      	str	r1, [r7, #8]
  4014e6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4014e8:	2300      	movs	r3, #0
  4014ea:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  4014ec:	68fb      	ldr	r3, [r7, #12]
  4014ee:	2b00      	cmp	r3, #0
  4014f0:	d012      	beq.n	401518 <_read+0x3c>
		return -1;
  4014f2:	f04f 33ff 	mov.w	r3, #4294967295
  4014f6:	e013      	b.n	401520 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  4014f8:	4b0b      	ldr	r3, [pc, #44]	; (401528 <_read+0x4c>)
  4014fa:	681b      	ldr	r3, [r3, #0]
  4014fc:	4a0b      	ldr	r2, [pc, #44]	; (40152c <_read+0x50>)
  4014fe:	6812      	ldr	r2, [r2, #0]
  401500:	68b9      	ldr	r1, [r7, #8]
  401502:	4610      	mov	r0, r2
  401504:	4798      	blx	r3
		ptr++;
  401506:	68bb      	ldr	r3, [r7, #8]
  401508:	3301      	adds	r3, #1
  40150a:	60bb      	str	r3, [r7, #8]
		nChars++;
  40150c:	697b      	ldr	r3, [r7, #20]
  40150e:	3301      	adds	r3, #1
  401510:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  401512:	687b      	ldr	r3, [r7, #4]
  401514:	3b01      	subs	r3, #1
  401516:	607b      	str	r3, [r7, #4]
  401518:	687b      	ldr	r3, [r7, #4]
  40151a:	2b00      	cmp	r3, #0
  40151c:	dcec      	bgt.n	4014f8 <_read+0x1c>
	}
	return nChars;
  40151e:	697b      	ldr	r3, [r7, #20]
}
  401520:	4618      	mov	r0, r3
  401522:	3718      	adds	r7, #24
  401524:	46bd      	mov	sp, r7
  401526:	bd80      	pop	{r7, pc}
  401528:	2040c89c 	.word	0x2040c89c
  40152c:	2040c8a4 	.word	0x2040c8a4

00401530 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401530:	b580      	push	{r7, lr}
  401532:	b086      	sub	sp, #24
  401534:	af00      	add	r7, sp, #0
  401536:	60f8      	str	r0, [r7, #12]
  401538:	60b9      	str	r1, [r7, #8]
  40153a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  40153c:	2300      	movs	r3, #0
  40153e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401540:	68fb      	ldr	r3, [r7, #12]
  401542:	2b01      	cmp	r3, #1
  401544:	d01e      	beq.n	401584 <_write+0x54>
  401546:	68fb      	ldr	r3, [r7, #12]
  401548:	2b02      	cmp	r3, #2
  40154a:	d01b      	beq.n	401584 <_write+0x54>
  40154c:	68fb      	ldr	r3, [r7, #12]
  40154e:	2b03      	cmp	r3, #3
  401550:	d018      	beq.n	401584 <_write+0x54>
		return -1;
  401552:	f04f 33ff 	mov.w	r3, #4294967295
  401556:	e019      	b.n	40158c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401558:	4b0e      	ldr	r3, [pc, #56]	; (401594 <_write+0x64>)
  40155a:	681a      	ldr	r2, [r3, #0]
  40155c:	4b0e      	ldr	r3, [pc, #56]	; (401598 <_write+0x68>)
  40155e:	6818      	ldr	r0, [r3, #0]
  401560:	68bb      	ldr	r3, [r7, #8]
  401562:	1c59      	adds	r1, r3, #1
  401564:	60b9      	str	r1, [r7, #8]
  401566:	781b      	ldrb	r3, [r3, #0]
  401568:	4619      	mov	r1, r3
  40156a:	4790      	blx	r2
  40156c:	4603      	mov	r3, r0
  40156e:	2b00      	cmp	r3, #0
  401570:	da02      	bge.n	401578 <_write+0x48>
			return -1;
  401572:	f04f 33ff 	mov.w	r3, #4294967295
  401576:	e009      	b.n	40158c <_write+0x5c>
		}
		++nChars;
  401578:	697b      	ldr	r3, [r7, #20]
  40157a:	3301      	adds	r3, #1
  40157c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  40157e:	687b      	ldr	r3, [r7, #4]
  401580:	3b01      	subs	r3, #1
  401582:	607b      	str	r3, [r7, #4]
  401584:	687b      	ldr	r3, [r7, #4]
  401586:	2b00      	cmp	r3, #0
  401588:	d1e6      	bne.n	401558 <_write+0x28>
	}
	return nChars;
  40158a:	697b      	ldr	r3, [r7, #20]
}
  40158c:	4618      	mov	r0, r3
  40158e:	3718      	adds	r7, #24
  401590:	46bd      	mov	sp, r7
  401592:	bd80      	pop	{r7, pc}
  401594:	2040c8a0 	.word	0x2040c8a0
  401598:	2040c8a4 	.word	0x2040c8a4

0040159c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40159c:	b580      	push	{r7, lr}
  40159e:	b082      	sub	sp, #8
  4015a0:	af00      	add	r7, sp, #0
  4015a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4015a4:	6878      	ldr	r0, [r7, #4]
  4015a6:	4b03      	ldr	r3, [pc, #12]	; (4015b4 <sysclk_enable_peripheral_clock+0x18>)
  4015a8:	4798      	blx	r3
}
  4015aa:	bf00      	nop
  4015ac:	3708      	adds	r7, #8
  4015ae:	46bd      	mov	sp, r7
  4015b0:	bd80      	pop	{r7, pc}
  4015b2:	bf00      	nop
  4015b4:	00402b69 	.word	0x00402b69

004015b8 <ioport_init>:
{
  4015b8:	b580      	push	{r7, lr}
  4015ba:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  4015bc:	200a      	movs	r0, #10
  4015be:	4b08      	ldr	r3, [pc, #32]	; (4015e0 <ioport_init+0x28>)
  4015c0:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  4015c2:	200b      	movs	r0, #11
  4015c4:	4b06      	ldr	r3, [pc, #24]	; (4015e0 <ioport_init+0x28>)
  4015c6:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  4015c8:	200c      	movs	r0, #12
  4015ca:	4b05      	ldr	r3, [pc, #20]	; (4015e0 <ioport_init+0x28>)
  4015cc:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  4015ce:	2010      	movs	r0, #16
  4015d0:	4b03      	ldr	r3, [pc, #12]	; (4015e0 <ioport_init+0x28>)
  4015d2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  4015d4:	2011      	movs	r0, #17
  4015d6:	4b02      	ldr	r3, [pc, #8]	; (4015e0 <ioport_init+0x28>)
  4015d8:	4798      	blx	r3
}
  4015da:	bf00      	nop
  4015dc:	bd80      	pop	{r7, pc}
  4015de:	bf00      	nop
  4015e0:	0040159d 	.word	0x0040159d

004015e4 <ioport_disable_pin>:
{
  4015e4:	b480      	push	{r7}
  4015e6:	b089      	sub	sp, #36	; 0x24
  4015e8:	af00      	add	r7, sp, #0
  4015ea:	6078      	str	r0, [r7, #4]
  4015ec:	687b      	ldr	r3, [r7, #4]
  4015ee:	61fb      	str	r3, [r7, #28]
  4015f0:	69fb      	ldr	r3, [r7, #28]
  4015f2:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4015f4:	69bb      	ldr	r3, [r7, #24]
  4015f6:	095a      	lsrs	r2, r3, #5
  4015f8:	69fb      	ldr	r3, [r7, #28]
  4015fa:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4015fc:	697b      	ldr	r3, [r7, #20]
  4015fe:	f003 031f 	and.w	r3, r3, #31
  401602:	2101      	movs	r1, #1
  401604:	fa01 f303 	lsl.w	r3, r1, r3
  401608:	613a      	str	r2, [r7, #16]
  40160a:	60fb      	str	r3, [r7, #12]
  40160c:	693b      	ldr	r3, [r7, #16]
  40160e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401610:	68ba      	ldr	r2, [r7, #8]
  401612:	4b06      	ldr	r3, [pc, #24]	; (40162c <ioport_disable_pin+0x48>)
  401614:	4413      	add	r3, r2
  401616:	025b      	lsls	r3, r3, #9
  401618:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40161a:	68fb      	ldr	r3, [r7, #12]
  40161c:	6053      	str	r3, [r2, #4]
}
  40161e:	bf00      	nop
  401620:	3724      	adds	r7, #36	; 0x24
  401622:	46bd      	mov	sp, r7
  401624:	f85d 7b04 	ldr.w	r7, [sp], #4
  401628:	4770      	bx	lr
  40162a:	bf00      	nop
  40162c:	00200707 	.word	0x00200707

00401630 <ioport_set_pin_mode>:
{
  401630:	b480      	push	{r7}
  401632:	b08d      	sub	sp, #52	; 0x34
  401634:	af00      	add	r7, sp, #0
  401636:	6078      	str	r0, [r7, #4]
  401638:	6039      	str	r1, [r7, #0]
  40163a:	687b      	ldr	r3, [r7, #4]
  40163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  40163e:	683b      	ldr	r3, [r7, #0]
  401640:	62bb      	str	r3, [r7, #40]	; 0x28
  401642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401644:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401648:	095a      	lsrs	r2, r3, #5
  40164a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40164c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40164e:	6a3b      	ldr	r3, [r7, #32]
  401650:	f003 031f 	and.w	r3, r3, #31
  401654:	2101      	movs	r1, #1
  401656:	fa01 f303 	lsl.w	r3, r1, r3
  40165a:	61fa      	str	r2, [r7, #28]
  40165c:	61bb      	str	r3, [r7, #24]
  40165e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401660:	617b      	str	r3, [r7, #20]
  401662:	69fb      	ldr	r3, [r7, #28]
  401664:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401666:	693a      	ldr	r2, [r7, #16]
  401668:	4b37      	ldr	r3, [pc, #220]	; (401748 <ioport_set_pin_mode+0x118>)
  40166a:	4413      	add	r3, r2
  40166c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  40166e:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401670:	697b      	ldr	r3, [r7, #20]
  401672:	f003 0308 	and.w	r3, r3, #8
  401676:	2b00      	cmp	r3, #0
  401678:	d003      	beq.n	401682 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  40167a:	68fb      	ldr	r3, [r7, #12]
  40167c:	69ba      	ldr	r2, [r7, #24]
  40167e:	665a      	str	r2, [r3, #100]	; 0x64
  401680:	e002      	b.n	401688 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401682:	68fb      	ldr	r3, [r7, #12]
  401684:	69ba      	ldr	r2, [r7, #24]
  401686:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401688:	697b      	ldr	r3, [r7, #20]
  40168a:	f003 0310 	and.w	r3, r3, #16
  40168e:	2b00      	cmp	r3, #0
  401690:	d004      	beq.n	40169c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401692:	68fb      	ldr	r3, [r7, #12]
  401694:	69ba      	ldr	r2, [r7, #24]
  401696:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40169a:	e003      	b.n	4016a4 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  40169c:	68fb      	ldr	r3, [r7, #12]
  40169e:	69ba      	ldr	r2, [r7, #24]
  4016a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4016a4:	697b      	ldr	r3, [r7, #20]
  4016a6:	f003 0320 	and.w	r3, r3, #32
  4016aa:	2b00      	cmp	r3, #0
  4016ac:	d003      	beq.n	4016b6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4016ae:	68fb      	ldr	r3, [r7, #12]
  4016b0:	69ba      	ldr	r2, [r7, #24]
  4016b2:	651a      	str	r2, [r3, #80]	; 0x50
  4016b4:	e002      	b.n	4016bc <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  4016b6:	68fb      	ldr	r3, [r7, #12]
  4016b8:	69ba      	ldr	r2, [r7, #24]
  4016ba:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4016bc:	697b      	ldr	r3, [r7, #20]
  4016be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	d003      	beq.n	4016ce <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4016c6:	68fb      	ldr	r3, [r7, #12]
  4016c8:	69ba      	ldr	r2, [r7, #24]
  4016ca:	621a      	str	r2, [r3, #32]
  4016cc:	e002      	b.n	4016d4 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  4016ce:	68fb      	ldr	r3, [r7, #12]
  4016d0:	69ba      	ldr	r2, [r7, #24]
  4016d2:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  4016d4:	697b      	ldr	r3, [r7, #20]
  4016d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4016da:	2b00      	cmp	r3, #0
  4016dc:	d004      	beq.n	4016e8 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  4016de:	68fb      	ldr	r3, [r7, #12]
  4016e0:	69ba      	ldr	r2, [r7, #24]
  4016e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4016e6:	e003      	b.n	4016f0 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  4016e8:	68fb      	ldr	r3, [r7, #12]
  4016ea:	69ba      	ldr	r2, [r7, #24]
  4016ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4016f0:	697b      	ldr	r3, [r7, #20]
  4016f2:	f003 0301 	and.w	r3, r3, #1
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d006      	beq.n	401708 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  4016fa:	68fb      	ldr	r3, [r7, #12]
  4016fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4016fe:	69bb      	ldr	r3, [r7, #24]
  401700:	431a      	orrs	r2, r3
  401702:	68fb      	ldr	r3, [r7, #12]
  401704:	671a      	str	r2, [r3, #112]	; 0x70
  401706:	e006      	b.n	401716 <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401708:	68fb      	ldr	r3, [r7, #12]
  40170a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40170c:	69bb      	ldr	r3, [r7, #24]
  40170e:	43db      	mvns	r3, r3
  401710:	401a      	ands	r2, r3
  401712:	68fb      	ldr	r3, [r7, #12]
  401714:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401716:	697b      	ldr	r3, [r7, #20]
  401718:	f003 0302 	and.w	r3, r3, #2
  40171c:	2b00      	cmp	r3, #0
  40171e:	d006      	beq.n	40172e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401720:	68fb      	ldr	r3, [r7, #12]
  401722:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401724:	69bb      	ldr	r3, [r7, #24]
  401726:	431a      	orrs	r2, r3
  401728:	68fb      	ldr	r3, [r7, #12]
  40172a:	675a      	str	r2, [r3, #116]	; 0x74
}
  40172c:	e006      	b.n	40173c <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  40172e:	68fb      	ldr	r3, [r7, #12]
  401730:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401732:	69bb      	ldr	r3, [r7, #24]
  401734:	43db      	mvns	r3, r3
  401736:	401a      	ands	r2, r3
  401738:	68fb      	ldr	r3, [r7, #12]
  40173a:	675a      	str	r2, [r3, #116]	; 0x74
  40173c:	bf00      	nop
  40173e:	3734      	adds	r7, #52	; 0x34
  401740:	46bd      	mov	sp, r7
  401742:	f85d 7b04 	ldr.w	r7, [sp], #4
  401746:	4770      	bx	lr
  401748:	00200707 	.word	0x00200707

0040174c <ioport_set_pin_dir>:
{
  40174c:	b480      	push	{r7}
  40174e:	b08d      	sub	sp, #52	; 0x34
  401750:	af00      	add	r7, sp, #0
  401752:	6078      	str	r0, [r7, #4]
  401754:	460b      	mov	r3, r1
  401756:	70fb      	strb	r3, [r7, #3]
  401758:	687b      	ldr	r3, [r7, #4]
  40175a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40175c:	78fb      	ldrb	r3, [r7, #3]
  40175e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401764:	627b      	str	r3, [r7, #36]	; 0x24
  401766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401768:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40176a:	6a3b      	ldr	r3, [r7, #32]
  40176c:	095b      	lsrs	r3, r3, #5
  40176e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401770:	69fa      	ldr	r2, [r7, #28]
  401772:	4b17      	ldr	r3, [pc, #92]	; (4017d0 <ioport_set_pin_dir+0x84>)
  401774:	4413      	add	r3, r2
  401776:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401778:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  40177a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40177e:	2b01      	cmp	r3, #1
  401780:	d109      	bne.n	401796 <ioport_set_pin_dir+0x4a>
  401782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401784:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401786:	697b      	ldr	r3, [r7, #20]
  401788:	f003 031f 	and.w	r3, r3, #31
  40178c:	2201      	movs	r2, #1
  40178e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401790:	69bb      	ldr	r3, [r7, #24]
  401792:	611a      	str	r2, [r3, #16]
  401794:	e00c      	b.n	4017b0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401796:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40179a:	2b00      	cmp	r3, #0
  40179c:	d108      	bne.n	4017b0 <ioport_set_pin_dir+0x64>
  40179e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017a0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4017a2:	693b      	ldr	r3, [r7, #16]
  4017a4:	f003 031f 	and.w	r3, r3, #31
  4017a8:	2201      	movs	r2, #1
  4017aa:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4017ac:	69bb      	ldr	r3, [r7, #24]
  4017ae:	615a      	str	r2, [r3, #20]
  4017b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4017b2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4017b4:	68fb      	ldr	r3, [r7, #12]
  4017b6:	f003 031f 	and.w	r3, r3, #31
  4017ba:	2201      	movs	r2, #1
  4017bc:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4017be:	69bb      	ldr	r3, [r7, #24]
  4017c0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  4017c4:	bf00      	nop
  4017c6:	3734      	adds	r7, #52	; 0x34
  4017c8:	46bd      	mov	sp, r7
  4017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ce:	4770      	bx	lr
  4017d0:	00200707 	.word	0x00200707

004017d4 <ioport_set_pin_level>:
{
  4017d4:	b480      	push	{r7}
  4017d6:	b08b      	sub	sp, #44	; 0x2c
  4017d8:	af00      	add	r7, sp, #0
  4017da:	6078      	str	r0, [r7, #4]
  4017dc:	460b      	mov	r3, r1
  4017de:	70fb      	strb	r3, [r7, #3]
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	627b      	str	r3, [r7, #36]	; 0x24
  4017e4:	78fb      	ldrb	r3, [r7, #3]
  4017e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017ec:	61fb      	str	r3, [r7, #28]
  4017ee:	69fb      	ldr	r3, [r7, #28]
  4017f0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  4017f2:	69bb      	ldr	r3, [r7, #24]
  4017f4:	095b      	lsrs	r3, r3, #5
  4017f6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4017f8:	697a      	ldr	r2, [r7, #20]
  4017fa:	4b10      	ldr	r3, [pc, #64]	; (40183c <ioport_set_pin_level+0x68>)
  4017fc:	4413      	add	r3, r2
  4017fe:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401800:	613b      	str	r3, [r7, #16]
	if (level) {
  401802:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401806:	2b00      	cmp	r3, #0
  401808:	d009      	beq.n	40181e <ioport_set_pin_level+0x4a>
  40180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40180c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40180e:	68fb      	ldr	r3, [r7, #12]
  401810:	f003 031f 	and.w	r3, r3, #31
  401814:	2201      	movs	r2, #1
  401816:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401818:	693b      	ldr	r3, [r7, #16]
  40181a:	631a      	str	r2, [r3, #48]	; 0x30
}
  40181c:	e008      	b.n	401830 <ioport_set_pin_level+0x5c>
  40181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401820:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401822:	68bb      	ldr	r3, [r7, #8]
  401824:	f003 031f 	and.w	r3, r3, #31
  401828:	2201      	movs	r2, #1
  40182a:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40182c:	693b      	ldr	r3, [r7, #16]
  40182e:	635a      	str	r2, [r3, #52]	; 0x34
  401830:	bf00      	nop
  401832:	372c      	adds	r7, #44	; 0x2c
  401834:	46bd      	mov	sp, r7
  401836:	f85d 7b04 	ldr.w	r7, [sp], #4
  40183a:	4770      	bx	lr
  40183c:	00200707 	.word	0x00200707

00401840 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401840:	b480      	push	{r7}
  401842:	b08d      	sub	sp, #52	; 0x34
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
  401848:	460b      	mov	r3, r1
  40184a:	70fb      	strb	r3, [r7, #3]
  40184c:	687b      	ldr	r3, [r7, #4]
  40184e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401850:	78fb      	ldrb	r3, [r7, #3]
  401852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401858:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  40185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40185c:	095a      	lsrs	r2, r3, #5
  40185e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401860:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401862:	6a3b      	ldr	r3, [r7, #32]
  401864:	f003 031f 	and.w	r3, r3, #31
  401868:	2101      	movs	r1, #1
  40186a:	fa01 f303 	lsl.w	r3, r1, r3
  40186e:	61fa      	str	r2, [r7, #28]
  401870:	61bb      	str	r3, [r7, #24]
  401872:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401876:	75fb      	strb	r3, [r7, #23]
  401878:	69fb      	ldr	r3, [r7, #28]
  40187a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40187c:	693a      	ldr	r2, [r7, #16]
  40187e:	4b23      	ldr	r3, [pc, #140]	; (40190c <ioport_set_pin_sense_mode+0xcc>)
  401880:	4413      	add	r3, r2
  401882:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401884:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401886:	7dfb      	ldrb	r3, [r7, #23]
  401888:	3b01      	subs	r3, #1
  40188a:	2b03      	cmp	r3, #3
  40188c:	d82e      	bhi.n	4018ec <ioport_set_pin_sense_mode+0xac>
  40188e:	a201      	add	r2, pc, #4	; (adr r2, 401894 <ioport_set_pin_sense_mode+0x54>)
  401890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401894:	004018c9 	.word	0x004018c9
  401898:	004018db 	.word	0x004018db
  40189c:	004018a5 	.word	0x004018a5
  4018a0:	004018b7 	.word	0x004018b7
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4018a4:	68fb      	ldr	r3, [r7, #12]
  4018a6:	69ba      	ldr	r2, [r7, #24]
  4018a8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4018ac:	68fb      	ldr	r3, [r7, #12]
  4018ae:	69ba      	ldr	r2, [r7, #24]
  4018b0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4018b4:	e01f      	b.n	4018f6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4018b6:	68fb      	ldr	r3, [r7, #12]
  4018b8:	69ba      	ldr	r2, [r7, #24]
  4018ba:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4018be:	68fb      	ldr	r3, [r7, #12]
  4018c0:	69ba      	ldr	r2, [r7, #24]
  4018c2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4018c6:	e016      	b.n	4018f6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4018c8:	68fb      	ldr	r3, [r7, #12]
  4018ca:	69ba      	ldr	r2, [r7, #24]
  4018cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4018d0:	68fb      	ldr	r3, [r7, #12]
  4018d2:	69ba      	ldr	r2, [r7, #24]
  4018d4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4018d8:	e00d      	b.n	4018f6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4018da:	68fb      	ldr	r3, [r7, #12]
  4018dc:	69ba      	ldr	r2, [r7, #24]
  4018de:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4018e2:	68fb      	ldr	r3, [r7, #12]
  4018e4:	69ba      	ldr	r2, [r7, #24]
  4018e6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4018ea:	e004      	b.n	4018f6 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  4018ec:	68fb      	ldr	r3, [r7, #12]
  4018ee:	69ba      	ldr	r2, [r7, #24]
  4018f0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4018f4:	e003      	b.n	4018fe <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  4018f6:	68fb      	ldr	r3, [r7, #12]
  4018f8:	69ba      	ldr	r2, [r7, #24]
  4018fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4018fe:	bf00      	nop
  401900:	3734      	adds	r7, #52	; 0x34
  401902:	46bd      	mov	sp, r7
  401904:	f85d 7b04 	ldr.w	r7, [sp], #4
  401908:	4770      	bx	lr
  40190a:	bf00      	nop
  40190c:	00200707 	.word	0x00200707

00401910 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401910:	b480      	push	{r7}
  401912:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401914:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401918:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40191c:	4a0c      	ldr	r2, [pc, #48]	; (401950 <tcm_disable+0x40>)
  40191e:	4b0c      	ldr	r3, [pc, #48]	; (401950 <tcm_disable+0x40>)
  401920:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401924:	f023 0301 	bic.w	r3, r3, #1
  401928:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40192c:	4a08      	ldr	r2, [pc, #32]	; (401950 <tcm_disable+0x40>)
  40192e:	4b08      	ldr	r3, [pc, #32]	; (401950 <tcm_disable+0x40>)
  401930:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401934:	f023 0301 	bic.w	r3, r3, #1
  401938:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  40193c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401940:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401944:	bf00      	nop
  401946:	46bd      	mov	sp, r7
  401948:	f85d 7b04 	ldr.w	r7, [sp], #4
  40194c:	4770      	bx	lr
  40194e:	bf00      	nop
  401950:	e000ed00 	.word	0xe000ed00

00401954 <board_init>:
#endif

void board_init(void)
{
  401954:	b580      	push	{r7, lr}
  401956:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401958:	4b1c      	ldr	r3, [pc, #112]	; (4019cc <board_init+0x78>)
  40195a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40195e:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401960:	4b1b      	ldr	r3, [pc, #108]	; (4019d0 <board_init+0x7c>)
  401962:	4a1c      	ldr	r2, [pc, #112]	; (4019d4 <board_init+0x80>)
  401964:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401966:	4b1a      	ldr	r3, [pc, #104]	; (4019d0 <board_init+0x7c>)
  401968:	4a1b      	ldr	r2, [pc, #108]	; (4019d8 <board_init+0x84>)
  40196a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40196c:	4b1b      	ldr	r3, [pc, #108]	; (4019dc <board_init+0x88>)
  40196e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401970:	4b1b      	ldr	r3, [pc, #108]	; (4019e0 <board_init+0x8c>)
  401972:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401974:	2101      	movs	r1, #1
  401976:	2048      	movs	r0, #72	; 0x48
  401978:	4b1a      	ldr	r3, [pc, #104]	; (4019e4 <board_init+0x90>)
  40197a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  40197c:	2101      	movs	r1, #1
  40197e:	2048      	movs	r0, #72	; 0x48
  401980:	4b19      	ldr	r3, [pc, #100]	; (4019e8 <board_init+0x94>)
  401982:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401984:	2100      	movs	r1, #0
  401986:	200b      	movs	r0, #11
  401988:	4b16      	ldr	r3, [pc, #88]	; (4019e4 <board_init+0x90>)
  40198a:	4798      	blx	r3
  40198c:	2188      	movs	r1, #136	; 0x88
  40198e:	200b      	movs	r0, #11
  401990:	4b16      	ldr	r3, [pc, #88]	; (4019ec <board_init+0x98>)
  401992:	4798      	blx	r3
  401994:	2102      	movs	r1, #2
  401996:	200b      	movs	r0, #11
  401998:	4b15      	ldr	r3, [pc, #84]	; (4019f0 <board_init+0x9c>)
  40199a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  40199c:	2100      	movs	r1, #0
  40199e:	2015      	movs	r0, #21
  4019a0:	4b12      	ldr	r3, [pc, #72]	; (4019ec <board_init+0x98>)
  4019a2:	4798      	blx	r3
  4019a4:	2015      	movs	r0, #21
  4019a6:	4b13      	ldr	r3, [pc, #76]	; (4019f4 <board_init+0xa0>)
  4019a8:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4019aa:	4a13      	ldr	r2, [pc, #76]	; (4019f8 <board_init+0xa4>)
  4019ac:	4b12      	ldr	r3, [pc, #72]	; (4019f8 <board_init+0xa4>)
  4019ae:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4019b2:	f043 0310 	orr.w	r3, r3, #16
  4019b6:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  4019ba:	2103      	movs	r1, #3
  4019bc:	2024      	movs	r0, #36	; 0x24
  4019be:	4b0b      	ldr	r3, [pc, #44]	; (4019ec <board_init+0x98>)
  4019c0:	4798      	blx	r3
  4019c2:	2024      	movs	r0, #36	; 0x24
  4019c4:	4b0b      	ldr	r3, [pc, #44]	; (4019f4 <board_init+0xa0>)
  4019c6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4019c8:	bf00      	nop
  4019ca:	bd80      	pop	{r7, pc}
  4019cc:	400e1850 	.word	0x400e1850
  4019d0:	400e0c00 	.word	0x400e0c00
  4019d4:	5a00080c 	.word	0x5a00080c
  4019d8:	5a00070c 	.word	0x5a00070c
  4019dc:	00401911 	.word	0x00401911
  4019e0:	004015b9 	.word	0x004015b9
  4019e4:	0040174d 	.word	0x0040174d
  4019e8:	004017d5 	.word	0x004017d5
  4019ec:	00401631 	.word	0x00401631
  4019f0:	00401841 	.word	0x00401841
  4019f4:	004015e5 	.word	0x004015e5
  4019f8:	40088000 	.word	0x40088000

004019fc <spi_enable>:
{
  4019fc:	b480      	push	{r7}
  4019fe:	b083      	sub	sp, #12
  401a00:	af00      	add	r7, sp, #0
  401a02:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401a04:	687b      	ldr	r3, [r7, #4]
  401a06:	2201      	movs	r2, #1
  401a08:	601a      	str	r2, [r3, #0]
}
  401a0a:	bf00      	nop
  401a0c:	370c      	adds	r7, #12
  401a0e:	46bd      	mov	sp, r7
  401a10:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a14:	4770      	bx	lr

00401a16 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  401a16:	b480      	push	{r7}
  401a18:	b083      	sub	sp, #12
  401a1a:	af00      	add	r7, sp, #0
  401a1c:	6078      	str	r0, [r7, #4]
  401a1e:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  401a20:	687b      	ldr	r3, [r7, #4]
  401a22:	683a      	ldr	r2, [r7, #0]
  401a24:	615a      	str	r2, [r3, #20]
}
  401a26:	bf00      	nop
  401a28:	370c      	adds	r7, #12
  401a2a:	46bd      	mov	sp, r7
  401a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a30:	4770      	bx	lr
	...

00401a34 <ili9488_write_ram_prepare>:
#ifdef ILI9488_SPIMODE
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9488_write_ram_prepare(void)
{
  401a34:	b590      	push	{r4, r7, lr}
  401a36:	b083      	sub	sp, #12
  401a38:	af00      	add	r7, sp, #0
	volatile uint32_t i;
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  401a3a:	2006      	movs	r0, #6
  401a3c:	4b0a      	ldr	r3, [pc, #40]	; (401a68 <ili9488_write_ram_prepare+0x34>)
  401a3e:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  401a40:	2300      	movs	r3, #0
  401a42:	2203      	movs	r2, #3
  401a44:	212c      	movs	r1, #44	; 0x2c
  401a46:	4809      	ldr	r0, [pc, #36]	; (401a6c <ili9488_write_ram_prepare+0x38>)
  401a48:	4c09      	ldr	r4, [pc, #36]	; (401a70 <ili9488_write_ram_prepare+0x3c>)
  401a4a:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  401a4c:	2300      	movs	r3, #0
  401a4e:	607b      	str	r3, [r7, #4]
  401a50:	e002      	b.n	401a58 <ili9488_write_ram_prepare+0x24>
  401a52:	687b      	ldr	r3, [r7, #4]
  401a54:	3301      	adds	r3, #1
  401a56:	607b      	str	r3, [r7, #4]
  401a58:	687b      	ldr	r3, [r7, #4]
  401a5a:	2bfe      	cmp	r3, #254	; 0xfe
  401a5c:	d9f9      	bls.n	401a52 <ili9488_write_ram_prepare+0x1e>
}
  401a5e:	bf00      	nop
  401a60:	370c      	adds	r7, #12
  401a62:	46bd      	mov	sp, r7
  401a64:	bd90      	pop	{r4, r7, pc}
  401a66:	bf00      	nop
  401a68:	00402681 	.word	0x00402681
  401a6c:	40008000 	.word	0x40008000
  401a70:	00402c89 	.word	0x00402c89

00401a74 <ili9488_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9488_write_ram_buffer(const ili9488_color_t *p_ul_buf, uint32_t ul_size)
{
  401a74:	b580      	push	{r7, lr}
  401a76:	b084      	sub	sp, #16
  401a78:	af00      	add	r7, sp, #0
  401a7a:	6078      	str	r0, [r7, #4]
  401a7c:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  401a7e:	2006      	movs	r0, #6
  401a80:	4b09      	ldr	r3, [pc, #36]	; (401aa8 <ili9488_write_ram_buffer+0x34>)
  401a82:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  401a84:	683a      	ldr	r2, [r7, #0]
  401a86:	6879      	ldr	r1, [r7, #4]
  401a88:	4808      	ldr	r0, [pc, #32]	; (401aac <ili9488_write_ram_buffer+0x38>)
  401a8a:	4b09      	ldr	r3, [pc, #36]	; (401ab0 <ili9488_write_ram_buffer+0x3c>)
  401a8c:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  401a8e:	2300      	movs	r3, #0
  401a90:	60fb      	str	r3, [r7, #12]
  401a92:	e002      	b.n	401a9a <ili9488_write_ram_buffer+0x26>
  401a94:	68fb      	ldr	r3, [r7, #12]
  401a96:	3301      	adds	r3, #1
  401a98:	60fb      	str	r3, [r7, #12]
  401a9a:	68fb      	ldr	r3, [r7, #12]
  401a9c:	2bfe      	cmp	r3, #254	; 0xfe
  401a9e:	d9f9      	bls.n	401a94 <ili9488_write_ram_buffer+0x20>
}
  401aa0:	bf00      	nop
  401aa2:	3710      	adds	r7, #16
  401aa4:	46bd      	mov	sp, r7
  401aa6:	bd80      	pop	{r7, pc}
  401aa8:	00402651 	.word	0x00402651
  401aac:	40008000 	.word	0x40008000
  401ab0:	004013bd 	.word	0x004013bd

00401ab4 <ili9488_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 * \param size the number of parameters.
 */
static void ili9488_write_register(uint8_t uc_reg, const ili9488_color_t *us_data, uint32_t size)
{
  401ab4:	b590      	push	{r4, r7, lr}
  401ab6:	b087      	sub	sp, #28
  401ab8:	af00      	add	r7, sp, #0
  401aba:	4603      	mov	r3, r0
  401abc:	60b9      	str	r1, [r7, #8]
  401abe:	607a      	str	r2, [r7, #4]
  401ac0:	73fb      	strb	r3, [r7, #15]
	volatile uint32_t i;

	/* Transfer cmd */
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  401ac2:	2006      	movs	r0, #6
  401ac4:	4b14      	ldr	r3, [pc, #80]	; (401b18 <ili9488_write_register+0x64>)
  401ac6:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  401ac8:	7bfb      	ldrb	r3, [r7, #15]
  401aca:	b299      	uxth	r1, r3
  401acc:	2300      	movs	r3, #0
  401ace:	2203      	movs	r2, #3
  401ad0:	4812      	ldr	r0, [pc, #72]	; (401b1c <ili9488_write_register+0x68>)
  401ad2:	4c13      	ldr	r4, [pc, #76]	; (401b20 <ili9488_write_register+0x6c>)
  401ad4:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  401ad6:	2300      	movs	r3, #0
  401ad8:	617b      	str	r3, [r7, #20]
  401ada:	e002      	b.n	401ae2 <ili9488_write_register+0x2e>
  401adc:	697b      	ldr	r3, [r7, #20]
  401ade:	3301      	adds	r3, #1
  401ae0:	617b      	str	r3, [r7, #20]
  401ae2:	697b      	ldr	r3, [r7, #20]
  401ae4:	2bfe      	cmp	r3, #254	; 0xfe
  401ae6:	d9f9      	bls.n	401adc <ili9488_write_register+0x28>

	if(size > 0) {
  401ae8:	687b      	ldr	r3, [r7, #4]
  401aea:	2b00      	cmp	r3, #0
  401aec:	d010      	beq.n	401b10 <ili9488_write_register+0x5c>
		/* Transfer data */
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  401aee:	2006      	movs	r0, #6
  401af0:	4b0c      	ldr	r3, [pc, #48]	; (401b24 <ili9488_write_register+0x70>)
  401af2:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  401af4:	687a      	ldr	r2, [r7, #4]
  401af6:	68b9      	ldr	r1, [r7, #8]
  401af8:	4808      	ldr	r0, [pc, #32]	; (401b1c <ili9488_write_register+0x68>)
  401afa:	4b0b      	ldr	r3, [pc, #44]	; (401b28 <ili9488_write_register+0x74>)
  401afc:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  401afe:	2300      	movs	r3, #0
  401b00:	617b      	str	r3, [r7, #20]
  401b02:	e002      	b.n	401b0a <ili9488_write_register+0x56>
  401b04:	697b      	ldr	r3, [r7, #20]
  401b06:	3301      	adds	r3, #1
  401b08:	617b      	str	r3, [r7, #20]
  401b0a:	697b      	ldr	r3, [r7, #20]
  401b0c:	2b5e      	cmp	r3, #94	; 0x5e
  401b0e:	d9f9      	bls.n	401b04 <ili9488_write_register+0x50>
	}
}
  401b10:	bf00      	nop
  401b12:	371c      	adds	r7, #28
  401b14:	46bd      	mov	sp, r7
  401b16:	bd90      	pop	{r4, r7, pc}
  401b18:	00402681 	.word	0x00402681
  401b1c:	40008000 	.word	0x40008000
  401b20:	00402c89 	.word	0x00402c89
  401b24:	00402651 	.word	0x00402651
  401b28:	004013bd 	.word	0x004013bd

00401b2c <ili9488_read_chipid>:
 * \brief Read chipid.
 *
 * \return chipid value.
 */
static uint32_t ili9488_read_chipid(void)
{
  401b2c:	b580      	push	{r7, lr}
  401b2e:	b084      	sub	sp, #16
  401b30:	af00      	add	r7, sp, #0
	uint32_t i, chipid = 0;
  401b32:	2300      	movs	r3, #0
  401b34:	60bb      	str	r3, [r7, #8]
	volatile uint32_t j;
	ili9488_color_t chipidBuf, reg, param;

	reg = 0x81;
  401b36:	2381      	movs	r3, #129	; 0x81
  401b38:	70bb      	strb	r3, [r7, #2]
	param = 0x0;
  401b3a:	2300      	movs	r3, #0
  401b3c:	707b      	strb	r3, [r7, #1]
	for (i = 3; i > 0; i--) {
  401b3e:	2303      	movs	r3, #3
  401b40:	60fb      	str	r3, [r7, #12]
  401b42:	e048      	b.n	401bd6 <ili9488_read_chipid+0xaa>
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  401b44:	1cbb      	adds	r3, r7, #2
  401b46:	2201      	movs	r2, #1
  401b48:	4619      	mov	r1, r3
  401b4a:	20fb      	movs	r0, #251	; 0xfb
  401b4c:	4b26      	ldr	r3, [pc, #152]	; (401be8 <ili9488_read_chipid+0xbc>)
  401b4e:	4798      	blx	r3
		reg++;
  401b50:	78bb      	ldrb	r3, [r7, #2]
  401b52:	3301      	adds	r3, #1
  401b54:	b2db      	uxtb	r3, r3
  401b56:	70bb      	strb	r3, [r7, #2]
		for(j = 0; j < 0xFF; j++);
  401b58:	2300      	movs	r3, #0
  401b5a:	607b      	str	r3, [r7, #4]
  401b5c:	e002      	b.n	401b64 <ili9488_read_chipid+0x38>
  401b5e:	687b      	ldr	r3, [r7, #4]
  401b60:	3301      	adds	r3, #1
  401b62:	607b      	str	r3, [r7, #4]
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	2bfe      	cmp	r3, #254	; 0xfe
  401b68:	d9f9      	bls.n	401b5e <ili9488_read_chipid+0x32>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  401b6a:	2200      	movs	r2, #0
  401b6c:	2100      	movs	r1, #0
  401b6e:	20d3      	movs	r0, #211	; 0xd3
  401b70:	4b1d      	ldr	r3, [pc, #116]	; (401be8 <ili9488_read_chipid+0xbc>)
  401b72:	4798      	blx	r3
		{
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  401b74:	2006      	movs	r0, #6
  401b76:	4b1d      	ldr	r3, [pc, #116]	; (401bec <ili9488_read_chipid+0xc0>)
  401b78:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  401b7a:	1cfb      	adds	r3, r7, #3
  401b7c:	2201      	movs	r2, #1
  401b7e:	4619      	mov	r1, r3
  401b80:	481b      	ldr	r0, [pc, #108]	; (401bf0 <ili9488_read_chipid+0xc4>)
  401b82:	4b1c      	ldr	r3, [pc, #112]	; (401bf4 <ili9488_read_chipid+0xc8>)
  401b84:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  401b86:	2300      	movs	r3, #0
  401b88:	607b      	str	r3, [r7, #4]
  401b8a:	e002      	b.n	401b92 <ili9488_read_chipid+0x66>
  401b8c:	687b      	ldr	r3, [r7, #4]
  401b8e:	3301      	adds	r3, #1
  401b90:	607b      	str	r3, [r7, #4]
  401b92:	687b      	ldr	r3, [r7, #4]
  401b94:	2bfe      	cmp	r3, #254	; 0xfe
  401b96:	d9f9      	bls.n	401b8c <ili9488_read_chipid+0x60>
		}
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  401b98:	78fb      	ldrb	r3, [r7, #3]
  401b9a:	461a      	mov	r2, r3
  401b9c:	68fb      	ldr	r3, [r7, #12]
  401b9e:	3b01      	subs	r3, #1
  401ba0:	00db      	lsls	r3, r3, #3
  401ba2:	fa02 f303 	lsl.w	r3, r2, r3
  401ba6:	461a      	mov	r2, r3
  401ba8:	68bb      	ldr	r3, [r7, #8]
  401baa:	4313      	orrs	r3, r2
  401bac:	60bb      	str	r3, [r7, #8]
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  401bae:	1c7b      	adds	r3, r7, #1
  401bb0:	2201      	movs	r2, #1
  401bb2:	4619      	mov	r1, r3
  401bb4:	20fb      	movs	r0, #251	; 0xfb
  401bb6:	4b0c      	ldr	r3, [pc, #48]	; (401be8 <ili9488_read_chipid+0xbc>)
  401bb8:	4798      	blx	r3
		for(j = 0; j < 0xFFF; j++);
  401bba:	2300      	movs	r3, #0
  401bbc:	607b      	str	r3, [r7, #4]
  401bbe:	e002      	b.n	401bc6 <ili9488_read_chipid+0x9a>
  401bc0:	687b      	ldr	r3, [r7, #4]
  401bc2:	3301      	adds	r3, #1
  401bc4:	607b      	str	r3, [r7, #4]
  401bc6:	687b      	ldr	r3, [r7, #4]
  401bc8:	f640 72fe 	movw	r2, #4094	; 0xffe
  401bcc:	4293      	cmp	r3, r2
  401bce:	d9f7      	bls.n	401bc0 <ili9488_read_chipid+0x94>
	for (i = 3; i > 0; i--) {
  401bd0:	68fb      	ldr	r3, [r7, #12]
  401bd2:	3b01      	subs	r3, #1
  401bd4:	60fb      	str	r3, [r7, #12]
  401bd6:	68fb      	ldr	r3, [r7, #12]
  401bd8:	2b00      	cmp	r3, #0
  401bda:	d1b3      	bne.n	401b44 <ili9488_read_chipid+0x18>
	}
	return chipid;
  401bdc:	68bb      	ldr	r3, [r7, #8]
}
  401bde:	4618      	mov	r0, r3
  401be0:	3710      	adds	r7, #16
  401be2:	46bd      	mov	sp, r7
  401be4:	bd80      	pop	{r7, pc}
  401be6:	bf00      	nop
  401be8:	00401ab5 	.word	0x00401ab5
  401bec:	00402651 	.word	0x00402651
  401bf0:	40008000 	.word	0x40008000
  401bf4:	00401431 	.word	0x00401431

00401bf8 <ili9488_delay>:

/**
 * \brief Delay function.
 */
void ili9488_delay(uint32_t ul_ms)
{
  401bf8:	b480      	push	{r7}
  401bfa:	b085      	sub	sp, #20
  401bfc:	af00      	add	r7, sp, #0
  401bfe:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  401c00:	2300      	movs	r3, #0
  401c02:	60fb      	str	r3, [r7, #12]
  401c04:	e00c      	b.n	401c20 <ili9488_delay+0x28>
		for(i = 0; i < 100000; i++) {
  401c06:	2300      	movs	r3, #0
  401c08:	60fb      	str	r3, [r7, #12]
  401c0a:	e002      	b.n	401c12 <ili9488_delay+0x1a>
  401c0c:	68fb      	ldr	r3, [r7, #12]
  401c0e:	3301      	adds	r3, #1
  401c10:	60fb      	str	r3, [r7, #12]
  401c12:	68fb      	ldr	r3, [r7, #12]
  401c14:	4a07      	ldr	r2, [pc, #28]	; (401c34 <ili9488_delay+0x3c>)
  401c16:	4293      	cmp	r3, r2
  401c18:	d9f8      	bls.n	401c0c <ili9488_delay+0x14>
	for(i = 0; i < ul_ms; i++) {
  401c1a:	68fb      	ldr	r3, [r7, #12]
  401c1c:	3301      	adds	r3, #1
  401c1e:	60fb      	str	r3, [r7, #12]
  401c20:	68fa      	ldr	r2, [r7, #12]
  401c22:	687b      	ldr	r3, [r7, #4]
  401c24:	429a      	cmp	r2, r3
  401c26:	d3ee      	bcc.n	401c06 <ili9488_delay+0xe>
		}
	}
}
  401c28:	bf00      	nop
  401c2a:	3714      	adds	r7, #20
  401c2c:	46bd      	mov	sp, r7
  401c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c32:	4770      	bx	lr
  401c34:	0001869f 	.word	0x0001869f

00401c38 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  401c38:	b480      	push	{r7}
  401c3a:	b087      	sub	sp, #28
  401c3c:	af00      	add	r7, sp, #0
  401c3e:	60f8      	str	r0, [r7, #12]
  401c40:	60b9      	str	r1, [r7, #8]
  401c42:	607a      	str	r2, [r7, #4]
  401c44:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  401c46:	68fb      	ldr	r3, [r7, #12]
  401c48:	681b      	ldr	r3, [r3, #0]
  401c4a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  401c4e:	d303      	bcc.n	401c58 <ili9488_check_box_coordinates+0x20>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  401c50:	68fb      	ldr	r3, [r7, #12]
  401c52:	f240 123f 	movw	r2, #319	; 0x13f
  401c56:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  401c58:	687b      	ldr	r3, [r7, #4]
  401c5a:	681b      	ldr	r3, [r3, #0]
  401c5c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
  401c60:	d303      	bcc.n	401c6a <ili9488_check_box_coordinates+0x32>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  401c62:	687b      	ldr	r3, [r7, #4]
  401c64:	f240 123f 	movw	r2, #319	; 0x13f
  401c68:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  401c6a:	68bb      	ldr	r3, [r7, #8]
  401c6c:	681b      	ldr	r3, [r3, #0]
  401c6e:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
  401c72:	d303      	bcc.n	401c7c <ili9488_check_box_coordinates+0x44>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  401c74:	68bb      	ldr	r3, [r7, #8]
  401c76:	f240 12df 	movw	r2, #479	; 0x1df
  401c7a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  401c7c:	683b      	ldr	r3, [r7, #0]
  401c7e:	681b      	ldr	r3, [r3, #0]
  401c80:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
  401c84:	d303      	bcc.n	401c8e <ili9488_check_box_coordinates+0x56>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  401c86:	683b      	ldr	r3, [r7, #0]
  401c88:	f240 12df 	movw	r2, #479	; 0x1df
  401c8c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  401c8e:	68fb      	ldr	r3, [r7, #12]
  401c90:	681a      	ldr	r2, [r3, #0]
  401c92:	687b      	ldr	r3, [r7, #4]
  401c94:	681b      	ldr	r3, [r3, #0]
  401c96:	429a      	cmp	r2, r3
  401c98:	d909      	bls.n	401cae <ili9488_check_box_coordinates+0x76>
		dw = *p_ul_x1;
  401c9a:	68fb      	ldr	r3, [r7, #12]
  401c9c:	681b      	ldr	r3, [r3, #0]
  401c9e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  401ca0:	687b      	ldr	r3, [r7, #4]
  401ca2:	681a      	ldr	r2, [r3, #0]
  401ca4:	68fb      	ldr	r3, [r7, #12]
  401ca6:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  401ca8:	687b      	ldr	r3, [r7, #4]
  401caa:	697a      	ldr	r2, [r7, #20]
  401cac:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  401cae:	68bb      	ldr	r3, [r7, #8]
  401cb0:	681a      	ldr	r2, [r3, #0]
  401cb2:	683b      	ldr	r3, [r7, #0]
  401cb4:	681b      	ldr	r3, [r3, #0]
  401cb6:	429a      	cmp	r2, r3
  401cb8:	d909      	bls.n	401cce <ili9488_check_box_coordinates+0x96>
		dw = *p_ul_y1;
  401cba:	68bb      	ldr	r3, [r7, #8]
  401cbc:	681b      	ldr	r3, [r3, #0]
  401cbe:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  401cc0:	683b      	ldr	r3, [r7, #0]
  401cc2:	681a      	ldr	r2, [r3, #0]
  401cc4:	68bb      	ldr	r3, [r7, #8]
  401cc6:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  401cc8:	683b      	ldr	r3, [r7, #0]
  401cca:	697a      	ldr	r2, [r7, #20]
  401ccc:	601a      	str	r2, [r3, #0]
	}
}
  401cce:	bf00      	nop
  401cd0:	371c      	adds	r7, #28
  401cd2:	46bd      	mov	sp, r7
  401cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cd8:	4770      	bx	lr
	...

00401cdc <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  401cdc:	b580      	push	{r7, lr}
  401cde:	b084      	sub	sp, #16
  401ce0:	af00      	add	r7, sp, #0
  401ce2:	4603      	mov	r3, r0
  401ce4:	71fb      	strb	r3, [r7, #7]
	ili9488_color_t value;
	if(direction) {
  401ce6:	79fb      	ldrb	r3, [r7, #7]
  401ce8:	2b00      	cmp	r3, #0
  401cea:	d002      	beq.n	401cf2 <ili9488_set_display_direction+0x16>
		value = 0xE8;
  401cec:	23e8      	movs	r3, #232	; 0xe8
  401cee:	73fb      	strb	r3, [r7, #15]
  401cf0:	e001      	b.n	401cf6 <ili9488_set_display_direction+0x1a>
	} else {
		value = 0x48;
  401cf2:	2348      	movs	r3, #72	; 0x48
  401cf4:	73fb      	strb	r3, [r7, #15]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  401cf6:	f107 030f 	add.w	r3, r7, #15
  401cfa:	2201      	movs	r2, #1
  401cfc:	4619      	mov	r1, r3
  401cfe:	2036      	movs	r0, #54	; 0x36
  401d00:	4b02      	ldr	r3, [pc, #8]	; (401d0c <ili9488_set_display_direction+0x30>)
  401d02:	4798      	blx	r3
}
  401d04:	bf00      	nop
  401d06:	3710      	adds	r7, #16
  401d08:	46bd      	mov	sp, r7
  401d0a:	bd80      	pop	{r7, pc}
  401d0c:	00401ab5 	.word	0x00401ab5

00401d10 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  401d10:	b590      	push	{r4, r7, lr}
  401d12:	b087      	sub	sp, #28
  401d14:	af00      	add	r7, sp, #0
  401d16:	4604      	mov	r4, r0
  401d18:	4608      	mov	r0, r1
  401d1a:	4611      	mov	r1, r2
  401d1c:	461a      	mov	r2, r3
  401d1e:	4623      	mov	r3, r4
  401d20:	80fb      	strh	r3, [r7, #6]
  401d22:	4603      	mov	r3, r0
  401d24:	80bb      	strh	r3, [r7, #4]
  401d26:	460b      	mov	r3, r1
  401d28:	807b      	strh	r3, [r7, #2]
  401d2a:	4613      	mov	r3, r2
  401d2c:	803b      	strh	r3, [r7, #0]
	uint16_t col_start, col_end, row_start, row_end;
	uint32_t cnt = 0;
  401d2e:	2300      	movs	r3, #0
  401d30:	617b      	str	r3, [r7, #20]
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);
  401d32:	2304      	movs	r3, #4
  401d34:	617b      	str	r3, [r7, #20]

	col_start  =  x ;
  401d36:	88fb      	ldrh	r3, [r7, #6]
  401d38:	827b      	strh	r3, [r7, #18]
	col_end    =  width + x - 1;
  401d3a:	887a      	ldrh	r2, [r7, #2]
  401d3c:	88fb      	ldrh	r3, [r7, #6]
  401d3e:	4413      	add	r3, r2
  401d40:	b29b      	uxth	r3, r3
  401d42:	3b01      	subs	r3, #1
  401d44:	b29b      	uxth	r3, r3
  401d46:	823b      	strh	r3, [r7, #16]

	row_start = y ;
  401d48:	88bb      	ldrh	r3, [r7, #4]
  401d4a:	81fb      	strh	r3, [r7, #14]
	row_end   = height + y - 1;
  401d4c:	883a      	ldrh	r2, [r7, #0]
  401d4e:	88bb      	ldrh	r3, [r7, #4]
  401d50:	4413      	add	r3, r2
  401d52:	b29b      	uxth	r3, r3
  401d54:	3b01      	subs	r3, #1
  401d56:	b29b      	uxth	r3, r3
  401d58:	81bb      	strh	r3, [r7, #12]

	buf[0] = get_8b_to_16b(col_start);
  401d5a:	f107 0312 	add.w	r3, r7, #18
  401d5e:	785b      	ldrb	r3, [r3, #1]
  401d60:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(col_start);
  401d62:	f107 0312 	add.w	r3, r7, #18
  401d66:	781b      	ldrb	r3, [r3, #0]
  401d68:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(col_end);
  401d6a:	f107 0310 	add.w	r3, r7, #16
  401d6e:	785b      	ldrb	r3, [r3, #1]
  401d70:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(col_end);
  401d72:	f107 0310 	add.w	r3, r7, #16
  401d76:	781b      	ldrb	r3, [r3, #0]
  401d78:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  401d7a:	f107 0308 	add.w	r3, r7, #8
  401d7e:	697a      	ldr	r2, [r7, #20]
  401d80:	4619      	mov	r1, r3
  401d82:	202a      	movs	r0, #42	; 0x2a
  401d84:	4b13      	ldr	r3, [pc, #76]	; (401dd4 <ili9488_set_window+0xc4>)
  401d86:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401d88:	2200      	movs	r2, #0
  401d8a:	2100      	movs	r1, #0
  401d8c:	2000      	movs	r0, #0
  401d8e:	4b11      	ldr	r3, [pc, #68]	; (401dd4 <ili9488_set_window+0xc4>)
  401d90:	4798      	blx	r3

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  401d92:	f107 030e 	add.w	r3, r7, #14
  401d96:	785b      	ldrb	r3, [r3, #1]
  401d98:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(row_start);
  401d9a:	f107 030e 	add.w	r3, r7, #14
  401d9e:	781b      	ldrb	r3, [r3, #0]
  401da0:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(row_end);
  401da2:	f107 030c 	add.w	r3, r7, #12
  401da6:	785b      	ldrb	r3, [r3, #1]
  401da8:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(row_end);
  401daa:	f107 030c 	add.w	r3, r7, #12
  401dae:	781b      	ldrb	r3, [r3, #0]
  401db0:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  401db2:	f107 0308 	add.w	r3, r7, #8
  401db6:	697a      	ldr	r2, [r7, #20]
  401db8:	4619      	mov	r1, r3
  401dba:	202b      	movs	r0, #43	; 0x2b
  401dbc:	4b05      	ldr	r3, [pc, #20]	; (401dd4 <ili9488_set_window+0xc4>)
  401dbe:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401dc0:	2200      	movs	r2, #0
  401dc2:	2100      	movs	r1, #0
  401dc4:	2000      	movs	r0, #0
  401dc6:	4b03      	ldr	r3, [pc, #12]	; (401dd4 <ili9488_set_window+0xc4>)
  401dc8:	4798      	blx	r3
}
  401dca:	bf00      	nop
  401dcc:	371c      	adds	r7, #28
  401dce:	46bd      	mov	sp, r7
  401dd0:	bd90      	pop	{r4, r7, pc}
  401dd2:	bf00      	nop
  401dd4:	00401ab5 	.word	0x00401ab5

00401dd8 <ili9488_init>:
 * \param p_opt pointer to ILI9488 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9488_init(struct ili9488_opt_t *p_opt)
{
  401dd8:	b590      	push	{r4, r7, lr}
  401dda:	b089      	sub	sp, #36	; 0x24
  401ddc:	af02      	add	r7, sp, #8
  401dde:	6078      	str	r0, [r7, #4]
			| SMC_MODE_DBW_16_BIT
			| SMC_MODE_EXNW_MODE_DISABLED
			| SMC_MODE_TDF_CYCLES(0xF));
#endif
#ifdef ILI9488_SPIMODE
	struct spi_device ILI9488_SPI_DEVICE = {
  401de0:	2303      	movs	r3, #3
  401de2:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9488_SPI_NPCS
	};

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9488_SPI);
  401de4:	4843      	ldr	r0, [pc, #268]	; (401ef4 <ili9488_init+0x11c>)
  401de6:	4b44      	ldr	r3, [pc, #272]	; (401ef8 <ili9488_init+0x120>)
  401de8:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  401dea:	f107 010c 	add.w	r1, r7, #12
  401dee:	2300      	movs	r3, #0
  401df0:	9300      	str	r3, [sp, #0]
  401df2:	4b42      	ldr	r3, [pc, #264]	; (401efc <ili9488_init+0x124>)
  401df4:	2203      	movs	r2, #3
  401df6:	483f      	ldr	r0, [pc, #252]	; (401ef4 <ili9488_init+0x11c>)
  401df8:	4c41      	ldr	r4, [pc, #260]	; (401f00 <ili9488_init+0x128>)
  401dfa:	47a0      	blx	r4
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  401dfc:	2200      	movs	r2, #0
  401dfe:	2103      	movs	r1, #3
  401e00:	483c      	ldr	r0, [pc, #240]	; (401ef4 <ili9488_init+0x11c>)
  401e02:	4b40      	ldr	r3, [pc, #256]	; (401f04 <ili9488_init+0x12c>)
  401e04:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  401e06:	f107 030c 	add.w	r3, r7, #12
  401e0a:	4619      	mov	r1, r3
  401e0c:	4839      	ldr	r0, [pc, #228]	; (401ef4 <ili9488_init+0x11c>)
  401e0e:	4b3e      	ldr	r3, [pc, #248]	; (401f08 <ili9488_init+0x130>)
  401e10:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9488_SPI);
  401e12:	4838      	ldr	r0, [pc, #224]	; (401ef4 <ili9488_init+0x11c>)
  401e14:	4b3d      	ldr	r3, [pc, #244]	; (401f0c <ili9488_init+0x134>)
  401e16:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9488_SPI, SPI_IER_RDRF);
  401e18:	2101      	movs	r1, #1
  401e1a:	4836      	ldr	r0, [pc, #216]	; (401ef4 <ili9488_init+0x11c>)
  401e1c:	4b3c      	ldr	r3, [pc, #240]	; (401f10 <ili9488_init+0x138>)
  401e1e:	4798      	blx	r3
#endif

	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  401e20:	2200      	movs	r2, #0
  401e22:	2100      	movs	r1, #0
  401e24:	2001      	movs	r0, #1
  401e26:	4b3b      	ldr	r3, [pc, #236]	; (401f14 <ili9488_init+0x13c>)
  401e28:	4798      	blx	r3
	ili9488_delay(200);
  401e2a:	20c8      	movs	r0, #200	; 0xc8
  401e2c:	4b3a      	ldr	r3, [pc, #232]	; (401f18 <ili9488_init+0x140>)
  401e2e:	4798      	blx	r3

	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  401e30:	2200      	movs	r2, #0
  401e32:	2100      	movs	r1, #0
  401e34:	2011      	movs	r0, #17
  401e36:	4b37      	ldr	r3, [pc, #220]	; (401f14 <ili9488_init+0x13c>)
  401e38:	4798      	blx	r3
	ili9488_delay(200);
  401e3a:	20c8      	movs	r0, #200	; 0xc8
  401e3c:	4b36      	ldr	r3, [pc, #216]	; (401f18 <ili9488_init+0x140>)
  401e3e:	4798      	blx	r3

	/** read chipid */
	chipid = ili9488_read_chipid();
  401e40:	4b36      	ldr	r3, [pc, #216]	; (401f1c <ili9488_init+0x144>)
  401e42:	4798      	blx	r3
  401e44:	6178      	str	r0, [r7, #20]
	if (chipid != ILI9488_DEVICE_CODE) {
  401e46:	697b      	ldr	r3, [r7, #20]
  401e48:	f249 4288 	movw	r2, #38024	; 0x9488
  401e4c:	4293      	cmp	r3, r2
  401e4e:	d001      	beq.n	401e54 <ili9488_init+0x7c>
		return 1;
  401e50:	2301      	movs	r3, #1
  401e52:	e04a      	b.n	401eea <ili9488_init+0x112>
	}

	/** make it tRGB and reverse the column order */
	param = 0x48;
  401e54:	2348      	movs	r3, #72	; 0x48
  401e56:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  401e58:	f107 0313 	add.w	r3, r7, #19
  401e5c:	2201      	movs	r2, #1
  401e5e:	4619      	mov	r1, r3
  401e60:	2036      	movs	r0, #54	; 0x36
  401e62:	4b2c      	ldr	r3, [pc, #176]	; (401f14 <ili9488_init+0x13c>)
  401e64:	4798      	blx	r3
	ili9488_delay(100);
  401e66:	2064      	movs	r0, #100	; 0x64
  401e68:	4b2b      	ldr	r3, [pc, #172]	; (401f18 <ili9488_init+0x140>)
  401e6a:	4798      	blx	r3

	param = 0x04;
  401e6c:	2304      	movs	r3, #4
  401e6e:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  401e70:	f107 0313 	add.w	r3, r7, #19
  401e74:	2201      	movs	r2, #1
  401e76:	4619      	mov	r1, r3
  401e78:	20cf      	movs	r0, #207	; 0xcf
  401e7a:	4b26      	ldr	r3, [pc, #152]	; (401f14 <ili9488_init+0x13c>)
  401e7c:	4798      	blx	r3
	ili9488_delay(100);
  401e7e:	2064      	movs	r0, #100	; 0x64
  401e80:	4b25      	ldr	r3, [pc, #148]	; (401f18 <ili9488_init+0x140>)
  401e82:	4798      	blx	r3
	ili9488_delay(100);
	ili9488_write_register(ILI9488_CMD_PARTIAL_MODE_ON, 0, 0);
	ili9488_delay(100);
#endif
#ifdef ILI9488_SPIMODE
	param = 0x06;
  401e84:	2306      	movs	r3, #6
  401e86:	74fb      	strb	r3, [r7, #19]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  401e88:	f107 0313 	add.w	r3, r7, #19
  401e8c:	2201      	movs	r2, #1
  401e8e:	4619      	mov	r1, r3
  401e90:	203a      	movs	r0, #58	; 0x3a
  401e92:	4b20      	ldr	r3, [pc, #128]	; (401f14 <ili9488_init+0x13c>)
  401e94:	4798      	blx	r3
	ili9488_delay(100);
  401e96:	2064      	movs	r0, #100	; 0x64
  401e98:	4b1f      	ldr	r3, [pc, #124]	; (401f18 <ili9488_init+0x140>)
  401e9a:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  401e9c:	2200      	movs	r2, #0
  401e9e:	2100      	movs	r1, #0
  401ea0:	2013      	movs	r0, #19
  401ea2:	4b1c      	ldr	r3, [pc, #112]	; (401f14 <ili9488_init+0x13c>)
  401ea4:	4798      	blx	r3
	ili9488_delay(100);
  401ea6:	2064      	movs	r0, #100	; 0x64
  401ea8:	4b1b      	ldr	r3, [pc, #108]	; (401f18 <ili9488_init+0x140>)
  401eaa:	4798      	blx	r3
#endif

	ili9488_display_on();
  401eac:	4b1c      	ldr	r3, [pc, #112]	; (401f20 <ili9488_init+0x148>)
  401eae:	4798      	blx	r3
	ili9488_delay(100);
  401eb0:	2064      	movs	r0, #100	; 0x64
  401eb2:	4b19      	ldr	r3, [pc, #100]	; (401f18 <ili9488_init+0x140>)
  401eb4:	4798      	blx	r3

	ili9488_set_display_direction(LANDSCAPE);
  401eb6:	2000      	movs	r0, #0
  401eb8:	4b1a      	ldr	r3, [pc, #104]	; (401f24 <ili9488_init+0x14c>)
  401eba:	4798      	blx	r3
	ili9488_delay(100);
  401ebc:	2064      	movs	r0, #100	; 0x64
  401ebe:	4b16      	ldr	r3, [pc, #88]	; (401f18 <ili9488_init+0x140>)
  401ec0:	4798      	blx	r3

	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  401ec2:	687b      	ldr	r3, [r7, #4]
  401ec4:	681b      	ldr	r3, [r3, #0]
  401ec6:	b29a      	uxth	r2, r3
  401ec8:	687b      	ldr	r3, [r7, #4]
  401eca:	685b      	ldr	r3, [r3, #4]
  401ecc:	b29b      	uxth	r3, r3
  401ece:	2100      	movs	r1, #0
  401ed0:	2000      	movs	r0, #0
  401ed2:	4c15      	ldr	r4, [pc, #84]	; (401f28 <ili9488_init+0x150>)
  401ed4:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	689b      	ldr	r3, [r3, #8]
  401eda:	4618      	mov	r0, r3
  401edc:	4b13      	ldr	r3, [pc, #76]	; (401f2c <ili9488_init+0x154>)
  401ede:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  401ee0:	2100      	movs	r1, #0
  401ee2:	2000      	movs	r0, #0
  401ee4:	4b12      	ldr	r3, [pc, #72]	; (401f30 <ili9488_init+0x158>)
  401ee6:	4798      	blx	r3

	return 0;
  401ee8:	2300      	movs	r3, #0
}
  401eea:	4618      	mov	r0, r3
  401eec:	371c      	adds	r7, #28
  401eee:	46bd      	mov	sp, r7
  401ef0:	bd90      	pop	{r4, r7, pc}
  401ef2:	bf00      	nop
  401ef4:	40008000 	.word	0x40008000
  401ef8:	00401241 	.word	0x00401241
  401efc:	01312d00 	.word	0x01312d00
  401f00:	004012b1 	.word	0x004012b1
  401f04:	00402da9 	.word	0x00402da9
  401f08:	00401365 	.word	0x00401365
  401f0c:	004019fd 	.word	0x004019fd
  401f10:	00401a17 	.word	0x00401a17
  401f14:	00401ab5 	.word	0x00401ab5
  401f18:	00401bf9 	.word	0x00401bf9
  401f1c:	00401b2d 	.word	0x00401b2d
  401f20:	00401f35 	.word	0x00401f35
  401f24:	00401cdd 	.word	0x00401cdd
  401f28:	00401d11 	.word	0x00401d11
  401f2c:	00401f4d 	.word	0x00401f4d
  401f30:	00401fa1 	.word	0x00401fa1

00401f34 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  401f34:	b580      	push	{r7, lr}
  401f36:	af00      	add	r7, sp, #0
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  401f38:	2200      	movs	r2, #0
  401f3a:	2100      	movs	r1, #0
  401f3c:	2029      	movs	r0, #41	; 0x29
  401f3e:	4b02      	ldr	r3, [pc, #8]	; (401f48 <ili9488_display_on+0x14>)
  401f40:	4798      	blx	r3
}
  401f42:	bf00      	nop
  401f44:	bd80      	pop	{r7, pc}
  401f46:	bf00      	nop
  401f48:	00401ab5 	.word	0x00401ab5

00401f4c <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b085      	sub	sp, #20
  401f50:	af00      	add	r7, sp, #0
  401f52:	6078      	str	r0, [r7, #4]
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  401f54:	2300      	movs	r3, #0
  401f56:	60fb      	str	r3, [r7, #12]
  401f58:	e016      	b.n	401f88 <ili9488_set_foreground_color+0x3c>
		g_ul_pixel_cache[i++] = ul_color>>16;
  401f5a:	68fb      	ldr	r3, [r7, #12]
  401f5c:	1c5a      	adds	r2, r3, #1
  401f5e:	60fa      	str	r2, [r7, #12]
  401f60:	687a      	ldr	r2, [r7, #4]
  401f62:	0c12      	lsrs	r2, r2, #16
  401f64:	b2d1      	uxtb	r1, r2
  401f66:	4a0d      	ldr	r2, [pc, #52]	; (401f9c <ili9488_set_foreground_color+0x50>)
  401f68:	54d1      	strb	r1, [r2, r3]
		g_ul_pixel_cache[i++] = ul_color>>8;
  401f6a:	68fb      	ldr	r3, [r7, #12]
  401f6c:	1c5a      	adds	r2, r3, #1
  401f6e:	60fa      	str	r2, [r7, #12]
  401f70:	687a      	ldr	r2, [r7, #4]
  401f72:	0a12      	lsrs	r2, r2, #8
  401f74:	b2d1      	uxtb	r1, r2
  401f76:	4a09      	ldr	r2, [pc, #36]	; (401f9c <ili9488_set_foreground_color+0x50>)
  401f78:	54d1      	strb	r1, [r2, r3]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  401f7a:	68fb      	ldr	r3, [r7, #12]
  401f7c:	1c5a      	adds	r2, r3, #1
  401f7e:	60fa      	str	r2, [r7, #12]
  401f80:	687a      	ldr	r2, [r7, #4]
  401f82:	b2d1      	uxtb	r1, r2
  401f84:	4a05      	ldr	r2, [pc, #20]	; (401f9c <ili9488_set_foreground_color+0x50>)
  401f86:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  401f88:	68fb      	ldr	r3, [r7, #12]
  401f8a:	f5b3 7f70 	cmp.w	r3, #960	; 0x3c0
  401f8e:	d3e4      	bcc.n	401f5a <ili9488_set_foreground_color+0xe>
	}
#endif
}
  401f90:	bf00      	nop
  401f92:	3714      	adds	r7, #20
  401f94:	46bd      	mov	sp, r7
  401f96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f9a:	4770      	bx	lr
  401f9c:	204009e4 	.word	0x204009e4

00401fa0 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  401fa0:	b580      	push	{r7, lr}
  401fa2:	b084      	sub	sp, #16
  401fa4:	af00      	add	r7, sp, #0
  401fa6:	4603      	mov	r3, r0
  401fa8:	460a      	mov	r2, r1
  401faa:	80fb      	strh	r3, [r7, #6]
  401fac:	4613      	mov	r3, r2
  401fae:	80bb      	strh	r3, [r7, #4]
	/* Set Horizontal Address Start Position */
	uint32_t cnt = 0;
  401fb0:	2300      	movs	r3, #0
  401fb2:	60fb      	str	r3, [r7, #12]

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);
  401fb4:	2304      	movs	r3, #4
  401fb6:	60fb      	str	r3, [r7, #12]

	buf[0] = get_8b_to_16b(x);
  401fb8:	1dbb      	adds	r3, r7, #6
  401fba:	785b      	ldrb	r3, [r3, #1]
  401fbc:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(x);
  401fbe:	1dbb      	adds	r3, r7, #6
  401fc0:	781b      	ldrb	r3, [r3, #0]
  401fc2:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(x);
  401fc4:	1dbb      	adds	r3, r7, #6
  401fc6:	785b      	ldrb	r3, [r3, #1]
  401fc8:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(x);
  401fca:	1dbb      	adds	r3, r7, #6
  401fcc:	781b      	ldrb	r3, [r3, #0]
  401fce:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  401fd0:	f107 0308 	add.w	r3, r7, #8
  401fd4:	68fa      	ldr	r2, [r7, #12]
  401fd6:	4619      	mov	r1, r3
  401fd8:	202a      	movs	r0, #42	; 0x2a
  401fda:	4b11      	ldr	r3, [pc, #68]	; (402020 <ili9488_set_cursor_position+0x80>)
  401fdc:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401fde:	2200      	movs	r2, #0
  401fe0:	2100      	movs	r1, #0
  401fe2:	2000      	movs	r0, #0
  401fe4:	4b0e      	ldr	r3, [pc, #56]	; (402020 <ili9488_set_cursor_position+0x80>)
  401fe6:	4798      	blx	r3


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  401fe8:	1d3b      	adds	r3, r7, #4
  401fea:	785b      	ldrb	r3, [r3, #1]
  401fec:	723b      	strb	r3, [r7, #8]
	buf[1] = get_0b_to_8b(y);
  401fee:	1d3b      	adds	r3, r7, #4
  401ff0:	781b      	ldrb	r3, [r3, #0]
  401ff2:	727b      	strb	r3, [r7, #9]
	buf[2] = get_8b_to_16b(y);
  401ff4:	1d3b      	adds	r3, r7, #4
  401ff6:	785b      	ldrb	r3, [r3, #1]
  401ff8:	72bb      	strb	r3, [r7, #10]
	buf[3] = get_0b_to_8b(y);
  401ffa:	1d3b      	adds	r3, r7, #4
  401ffc:	781b      	ldrb	r3, [r3, #0]
  401ffe:	72fb      	strb	r3, [r7, #11]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  402000:	f107 0308 	add.w	r3, r7, #8
  402004:	68fa      	ldr	r2, [r7, #12]
  402006:	4619      	mov	r1, r3
  402008:	202b      	movs	r0, #43	; 0x2b
  40200a:	4b05      	ldr	r3, [pc, #20]	; (402020 <ili9488_set_cursor_position+0x80>)
  40200c:	4798      	blx	r3
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40200e:	2200      	movs	r2, #0
  402010:	2100      	movs	r1, #0
  402012:	2000      	movs	r0, #0
  402014:	4b02      	ldr	r3, [pc, #8]	; (402020 <ili9488_set_cursor_position+0x80>)
  402016:	4798      	blx	r3
}
  402018:	bf00      	nop
  40201a:	3710      	adds	r7, #16
  40201c:	46bd      	mov	sp, r7
  40201e:	bd80      	pop	{r7, pc}
  402020:	00401ab5 	.word	0x00401ab5

00402024 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  402024:	b590      	push	{r4, r7, lr}
  402026:	b087      	sub	sp, #28
  402028:	af00      	add	r7, sp, #0
  40202a:	60f8      	str	r0, [r7, #12]
  40202c:	60b9      	str	r1, [r7, #8]
  40202e:	607a      	str	r2, [r7, #4]
  402030:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  402032:	463b      	mov	r3, r7
  402034:	1d3a      	adds	r2, r7, #4
  402036:	f107 0108 	add.w	r1, r7, #8
  40203a:	f107 000c 	add.w	r0, r7, #12
  40203e:	4c2a      	ldr	r4, [pc, #168]	; (4020e8 <ili9488_draw_filled_rectangle+0xc4>)
  402040:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  402042:	68fb      	ldr	r3, [r7, #12]
  402044:	b298      	uxth	r0, r3
  402046:	68bb      	ldr	r3, [r7, #8]
  402048:	b299      	uxth	r1, r3
  40204a:	687b      	ldr	r3, [r7, #4]
  40204c:	b29a      	uxth	r2, r3
  40204e:	68fb      	ldr	r3, [r7, #12]
  402050:	b29b      	uxth	r3, r3
  402052:	1ad3      	subs	r3, r2, r3
  402054:	b29b      	uxth	r3, r3
  402056:	3301      	adds	r3, #1
  402058:	b29c      	uxth	r4, r3
  40205a:	683b      	ldr	r3, [r7, #0]
  40205c:	b29a      	uxth	r2, r3
  40205e:	68bb      	ldr	r3, [r7, #8]
  402060:	b29b      	uxth	r3, r3
  402062:	1ad3      	subs	r3, r2, r3
  402064:	b29b      	uxth	r3, r3
  402066:	3301      	adds	r3, #1
  402068:	b29b      	uxth	r3, r3
  40206a:	4622      	mov	r2, r4
  40206c:	4c1f      	ldr	r4, [pc, #124]	; (4020ec <ili9488_draw_filled_rectangle+0xc8>)
  40206e:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  402070:	4b1f      	ldr	r3, [pc, #124]	; (4020f0 <ili9488_draw_filled_rectangle+0xcc>)
  402072:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  402074:	687a      	ldr	r2, [r7, #4]
  402076:	68fb      	ldr	r3, [r7, #12]
  402078:	1ad3      	subs	r3, r2, r3
  40207a:	3301      	adds	r3, #1
  40207c:	6839      	ldr	r1, [r7, #0]
  40207e:	68ba      	ldr	r2, [r7, #8]
  402080:	1a8a      	subs	r2, r1, r2
  402082:	3201      	adds	r2, #1
  402084:	fb02 f303 	mul.w	r3, r2, r3
  402088:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40208a:	693b      	ldr	r3, [r7, #16]
  40208c:	4a19      	ldr	r2, [pc, #100]	; (4020f4 <ili9488_draw_filled_rectangle+0xd0>)
  40208e:	fba2 2303 	umull	r2, r3, r2, r3
  402092:	0a1b      	lsrs	r3, r3, #8
  402094:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  402096:	e004      	b.n	4020a2 <ili9488_draw_filled_rectangle+0x7e>
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  402098:	f44f 7170 	mov.w	r1, #960	; 0x3c0
  40209c:	4816      	ldr	r0, [pc, #88]	; (4020f8 <ili9488_draw_filled_rectangle+0xd4>)
  40209e:	4b17      	ldr	r3, [pc, #92]	; (4020fc <ili9488_draw_filled_rectangle+0xd8>)
  4020a0:	4798      	blx	r3
	while (blocks--) {
  4020a2:	697b      	ldr	r3, [r7, #20]
  4020a4:	1e5a      	subs	r2, r3, #1
  4020a6:	617a      	str	r2, [r7, #20]
  4020a8:	2b00      	cmp	r3, #0
  4020aa:	d1f5      	bne.n	402098 <ili9488_draw_filled_rectangle+0x74>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  4020ac:	6939      	ldr	r1, [r7, #16]
  4020ae:	4b11      	ldr	r3, [pc, #68]	; (4020f4 <ili9488_draw_filled_rectangle+0xd0>)
  4020b0:	fba3 2301 	umull	r2, r3, r3, r1
  4020b4:	0a1a      	lsrs	r2, r3, #8
  4020b6:	4613      	mov	r3, r2
  4020b8:	009b      	lsls	r3, r3, #2
  4020ba:	4413      	add	r3, r2
  4020bc:	019b      	lsls	r3, r3, #6
  4020be:	1aca      	subs	r2, r1, r3
  4020c0:	4613      	mov	r3, r2
  4020c2:	005b      	lsls	r3, r3, #1
  4020c4:	4413      	add	r3, r2
  4020c6:	4619      	mov	r1, r3
  4020c8:	480b      	ldr	r0, [pc, #44]	; (4020f8 <ili9488_draw_filled_rectangle+0xd4>)
  4020ca:	4b0c      	ldr	r3, [pc, #48]	; (4020fc <ili9488_draw_filled_rectangle+0xd8>)
  4020cc:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  4020ce:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4020d2:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4020d6:	2100      	movs	r1, #0
  4020d8:	2000      	movs	r0, #0
  4020da:	4c04      	ldr	r4, [pc, #16]	; (4020ec <ili9488_draw_filled_rectangle+0xc8>)
  4020dc:	47a0      	blx	r4

}
  4020de:	bf00      	nop
  4020e0:	371c      	adds	r7, #28
  4020e2:	46bd      	mov	sp, r7
  4020e4:	bd90      	pop	{r4, r7, pc}
  4020e6:	bf00      	nop
  4020e8:	00401c39 	.word	0x00401c39
  4020ec:	00401d11 	.word	0x00401d11
  4020f0:	00401a35 	.word	0x00401a35
  4020f4:	cccccccd 	.word	0xcccccccd
  4020f8:	204009e4 	.word	0x204009e4
  4020fc:	00401a75 	.word	0x00401a75

00402100 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  402100:	b480      	push	{r7}
  402102:	b083      	sub	sp, #12
  402104:	af00      	add	r7, sp, #0
  402106:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  402108:	687b      	ldr	r3, [r7, #4]
  40210a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40210c:	4618      	mov	r0, r3
  40210e:	370c      	adds	r7, #12
  402110:	46bd      	mov	sp, r7
  402112:	f85d 7b04 	ldr.w	r7, [sp], #4
  402116:	4770      	bx	lr

00402118 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  402118:	b480      	push	{r7}
  40211a:	b083      	sub	sp, #12
  40211c:	af00      	add	r7, sp, #0
  40211e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  402120:	687b      	ldr	r3, [r7, #4]
  402122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  402124:	4618      	mov	r0, r3
  402126:	370c      	adds	r7, #12
  402128:	46bd      	mov	sp, r7
  40212a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40212e:	4770      	bx	lr

00402130 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  402130:	b480      	push	{r7}
  402132:	b083      	sub	sp, #12
  402134:	af00      	add	r7, sp, #0
  402136:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  402138:	687b      	ldr	r3, [r7, #4]
  40213a:	4a09      	ldr	r2, [pc, #36]	; (402160 <afec_find_inst_num+0x30>)
  40213c:	4293      	cmp	r3, r2
  40213e:	d101      	bne.n	402144 <afec_find_inst_num+0x14>
		return 1;
  402140:	2301      	movs	r3, #1
  402142:	e006      	b.n	402152 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  402144:	687b      	ldr	r3, [r7, #4]
  402146:	4a07      	ldr	r2, [pc, #28]	; (402164 <afec_find_inst_num+0x34>)
  402148:	4293      	cmp	r3, r2
  40214a:	d101      	bne.n	402150 <afec_find_inst_num+0x20>
		return 0;
  40214c:	2300      	movs	r3, #0
  40214e:	e000      	b.n	402152 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  402150:	2300      	movs	r3, #0
}
  402152:	4618      	mov	r0, r3
  402154:	370c      	adds	r7, #12
  402156:	46bd      	mov	sp, r7
  402158:	f85d 7b04 	ldr.w	r7, [sp], #4
  40215c:	4770      	bx	lr
  40215e:	bf00      	nop
  402160:	40064000 	.word	0x40064000
  402164:	4003c000 	.word	0x4003c000

00402168 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  402168:	b580      	push	{r7, lr}
  40216a:	b082      	sub	sp, #8
  40216c:	af00      	add	r7, sp, #0
  40216e:	4603      	mov	r3, r0
  402170:	6039      	str	r1, [r7, #0]
  402172:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  402174:	79fb      	ldrb	r3, [r7, #7]
  402176:	490a      	ldr	r1, [pc, #40]	; (4021a0 <afec_interrupt+0x38>)
  402178:	011a      	lsls	r2, r3, #4
  40217a:	683b      	ldr	r3, [r7, #0]
  40217c:	4413      	add	r3, r2
  40217e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  402182:	2b00      	cmp	r3, #0
  402184:	d007      	beq.n	402196 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  402186:	79fb      	ldrb	r3, [r7, #7]
  402188:	4905      	ldr	r1, [pc, #20]	; (4021a0 <afec_interrupt+0x38>)
  40218a:	011a      	lsls	r2, r3, #4
  40218c:	683b      	ldr	r3, [r7, #0]
  40218e:	4413      	add	r3, r2
  402190:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  402194:	4798      	blx	r3
	}
}
  402196:	bf00      	nop
  402198:	3708      	adds	r7, #8
  40219a:	46bd      	mov	sp, r7
  40219c:	bd80      	pop	{r7, pc}
  40219e:	bf00      	nop
  4021a0:	2040c8a8 	.word	0x2040c8a8

004021a4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4021a4:	b590      	push	{r4, r7, lr}
  4021a6:	b087      	sub	sp, #28
  4021a8:	af00      	add	r7, sp, #0
  4021aa:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4021ac:	6878      	ldr	r0, [r7, #4]
  4021ae:	4b28      	ldr	r3, [pc, #160]	; (402250 <afec_process_callback+0xac>)
  4021b0:	4798      	blx	r3
  4021b2:	4604      	mov	r4, r0
  4021b4:	6878      	ldr	r0, [r7, #4]
  4021b6:	4b27      	ldr	r3, [pc, #156]	; (402254 <afec_process_callback+0xb0>)
  4021b8:	4798      	blx	r3
  4021ba:	4603      	mov	r3, r0
  4021bc:	4023      	ands	r3, r4
  4021be:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  4021c0:	6878      	ldr	r0, [r7, #4]
  4021c2:	4b25      	ldr	r3, [pc, #148]	; (402258 <afec_process_callback+0xb4>)
  4021c4:	4798      	blx	r3
  4021c6:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4021c8:	2300      	movs	r3, #0
  4021ca:	617b      	str	r3, [r7, #20]
  4021cc:	e039      	b.n	402242 <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4021ce:	697b      	ldr	r3, [r7, #20]
  4021d0:	2b0b      	cmp	r3, #11
  4021d2:	d80f      	bhi.n	4021f4 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  4021d4:	2201      	movs	r2, #1
  4021d6:	697b      	ldr	r3, [r7, #20]
  4021d8:	fa02 f303 	lsl.w	r3, r2, r3
  4021dc:	461a      	mov	r2, r3
  4021de:	68fb      	ldr	r3, [r7, #12]
  4021e0:	4013      	ands	r3, r2
  4021e2:	2b00      	cmp	r3, #0
  4021e4:	d02a      	beq.n	40223c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  4021e6:	693b      	ldr	r3, [r7, #16]
  4021e8:	b2db      	uxtb	r3, r3
  4021ea:	6979      	ldr	r1, [r7, #20]
  4021ec:	4618      	mov	r0, r3
  4021ee:	4b1b      	ldr	r3, [pc, #108]	; (40225c <afec_process_callback+0xb8>)
  4021f0:	4798      	blx	r3
  4021f2:	e023      	b.n	40223c <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4021f4:	697b      	ldr	r3, [r7, #20]
  4021f6:	2b0e      	cmp	r3, #14
  4021f8:	d810      	bhi.n	40221c <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4021fa:	697b      	ldr	r3, [r7, #20]
  4021fc:	330c      	adds	r3, #12
  4021fe:	2201      	movs	r2, #1
  402200:	fa02 f303 	lsl.w	r3, r2, r3
  402204:	461a      	mov	r2, r3
  402206:	68fb      	ldr	r3, [r7, #12]
  402208:	4013      	ands	r3, r2
  40220a:	2b00      	cmp	r3, #0
  40220c:	d016      	beq.n	40223c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40220e:	693b      	ldr	r3, [r7, #16]
  402210:	b2db      	uxtb	r3, r3
  402212:	6979      	ldr	r1, [r7, #20]
  402214:	4618      	mov	r0, r3
  402216:	4b11      	ldr	r3, [pc, #68]	; (40225c <afec_process_callback+0xb8>)
  402218:	4798      	blx	r3
  40221a:	e00f      	b.n	40223c <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40221c:	697b      	ldr	r3, [r7, #20]
  40221e:	330f      	adds	r3, #15
  402220:	2201      	movs	r2, #1
  402222:	fa02 f303 	lsl.w	r3, r2, r3
  402226:	461a      	mov	r2, r3
  402228:	68fb      	ldr	r3, [r7, #12]
  40222a:	4013      	ands	r3, r2
  40222c:	2b00      	cmp	r3, #0
  40222e:	d005      	beq.n	40223c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  402230:	693b      	ldr	r3, [r7, #16]
  402232:	b2db      	uxtb	r3, r3
  402234:	6979      	ldr	r1, [r7, #20]
  402236:	4618      	mov	r0, r3
  402238:	4b08      	ldr	r3, [pc, #32]	; (40225c <afec_process_callback+0xb8>)
  40223a:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40223c:	697b      	ldr	r3, [r7, #20]
  40223e:	3301      	adds	r3, #1
  402240:	617b      	str	r3, [r7, #20]
  402242:	697b      	ldr	r3, [r7, #20]
  402244:	2b0f      	cmp	r3, #15
  402246:	d9c2      	bls.n	4021ce <afec_process_callback+0x2a>
			}
		}
	}
}
  402248:	bf00      	nop
  40224a:	371c      	adds	r7, #28
  40224c:	46bd      	mov	sp, r7
  40224e:	bd90      	pop	{r4, r7, pc}
  402250:	00402101 	.word	0x00402101
  402254:	00402119 	.word	0x00402119
  402258:	00402131 	.word	0x00402131
  40225c:	00402169 	.word	0x00402169

00402260 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  402260:	b580      	push	{r7, lr}
  402262:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  402264:	4802      	ldr	r0, [pc, #8]	; (402270 <AFEC0_Handler+0x10>)
  402266:	4b03      	ldr	r3, [pc, #12]	; (402274 <AFEC0_Handler+0x14>)
  402268:	4798      	blx	r3
}
  40226a:	bf00      	nop
  40226c:	bd80      	pop	{r7, pc}
  40226e:	bf00      	nop
  402270:	4003c000 	.word	0x4003c000
  402274:	004021a5 	.word	0x004021a5

00402278 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  402278:	b580      	push	{r7, lr}
  40227a:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  40227c:	4802      	ldr	r0, [pc, #8]	; (402288 <AFEC1_Handler+0x10>)
  40227e:	4b03      	ldr	r3, [pc, #12]	; (40228c <AFEC1_Handler+0x14>)
  402280:	4798      	blx	r3
}
  402282:	bf00      	nop
  402284:	bd80      	pop	{r7, pc}
  402286:	bf00      	nop
  402288:	40064000 	.word	0x40064000
  40228c:	004021a5 	.word	0x004021a5

00402290 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402290:	b480      	push	{r7}
  402292:	b085      	sub	sp, #20
  402294:	af00      	add	r7, sp, #0
  402296:	60f8      	str	r0, [r7, #12]
  402298:	60b9      	str	r1, [r7, #8]
  40229a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40229c:	687b      	ldr	r3, [r7, #4]
  40229e:	2b00      	cmp	r3, #0
  4022a0:	d003      	beq.n	4022aa <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4022a2:	68fb      	ldr	r3, [r7, #12]
  4022a4:	68ba      	ldr	r2, [r7, #8]
  4022a6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4022a8:	e002      	b.n	4022b0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4022aa:	68fb      	ldr	r3, [r7, #12]
  4022ac:	68ba      	ldr	r2, [r7, #8]
  4022ae:	661a      	str	r2, [r3, #96]	; 0x60
}
  4022b0:	bf00      	nop
  4022b2:	3714      	adds	r7, #20
  4022b4:	46bd      	mov	sp, r7
  4022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ba:	4770      	bx	lr

004022bc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4022bc:	b480      	push	{r7}
  4022be:	b087      	sub	sp, #28
  4022c0:	af00      	add	r7, sp, #0
  4022c2:	60f8      	str	r0, [r7, #12]
  4022c4:	60b9      	str	r1, [r7, #8]
  4022c6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4022c8:	68fb      	ldr	r3, [r7, #12]
  4022ca:	687a      	ldr	r2, [r7, #4]
  4022cc:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4022ce:	68bb      	ldr	r3, [r7, #8]
  4022d0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4022d4:	d04a      	beq.n	40236c <pio_set_peripheral+0xb0>
  4022d6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4022da:	d808      	bhi.n	4022ee <pio_set_peripheral+0x32>
  4022dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4022e0:	d016      	beq.n	402310 <pio_set_peripheral+0x54>
  4022e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4022e6:	d02c      	beq.n	402342 <pio_set_peripheral+0x86>
  4022e8:	2b00      	cmp	r3, #0
  4022ea:	d069      	beq.n	4023c0 <pio_set_peripheral+0x104>
  4022ec:	e064      	b.n	4023b8 <pio_set_peripheral+0xfc>
  4022ee:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4022f2:	d065      	beq.n	4023c0 <pio_set_peripheral+0x104>
  4022f4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4022f8:	d803      	bhi.n	402302 <pio_set_peripheral+0x46>
  4022fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4022fe:	d04a      	beq.n	402396 <pio_set_peripheral+0xda>
  402300:	e05a      	b.n	4023b8 <pio_set_peripheral+0xfc>
  402302:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402306:	d05b      	beq.n	4023c0 <pio_set_peripheral+0x104>
  402308:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40230c:	d058      	beq.n	4023c0 <pio_set_peripheral+0x104>
  40230e:	e053      	b.n	4023b8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402310:	68fb      	ldr	r3, [r7, #12]
  402312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402314:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402316:	68fb      	ldr	r3, [r7, #12]
  402318:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40231a:	687b      	ldr	r3, [r7, #4]
  40231c:	43d9      	mvns	r1, r3
  40231e:	697b      	ldr	r3, [r7, #20]
  402320:	400b      	ands	r3, r1
  402322:	401a      	ands	r2, r3
  402324:	68fb      	ldr	r3, [r7, #12]
  402326:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402328:	68fb      	ldr	r3, [r7, #12]
  40232a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40232c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40232e:	68fb      	ldr	r3, [r7, #12]
  402330:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402332:	687b      	ldr	r3, [r7, #4]
  402334:	43d9      	mvns	r1, r3
  402336:	697b      	ldr	r3, [r7, #20]
  402338:	400b      	ands	r3, r1
  40233a:	401a      	ands	r2, r3
  40233c:	68fb      	ldr	r3, [r7, #12]
  40233e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402340:	e03a      	b.n	4023b8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402342:	68fb      	ldr	r3, [r7, #12]
  402344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402346:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402348:	687a      	ldr	r2, [r7, #4]
  40234a:	697b      	ldr	r3, [r7, #20]
  40234c:	431a      	orrs	r2, r3
  40234e:	68fb      	ldr	r3, [r7, #12]
  402350:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402352:	68fb      	ldr	r3, [r7, #12]
  402354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402356:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402358:	68fb      	ldr	r3, [r7, #12]
  40235a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40235c:	687b      	ldr	r3, [r7, #4]
  40235e:	43d9      	mvns	r1, r3
  402360:	697b      	ldr	r3, [r7, #20]
  402362:	400b      	ands	r3, r1
  402364:	401a      	ands	r2, r3
  402366:	68fb      	ldr	r3, [r7, #12]
  402368:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40236a:	e025      	b.n	4023b8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40236c:	68fb      	ldr	r3, [r7, #12]
  40236e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402370:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402372:	68fb      	ldr	r3, [r7, #12]
  402374:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402376:	687b      	ldr	r3, [r7, #4]
  402378:	43d9      	mvns	r1, r3
  40237a:	697b      	ldr	r3, [r7, #20]
  40237c:	400b      	ands	r3, r1
  40237e:	401a      	ands	r2, r3
  402380:	68fb      	ldr	r3, [r7, #12]
  402382:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402384:	68fb      	ldr	r3, [r7, #12]
  402386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402388:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40238a:	687a      	ldr	r2, [r7, #4]
  40238c:	697b      	ldr	r3, [r7, #20]
  40238e:	431a      	orrs	r2, r3
  402390:	68fb      	ldr	r3, [r7, #12]
  402392:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402394:	e010      	b.n	4023b8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402396:	68fb      	ldr	r3, [r7, #12]
  402398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40239a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40239c:	687a      	ldr	r2, [r7, #4]
  40239e:	697b      	ldr	r3, [r7, #20]
  4023a0:	431a      	orrs	r2, r3
  4023a2:	68fb      	ldr	r3, [r7, #12]
  4023a4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4023a6:	68fb      	ldr	r3, [r7, #12]
  4023a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4023aa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4023ac:	687a      	ldr	r2, [r7, #4]
  4023ae:	697b      	ldr	r3, [r7, #20]
  4023b0:	431a      	orrs	r2, r3
  4023b2:	68fb      	ldr	r3, [r7, #12]
  4023b4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4023b6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4023b8:	68fb      	ldr	r3, [r7, #12]
  4023ba:	687a      	ldr	r2, [r7, #4]
  4023bc:	605a      	str	r2, [r3, #4]
  4023be:	e000      	b.n	4023c2 <pio_set_peripheral+0x106>
		return;
  4023c0:	bf00      	nop
}
  4023c2:	371c      	adds	r7, #28
  4023c4:	46bd      	mov	sp, r7
  4023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ca:	4770      	bx	lr

004023cc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4023cc:	b580      	push	{r7, lr}
  4023ce:	b084      	sub	sp, #16
  4023d0:	af00      	add	r7, sp, #0
  4023d2:	60f8      	str	r0, [r7, #12]
  4023d4:	60b9      	str	r1, [r7, #8]
  4023d6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4023d8:	68b9      	ldr	r1, [r7, #8]
  4023da:	68f8      	ldr	r0, [r7, #12]
  4023dc:	4b19      	ldr	r3, [pc, #100]	; (402444 <pio_set_input+0x78>)
  4023de:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4023e0:	687b      	ldr	r3, [r7, #4]
  4023e2:	f003 0301 	and.w	r3, r3, #1
  4023e6:	461a      	mov	r2, r3
  4023e8:	68b9      	ldr	r1, [r7, #8]
  4023ea:	68f8      	ldr	r0, [r7, #12]
  4023ec:	4b16      	ldr	r3, [pc, #88]	; (402448 <pio_set_input+0x7c>)
  4023ee:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4023f0:	687b      	ldr	r3, [r7, #4]
  4023f2:	f003 030a 	and.w	r3, r3, #10
  4023f6:	2b00      	cmp	r3, #0
  4023f8:	d003      	beq.n	402402 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4023fa:	68fb      	ldr	r3, [r7, #12]
  4023fc:	68ba      	ldr	r2, [r7, #8]
  4023fe:	621a      	str	r2, [r3, #32]
  402400:	e002      	b.n	402408 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402402:	68fb      	ldr	r3, [r7, #12]
  402404:	68ba      	ldr	r2, [r7, #8]
  402406:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402408:	687b      	ldr	r3, [r7, #4]
  40240a:	f003 0302 	and.w	r3, r3, #2
  40240e:	2b00      	cmp	r3, #0
  402410:	d004      	beq.n	40241c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402412:	68fb      	ldr	r3, [r7, #12]
  402414:	68ba      	ldr	r2, [r7, #8]
  402416:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40241a:	e008      	b.n	40242e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40241c:	687b      	ldr	r3, [r7, #4]
  40241e:	f003 0308 	and.w	r3, r3, #8
  402422:	2b00      	cmp	r3, #0
  402424:	d003      	beq.n	40242e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402426:	68fb      	ldr	r3, [r7, #12]
  402428:	68ba      	ldr	r2, [r7, #8]
  40242a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40242e:	68fb      	ldr	r3, [r7, #12]
  402430:	68ba      	ldr	r2, [r7, #8]
  402432:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402434:	68fb      	ldr	r3, [r7, #12]
  402436:	68ba      	ldr	r2, [r7, #8]
  402438:	601a      	str	r2, [r3, #0]
}
  40243a:	bf00      	nop
  40243c:	3710      	adds	r7, #16
  40243e:	46bd      	mov	sp, r7
  402440:	bd80      	pop	{r7, pc}
  402442:	bf00      	nop
  402444:	00402605 	.word	0x00402605
  402448:	00402291 	.word	0x00402291

0040244c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40244c:	b580      	push	{r7, lr}
  40244e:	b084      	sub	sp, #16
  402450:	af00      	add	r7, sp, #0
  402452:	60f8      	str	r0, [r7, #12]
  402454:	60b9      	str	r1, [r7, #8]
  402456:	607a      	str	r2, [r7, #4]
  402458:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40245a:	68b9      	ldr	r1, [r7, #8]
  40245c:	68f8      	ldr	r0, [r7, #12]
  40245e:	4b12      	ldr	r3, [pc, #72]	; (4024a8 <pio_set_output+0x5c>)
  402460:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402462:	69ba      	ldr	r2, [r7, #24]
  402464:	68b9      	ldr	r1, [r7, #8]
  402466:	68f8      	ldr	r0, [r7, #12]
  402468:	4b10      	ldr	r3, [pc, #64]	; (4024ac <pio_set_output+0x60>)
  40246a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40246c:	683b      	ldr	r3, [r7, #0]
  40246e:	2b00      	cmp	r3, #0
  402470:	d003      	beq.n	40247a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402472:	68fb      	ldr	r3, [r7, #12]
  402474:	68ba      	ldr	r2, [r7, #8]
  402476:	651a      	str	r2, [r3, #80]	; 0x50
  402478:	e002      	b.n	402480 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40247a:	68fb      	ldr	r3, [r7, #12]
  40247c:	68ba      	ldr	r2, [r7, #8]
  40247e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402480:	687b      	ldr	r3, [r7, #4]
  402482:	2b00      	cmp	r3, #0
  402484:	d003      	beq.n	40248e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402486:	68fb      	ldr	r3, [r7, #12]
  402488:	68ba      	ldr	r2, [r7, #8]
  40248a:	631a      	str	r2, [r3, #48]	; 0x30
  40248c:	e002      	b.n	402494 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40248e:	68fb      	ldr	r3, [r7, #12]
  402490:	68ba      	ldr	r2, [r7, #8]
  402492:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402494:	68fb      	ldr	r3, [r7, #12]
  402496:	68ba      	ldr	r2, [r7, #8]
  402498:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40249a:	68fb      	ldr	r3, [r7, #12]
  40249c:	68ba      	ldr	r2, [r7, #8]
  40249e:	601a      	str	r2, [r3, #0]
}
  4024a0:	bf00      	nop
  4024a2:	3710      	adds	r7, #16
  4024a4:	46bd      	mov	sp, r7
  4024a6:	bd80      	pop	{r7, pc}
  4024a8:	00402605 	.word	0x00402605
  4024ac:	00402291 	.word	0x00402291

004024b0 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4024b0:	b590      	push	{r4, r7, lr}
  4024b2:	b087      	sub	sp, #28
  4024b4:	af02      	add	r7, sp, #8
  4024b6:	60f8      	str	r0, [r7, #12]
  4024b8:	60b9      	str	r1, [r7, #8]
  4024ba:	607a      	str	r2, [r7, #4]
  4024bc:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4024be:	68bb      	ldr	r3, [r7, #8]
  4024c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4024c4:	d016      	beq.n	4024f4 <pio_configure+0x44>
  4024c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4024ca:	d809      	bhi.n	4024e0 <pio_configure+0x30>
  4024cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4024d0:	d010      	beq.n	4024f4 <pio_configure+0x44>
  4024d2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4024d6:	d00d      	beq.n	4024f4 <pio_configure+0x44>
  4024d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4024dc:	d00a      	beq.n	4024f4 <pio_configure+0x44>
  4024de:	e03d      	b.n	40255c <pio_configure+0xac>
  4024e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4024e4:	d01a      	beq.n	40251c <pio_configure+0x6c>
  4024e6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4024ea:	d017      	beq.n	40251c <pio_configure+0x6c>
  4024ec:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4024f0:	d00e      	beq.n	402510 <pio_configure+0x60>
  4024f2:	e033      	b.n	40255c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4024f4:	687a      	ldr	r2, [r7, #4]
  4024f6:	68b9      	ldr	r1, [r7, #8]
  4024f8:	68f8      	ldr	r0, [r7, #12]
  4024fa:	4b1c      	ldr	r3, [pc, #112]	; (40256c <pio_configure+0xbc>)
  4024fc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4024fe:	683b      	ldr	r3, [r7, #0]
  402500:	f003 0301 	and.w	r3, r3, #1
  402504:	461a      	mov	r2, r3
  402506:	6879      	ldr	r1, [r7, #4]
  402508:	68f8      	ldr	r0, [r7, #12]
  40250a:	4b19      	ldr	r3, [pc, #100]	; (402570 <pio_configure+0xc0>)
  40250c:	4798      	blx	r3
		break;
  40250e:	e027      	b.n	402560 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  402510:	683a      	ldr	r2, [r7, #0]
  402512:	6879      	ldr	r1, [r7, #4]
  402514:	68f8      	ldr	r0, [r7, #12]
  402516:	4b17      	ldr	r3, [pc, #92]	; (402574 <pio_configure+0xc4>)
  402518:	4798      	blx	r3
		break;
  40251a:	e021      	b.n	402560 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40251c:	68bb      	ldr	r3, [r7, #8]
  40251e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402522:	bf0c      	ite	eq
  402524:	2301      	moveq	r3, #1
  402526:	2300      	movne	r3, #0
  402528:	b2db      	uxtb	r3, r3
  40252a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  40252c:	683b      	ldr	r3, [r7, #0]
  40252e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402532:	2b00      	cmp	r3, #0
  402534:	bf14      	ite	ne
  402536:	2301      	movne	r3, #1
  402538:	2300      	moveq	r3, #0
  40253a:	b2db      	uxtb	r3, r3
  40253c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40253e:	683b      	ldr	r3, [r7, #0]
  402540:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402544:	2b00      	cmp	r3, #0
  402546:	bf14      	ite	ne
  402548:	2301      	movne	r3, #1
  40254a:	2300      	moveq	r3, #0
  40254c:	b2db      	uxtb	r3, r3
  40254e:	9300      	str	r3, [sp, #0]
  402550:	460b      	mov	r3, r1
  402552:	6879      	ldr	r1, [r7, #4]
  402554:	68f8      	ldr	r0, [r7, #12]
  402556:	4c08      	ldr	r4, [pc, #32]	; (402578 <pio_configure+0xc8>)
  402558:	47a0      	blx	r4
		break;
  40255a:	e001      	b.n	402560 <pio_configure+0xb0>

	default:
		return 0;
  40255c:	2300      	movs	r3, #0
  40255e:	e000      	b.n	402562 <pio_configure+0xb2>
	}

	return 1;
  402560:	2301      	movs	r3, #1
}
  402562:	4618      	mov	r0, r3
  402564:	3714      	adds	r7, #20
  402566:	46bd      	mov	sp, r7
  402568:	bd90      	pop	{r4, r7, pc}
  40256a:	bf00      	nop
  40256c:	004022bd 	.word	0x004022bd
  402570:	00402291 	.word	0x00402291
  402574:	004023cd 	.word	0x004023cd
  402578:	0040244d 	.word	0x0040244d

0040257c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40257c:	b480      	push	{r7}
  40257e:	b085      	sub	sp, #20
  402580:	af00      	add	r7, sp, #0
  402582:	60f8      	str	r0, [r7, #12]
  402584:	60b9      	str	r1, [r7, #8]
  402586:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402588:	687b      	ldr	r3, [r7, #4]
  40258a:	f003 0310 	and.w	r3, r3, #16
  40258e:	2b00      	cmp	r3, #0
  402590:	d020      	beq.n	4025d4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402592:	68fb      	ldr	r3, [r7, #12]
  402594:	68ba      	ldr	r2, [r7, #8]
  402596:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40259a:	687b      	ldr	r3, [r7, #4]
  40259c:	f003 0320 	and.w	r3, r3, #32
  4025a0:	2b00      	cmp	r3, #0
  4025a2:	d004      	beq.n	4025ae <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4025a4:	68fb      	ldr	r3, [r7, #12]
  4025a6:	68ba      	ldr	r2, [r7, #8]
  4025a8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4025ac:	e003      	b.n	4025b6 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4025ae:	68fb      	ldr	r3, [r7, #12]
  4025b0:	68ba      	ldr	r2, [r7, #8]
  4025b2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4025b6:	687b      	ldr	r3, [r7, #4]
  4025b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4025bc:	2b00      	cmp	r3, #0
  4025be:	d004      	beq.n	4025ca <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4025c0:	68fb      	ldr	r3, [r7, #12]
  4025c2:	68ba      	ldr	r2, [r7, #8]
  4025c4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4025c8:	e008      	b.n	4025dc <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4025ca:	68fb      	ldr	r3, [r7, #12]
  4025cc:	68ba      	ldr	r2, [r7, #8]
  4025ce:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4025d2:	e003      	b.n	4025dc <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4025d4:	68fb      	ldr	r3, [r7, #12]
  4025d6:	68ba      	ldr	r2, [r7, #8]
  4025d8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4025dc:	bf00      	nop
  4025de:	3714      	adds	r7, #20
  4025e0:	46bd      	mov	sp, r7
  4025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e6:	4770      	bx	lr

004025e8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4025e8:	b480      	push	{r7}
  4025ea:	b083      	sub	sp, #12
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
  4025f0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4025f2:	687b      	ldr	r3, [r7, #4]
  4025f4:	683a      	ldr	r2, [r7, #0]
  4025f6:	641a      	str	r2, [r3, #64]	; 0x40
}
  4025f8:	bf00      	nop
  4025fa:	370c      	adds	r7, #12
  4025fc:	46bd      	mov	sp, r7
  4025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402602:	4770      	bx	lr

00402604 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402604:	b480      	push	{r7}
  402606:	b083      	sub	sp, #12
  402608:	af00      	add	r7, sp, #0
  40260a:	6078      	str	r0, [r7, #4]
  40260c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40260e:	687b      	ldr	r3, [r7, #4]
  402610:	683a      	ldr	r2, [r7, #0]
  402612:	645a      	str	r2, [r3, #68]	; 0x44
}
  402614:	bf00      	nop
  402616:	370c      	adds	r7, #12
  402618:	46bd      	mov	sp, r7
  40261a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40261e:	4770      	bx	lr

00402620 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402620:	b480      	push	{r7}
  402622:	b083      	sub	sp, #12
  402624:	af00      	add	r7, sp, #0
  402626:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402628:	687b      	ldr	r3, [r7, #4]
  40262a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40262c:	4618      	mov	r0, r3
  40262e:	370c      	adds	r7, #12
  402630:	46bd      	mov	sp, r7
  402632:	f85d 7b04 	ldr.w	r7, [sp], #4
  402636:	4770      	bx	lr

00402638 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402638:	b480      	push	{r7}
  40263a:	b083      	sub	sp, #12
  40263c:	af00      	add	r7, sp, #0
  40263e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402640:	687b      	ldr	r3, [r7, #4]
  402642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402644:	4618      	mov	r0, r3
  402646:	370c      	adds	r7, #12
  402648:	46bd      	mov	sp, r7
  40264a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40264e:	4770      	bx	lr

00402650 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  402650:	b580      	push	{r7, lr}
  402652:	b084      	sub	sp, #16
  402654:	af00      	add	r7, sp, #0
  402656:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402658:	6878      	ldr	r0, [r7, #4]
  40265a:	4b08      	ldr	r3, [pc, #32]	; (40267c <pio_set_pin_high+0x2c>)
  40265c:	4798      	blx	r3
  40265e:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  402660:	687b      	ldr	r3, [r7, #4]
  402662:	f003 031f 	and.w	r3, r3, #31
  402666:	2201      	movs	r2, #1
  402668:	fa02 f303 	lsl.w	r3, r2, r3
  40266c:	461a      	mov	r2, r3
  40266e:	68fb      	ldr	r3, [r7, #12]
  402670:	631a      	str	r2, [r3, #48]	; 0x30
}
  402672:	bf00      	nop
  402674:	3710      	adds	r7, #16
  402676:	46bd      	mov	sp, r7
  402678:	bd80      	pop	{r7, pc}
  40267a:	bf00      	nop
  40267c:	004026b1 	.word	0x004026b1

00402680 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  402680:	b580      	push	{r7, lr}
  402682:	b084      	sub	sp, #16
  402684:	af00      	add	r7, sp, #0
  402686:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402688:	6878      	ldr	r0, [r7, #4]
  40268a:	4b08      	ldr	r3, [pc, #32]	; (4026ac <pio_set_pin_low+0x2c>)
  40268c:	4798      	blx	r3
  40268e:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  402690:	687b      	ldr	r3, [r7, #4]
  402692:	f003 031f 	and.w	r3, r3, #31
  402696:	2201      	movs	r2, #1
  402698:	fa02 f303 	lsl.w	r3, r2, r3
  40269c:	461a      	mov	r2, r3
  40269e:	68fb      	ldr	r3, [r7, #12]
  4026a0:	635a      	str	r2, [r3, #52]	; 0x34
}
  4026a2:	bf00      	nop
  4026a4:	3710      	adds	r7, #16
  4026a6:	46bd      	mov	sp, r7
  4026a8:	bd80      	pop	{r7, pc}
  4026aa:	bf00      	nop
  4026ac:	004026b1 	.word	0x004026b1

004026b0 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4026b0:	b480      	push	{r7}
  4026b2:	b085      	sub	sp, #20
  4026b4:	af00      	add	r7, sp, #0
  4026b6:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4026b8:	687b      	ldr	r3, [r7, #4]
  4026ba:	095a      	lsrs	r2, r3, #5
  4026bc:	4b05      	ldr	r3, [pc, #20]	; (4026d4 <pio_get_pin_group+0x24>)
  4026be:	4413      	add	r3, r2
  4026c0:	025b      	lsls	r3, r3, #9
  4026c2:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4026c4:	68fb      	ldr	r3, [r7, #12]
}
  4026c6:	4618      	mov	r0, r3
  4026c8:	3714      	adds	r7, #20
  4026ca:	46bd      	mov	sp, r7
  4026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026d0:	4770      	bx	lr
  4026d2:	bf00      	nop
  4026d4:	00200707 	.word	0x00200707

004026d8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4026d8:	b580      	push	{r7, lr}
  4026da:	b084      	sub	sp, #16
  4026dc:	af00      	add	r7, sp, #0
  4026de:	6078      	str	r0, [r7, #4]
  4026e0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4026e2:	6878      	ldr	r0, [r7, #4]
  4026e4:	4b26      	ldr	r3, [pc, #152]	; (402780 <pio_handler_process+0xa8>)
  4026e6:	4798      	blx	r3
  4026e8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4026ea:	6878      	ldr	r0, [r7, #4]
  4026ec:	4b25      	ldr	r3, [pc, #148]	; (402784 <pio_handler_process+0xac>)
  4026ee:	4798      	blx	r3
  4026f0:	4602      	mov	r2, r0
  4026f2:	68fb      	ldr	r3, [r7, #12]
  4026f4:	4013      	ands	r3, r2
  4026f6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4026f8:	68fb      	ldr	r3, [r7, #12]
  4026fa:	2b00      	cmp	r3, #0
  4026fc:	d03c      	beq.n	402778 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4026fe:	2300      	movs	r3, #0
  402700:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402702:	e034      	b.n	40276e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402704:	4a20      	ldr	r2, [pc, #128]	; (402788 <pio_handler_process+0xb0>)
  402706:	68bb      	ldr	r3, [r7, #8]
  402708:	011b      	lsls	r3, r3, #4
  40270a:	4413      	add	r3, r2
  40270c:	681a      	ldr	r2, [r3, #0]
  40270e:	683b      	ldr	r3, [r7, #0]
  402710:	429a      	cmp	r2, r3
  402712:	d126      	bne.n	402762 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402714:	4a1c      	ldr	r2, [pc, #112]	; (402788 <pio_handler_process+0xb0>)
  402716:	68bb      	ldr	r3, [r7, #8]
  402718:	011b      	lsls	r3, r3, #4
  40271a:	4413      	add	r3, r2
  40271c:	3304      	adds	r3, #4
  40271e:	681a      	ldr	r2, [r3, #0]
  402720:	68fb      	ldr	r3, [r7, #12]
  402722:	4013      	ands	r3, r2
  402724:	2b00      	cmp	r3, #0
  402726:	d01c      	beq.n	402762 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402728:	4a17      	ldr	r2, [pc, #92]	; (402788 <pio_handler_process+0xb0>)
  40272a:	68bb      	ldr	r3, [r7, #8]
  40272c:	011b      	lsls	r3, r3, #4
  40272e:	4413      	add	r3, r2
  402730:	330c      	adds	r3, #12
  402732:	681b      	ldr	r3, [r3, #0]
  402734:	4914      	ldr	r1, [pc, #80]	; (402788 <pio_handler_process+0xb0>)
  402736:	68ba      	ldr	r2, [r7, #8]
  402738:	0112      	lsls	r2, r2, #4
  40273a:	440a      	add	r2, r1
  40273c:	6810      	ldr	r0, [r2, #0]
  40273e:	4912      	ldr	r1, [pc, #72]	; (402788 <pio_handler_process+0xb0>)
  402740:	68ba      	ldr	r2, [r7, #8]
  402742:	0112      	lsls	r2, r2, #4
  402744:	440a      	add	r2, r1
  402746:	3204      	adds	r2, #4
  402748:	6812      	ldr	r2, [r2, #0]
  40274a:	4611      	mov	r1, r2
  40274c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40274e:	4a0e      	ldr	r2, [pc, #56]	; (402788 <pio_handler_process+0xb0>)
  402750:	68bb      	ldr	r3, [r7, #8]
  402752:	011b      	lsls	r3, r3, #4
  402754:	4413      	add	r3, r2
  402756:	3304      	adds	r3, #4
  402758:	681b      	ldr	r3, [r3, #0]
  40275a:	43db      	mvns	r3, r3
  40275c:	68fa      	ldr	r2, [r7, #12]
  40275e:	4013      	ands	r3, r2
  402760:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402762:	68bb      	ldr	r3, [r7, #8]
  402764:	3301      	adds	r3, #1
  402766:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402768:	68bb      	ldr	r3, [r7, #8]
  40276a:	2b06      	cmp	r3, #6
  40276c:	d803      	bhi.n	402776 <pio_handler_process+0x9e>
		while (status != 0) {
  40276e:	68fb      	ldr	r3, [r7, #12]
  402770:	2b00      	cmp	r3, #0
  402772:	d1c7      	bne.n	402704 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402774:	e000      	b.n	402778 <pio_handler_process+0xa0>
				break;
  402776:	bf00      	nop
}
  402778:	bf00      	nop
  40277a:	3710      	adds	r7, #16
  40277c:	46bd      	mov	sp, r7
  40277e:	bd80      	pop	{r7, pc}
  402780:	00402621 	.word	0x00402621
  402784:	00402639 	.word	0x00402639
  402788:	20400da4 	.word	0x20400da4

0040278c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40278c:	b580      	push	{r7, lr}
  40278e:	b086      	sub	sp, #24
  402790:	af00      	add	r7, sp, #0
  402792:	60f8      	str	r0, [r7, #12]
  402794:	60b9      	str	r1, [r7, #8]
  402796:	607a      	str	r2, [r7, #4]
  402798:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40279a:	4b21      	ldr	r3, [pc, #132]	; (402820 <pio_handler_set+0x94>)
  40279c:	681b      	ldr	r3, [r3, #0]
  40279e:	2b06      	cmp	r3, #6
  4027a0:	d901      	bls.n	4027a6 <pio_handler_set+0x1a>
		return 1;
  4027a2:	2301      	movs	r3, #1
  4027a4:	e038      	b.n	402818 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4027a6:	2300      	movs	r3, #0
  4027a8:	75fb      	strb	r3, [r7, #23]
  4027aa:	e011      	b.n	4027d0 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4027ac:	7dfb      	ldrb	r3, [r7, #23]
  4027ae:	011b      	lsls	r3, r3, #4
  4027b0:	4a1c      	ldr	r2, [pc, #112]	; (402824 <pio_handler_set+0x98>)
  4027b2:	4413      	add	r3, r2
  4027b4:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4027b6:	693b      	ldr	r3, [r7, #16]
  4027b8:	681a      	ldr	r2, [r3, #0]
  4027ba:	68bb      	ldr	r3, [r7, #8]
  4027bc:	429a      	cmp	r2, r3
  4027be:	d104      	bne.n	4027ca <pio_handler_set+0x3e>
  4027c0:	693b      	ldr	r3, [r7, #16]
  4027c2:	685a      	ldr	r2, [r3, #4]
  4027c4:	687b      	ldr	r3, [r7, #4]
  4027c6:	429a      	cmp	r2, r3
  4027c8:	d008      	beq.n	4027dc <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4027ca:	7dfb      	ldrb	r3, [r7, #23]
  4027cc:	3301      	adds	r3, #1
  4027ce:	75fb      	strb	r3, [r7, #23]
  4027d0:	7dfa      	ldrb	r2, [r7, #23]
  4027d2:	4b13      	ldr	r3, [pc, #76]	; (402820 <pio_handler_set+0x94>)
  4027d4:	681b      	ldr	r3, [r3, #0]
  4027d6:	429a      	cmp	r2, r3
  4027d8:	d9e8      	bls.n	4027ac <pio_handler_set+0x20>
  4027da:	e000      	b.n	4027de <pio_handler_set+0x52>
			break;
  4027dc:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4027de:	693b      	ldr	r3, [r7, #16]
  4027e0:	68ba      	ldr	r2, [r7, #8]
  4027e2:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4027e4:	693b      	ldr	r3, [r7, #16]
  4027e6:	687a      	ldr	r2, [r7, #4]
  4027e8:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4027ea:	693b      	ldr	r3, [r7, #16]
  4027ec:	683a      	ldr	r2, [r7, #0]
  4027ee:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4027f0:	693b      	ldr	r3, [r7, #16]
  4027f2:	6a3a      	ldr	r2, [r7, #32]
  4027f4:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4027f6:	7dfa      	ldrb	r2, [r7, #23]
  4027f8:	4b09      	ldr	r3, [pc, #36]	; (402820 <pio_handler_set+0x94>)
  4027fa:	681b      	ldr	r3, [r3, #0]
  4027fc:	3301      	adds	r3, #1
  4027fe:	429a      	cmp	r2, r3
  402800:	d104      	bne.n	40280c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  402802:	4b07      	ldr	r3, [pc, #28]	; (402820 <pio_handler_set+0x94>)
  402804:	681b      	ldr	r3, [r3, #0]
  402806:	3301      	adds	r3, #1
  402808:	4a05      	ldr	r2, [pc, #20]	; (402820 <pio_handler_set+0x94>)
  40280a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40280c:	683a      	ldr	r2, [r7, #0]
  40280e:	6879      	ldr	r1, [r7, #4]
  402810:	68f8      	ldr	r0, [r7, #12]
  402812:	4b05      	ldr	r3, [pc, #20]	; (402828 <pio_handler_set+0x9c>)
  402814:	4798      	blx	r3

	return 0;
  402816:	2300      	movs	r3, #0
}
  402818:	4618      	mov	r0, r3
  40281a:	3718      	adds	r7, #24
  40281c:	46bd      	mov	sp, r7
  40281e:	bd80      	pop	{r7, pc}
  402820:	20400e14 	.word	0x20400e14
  402824:	20400da4 	.word	0x20400da4
  402828:	0040257d 	.word	0x0040257d

0040282c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40282c:	b580      	push	{r7, lr}
  40282e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402830:	210a      	movs	r1, #10
  402832:	4802      	ldr	r0, [pc, #8]	; (40283c <PIOA_Handler+0x10>)
  402834:	4b02      	ldr	r3, [pc, #8]	; (402840 <PIOA_Handler+0x14>)
  402836:	4798      	blx	r3
}
  402838:	bf00      	nop
  40283a:	bd80      	pop	{r7, pc}
  40283c:	400e0e00 	.word	0x400e0e00
  402840:	004026d9 	.word	0x004026d9

00402844 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402844:	b580      	push	{r7, lr}
  402846:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402848:	210b      	movs	r1, #11
  40284a:	4802      	ldr	r0, [pc, #8]	; (402854 <PIOB_Handler+0x10>)
  40284c:	4b02      	ldr	r3, [pc, #8]	; (402858 <PIOB_Handler+0x14>)
  40284e:	4798      	blx	r3
}
  402850:	bf00      	nop
  402852:	bd80      	pop	{r7, pc}
  402854:	400e1000 	.word	0x400e1000
  402858:	004026d9 	.word	0x004026d9

0040285c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40285c:	b580      	push	{r7, lr}
  40285e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402860:	210c      	movs	r1, #12
  402862:	4802      	ldr	r0, [pc, #8]	; (40286c <PIOC_Handler+0x10>)
  402864:	4b02      	ldr	r3, [pc, #8]	; (402870 <PIOC_Handler+0x14>)
  402866:	4798      	blx	r3
}
  402868:	bf00      	nop
  40286a:	bd80      	pop	{r7, pc}
  40286c:	400e1200 	.word	0x400e1200
  402870:	004026d9 	.word	0x004026d9

00402874 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402874:	b580      	push	{r7, lr}
  402876:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402878:	2110      	movs	r1, #16
  40287a:	4802      	ldr	r0, [pc, #8]	; (402884 <PIOD_Handler+0x10>)
  40287c:	4b02      	ldr	r3, [pc, #8]	; (402888 <PIOD_Handler+0x14>)
  40287e:	4798      	blx	r3
}
  402880:	bf00      	nop
  402882:	bd80      	pop	{r7, pc}
  402884:	400e1400 	.word	0x400e1400
  402888:	004026d9 	.word	0x004026d9

0040288c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40288c:	b580      	push	{r7, lr}
  40288e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402890:	2111      	movs	r1, #17
  402892:	4802      	ldr	r0, [pc, #8]	; (40289c <PIOE_Handler+0x10>)
  402894:	4b02      	ldr	r3, [pc, #8]	; (4028a0 <PIOE_Handler+0x14>)
  402896:	4798      	blx	r3
}
  402898:	bf00      	nop
  40289a:	bd80      	pop	{r7, pc}
  40289c:	400e1600 	.word	0x400e1600
  4028a0:	004026d9 	.word	0x004026d9

004028a4 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4028a4:	b480      	push	{r7}
  4028a6:	b083      	sub	sp, #12
  4028a8:	af00      	add	r7, sp, #0
  4028aa:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4028ac:	687b      	ldr	r3, [r7, #4]
  4028ae:	3b01      	subs	r3, #1
  4028b0:	2b03      	cmp	r3, #3
  4028b2:	d81a      	bhi.n	4028ea <pmc_mck_set_division+0x46>
  4028b4:	a201      	add	r2, pc, #4	; (adr r2, 4028bc <pmc_mck_set_division+0x18>)
  4028b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4028ba:	bf00      	nop
  4028bc:	004028cd 	.word	0x004028cd
  4028c0:	004028d3 	.word	0x004028d3
  4028c4:	004028db 	.word	0x004028db
  4028c8:	004028e3 	.word	0x004028e3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4028cc:	2300      	movs	r3, #0
  4028ce:	607b      	str	r3, [r7, #4]
			break;
  4028d0:	e00e      	b.n	4028f0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4028d2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4028d6:	607b      	str	r3, [r7, #4]
			break;
  4028d8:	e00a      	b.n	4028f0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4028da:	f44f 7340 	mov.w	r3, #768	; 0x300
  4028de:	607b      	str	r3, [r7, #4]
			break;
  4028e0:	e006      	b.n	4028f0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4028e2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4028e6:	607b      	str	r3, [r7, #4]
			break;
  4028e8:	e002      	b.n	4028f0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4028ea:	2300      	movs	r3, #0
  4028ec:	607b      	str	r3, [r7, #4]
			break;
  4028ee:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4028f0:	490a      	ldr	r1, [pc, #40]	; (40291c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4028f2:	4b0a      	ldr	r3, [pc, #40]	; (40291c <pmc_mck_set_division+0x78>)
  4028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4028f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4028fa:	687b      	ldr	r3, [r7, #4]
  4028fc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4028fe:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402900:	bf00      	nop
  402902:	4b06      	ldr	r3, [pc, #24]	; (40291c <pmc_mck_set_division+0x78>)
  402904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402906:	f003 0308 	and.w	r3, r3, #8
  40290a:	2b00      	cmp	r3, #0
  40290c:	d0f9      	beq.n	402902 <pmc_mck_set_division+0x5e>
}
  40290e:	bf00      	nop
  402910:	370c      	adds	r7, #12
  402912:	46bd      	mov	sp, r7
  402914:	f85d 7b04 	ldr.w	r7, [sp], #4
  402918:	4770      	bx	lr
  40291a:	bf00      	nop
  40291c:	400e0600 	.word	0x400e0600

00402920 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402920:	b480      	push	{r7}
  402922:	b085      	sub	sp, #20
  402924:	af00      	add	r7, sp, #0
  402926:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402928:	491d      	ldr	r1, [pc, #116]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  40292a:	4b1d      	ldr	r3, [pc, #116]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  40292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40292e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402932:	687b      	ldr	r3, [r7, #4]
  402934:	4313      	orrs	r3, r2
  402936:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402938:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40293c:	60fb      	str	r3, [r7, #12]
  40293e:	e007      	b.n	402950 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402940:	68fb      	ldr	r3, [r7, #12]
  402942:	2b00      	cmp	r3, #0
  402944:	d101      	bne.n	40294a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402946:	2301      	movs	r3, #1
  402948:	e023      	b.n	402992 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40294a:	68fb      	ldr	r3, [r7, #12]
  40294c:	3b01      	subs	r3, #1
  40294e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402950:	4b13      	ldr	r3, [pc, #76]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  402952:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402954:	f003 0308 	and.w	r3, r3, #8
  402958:	2b00      	cmp	r3, #0
  40295a:	d0f1      	beq.n	402940 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40295c:	4a10      	ldr	r2, [pc, #64]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  40295e:	4b10      	ldr	r3, [pc, #64]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  402960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402962:	f023 0303 	bic.w	r3, r3, #3
  402966:	f043 0302 	orr.w	r3, r3, #2
  40296a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40296c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402970:	60fb      	str	r3, [r7, #12]
  402972:	e007      	b.n	402984 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402974:	68fb      	ldr	r3, [r7, #12]
  402976:	2b00      	cmp	r3, #0
  402978:	d101      	bne.n	40297e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40297a:	2301      	movs	r3, #1
  40297c:	e009      	b.n	402992 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40297e:	68fb      	ldr	r3, [r7, #12]
  402980:	3b01      	subs	r3, #1
  402982:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402984:	4b06      	ldr	r3, [pc, #24]	; (4029a0 <pmc_switch_mck_to_pllack+0x80>)
  402986:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402988:	f003 0308 	and.w	r3, r3, #8
  40298c:	2b00      	cmp	r3, #0
  40298e:	d0f1      	beq.n	402974 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402990:	2300      	movs	r3, #0
}
  402992:	4618      	mov	r0, r3
  402994:	3714      	adds	r7, #20
  402996:	46bd      	mov	sp, r7
  402998:	f85d 7b04 	ldr.w	r7, [sp], #4
  40299c:	4770      	bx	lr
  40299e:	bf00      	nop
  4029a0:	400e0600 	.word	0x400e0600

004029a4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4029a4:	b480      	push	{r7}
  4029a6:	b083      	sub	sp, #12
  4029a8:	af00      	add	r7, sp, #0
  4029aa:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4029ac:	687b      	ldr	r3, [r7, #4]
  4029ae:	2b01      	cmp	r3, #1
  4029b0:	d105      	bne.n	4029be <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4029b2:	4907      	ldr	r1, [pc, #28]	; (4029d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4029b4:	4b06      	ldr	r3, [pc, #24]	; (4029d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4029b6:	689a      	ldr	r2, [r3, #8]
  4029b8:	4b06      	ldr	r3, [pc, #24]	; (4029d4 <pmc_switch_sclk_to_32kxtal+0x30>)
  4029ba:	4313      	orrs	r3, r2
  4029bc:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4029be:	4b04      	ldr	r3, [pc, #16]	; (4029d0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4029c0:	4a05      	ldr	r2, [pc, #20]	; (4029d8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4029c2:	601a      	str	r2, [r3, #0]
}
  4029c4:	bf00      	nop
  4029c6:	370c      	adds	r7, #12
  4029c8:	46bd      	mov	sp, r7
  4029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029ce:	4770      	bx	lr
  4029d0:	400e1810 	.word	0x400e1810
  4029d4:	a5100000 	.word	0xa5100000
  4029d8:	a5000008 	.word	0xa5000008

004029dc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4029dc:	b480      	push	{r7}
  4029de:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4029e0:	4b09      	ldr	r3, [pc, #36]	; (402a08 <pmc_osc_is_ready_32kxtal+0x2c>)
  4029e2:	695b      	ldr	r3, [r3, #20]
  4029e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4029e8:	2b00      	cmp	r3, #0
  4029ea:	d007      	beq.n	4029fc <pmc_osc_is_ready_32kxtal+0x20>
  4029ec:	4b07      	ldr	r3, [pc, #28]	; (402a0c <pmc_osc_is_ready_32kxtal+0x30>)
  4029ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4029f4:	2b00      	cmp	r3, #0
  4029f6:	d001      	beq.n	4029fc <pmc_osc_is_ready_32kxtal+0x20>
  4029f8:	2301      	movs	r3, #1
  4029fa:	e000      	b.n	4029fe <pmc_osc_is_ready_32kxtal+0x22>
  4029fc:	2300      	movs	r3, #0
}
  4029fe:	4618      	mov	r0, r3
  402a00:	46bd      	mov	sp, r7
  402a02:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a06:	4770      	bx	lr
  402a08:	400e1810 	.word	0x400e1810
  402a0c:	400e0600 	.word	0x400e0600

00402a10 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402a10:	b480      	push	{r7}
  402a12:	b083      	sub	sp, #12
  402a14:	af00      	add	r7, sp, #0
  402a16:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402a18:	4915      	ldr	r1, [pc, #84]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a1a:	4b15      	ldr	r3, [pc, #84]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a1c:	6a1a      	ldr	r2, [r3, #32]
  402a1e:	4b15      	ldr	r3, [pc, #84]	; (402a74 <pmc_switch_mainck_to_fastrc+0x64>)
  402a20:	4313      	orrs	r3, r2
  402a22:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402a24:	bf00      	nop
  402a26:	4b12      	ldr	r3, [pc, #72]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402a2e:	2b00      	cmp	r3, #0
  402a30:	d0f9      	beq.n	402a26 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402a32:	490f      	ldr	r1, [pc, #60]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a34:	4b0e      	ldr	r3, [pc, #56]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a36:	6a1a      	ldr	r2, [r3, #32]
  402a38:	4b0f      	ldr	r3, [pc, #60]	; (402a78 <pmc_switch_mainck_to_fastrc+0x68>)
  402a3a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402a3c:	687a      	ldr	r2, [r7, #4]
  402a3e:	4313      	orrs	r3, r2
  402a40:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402a44:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402a46:	bf00      	nop
  402a48:	4b09      	ldr	r3, [pc, #36]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402a50:	2b00      	cmp	r3, #0
  402a52:	d0f9      	beq.n	402a48 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402a54:	4906      	ldr	r1, [pc, #24]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a56:	4b06      	ldr	r3, [pc, #24]	; (402a70 <pmc_switch_mainck_to_fastrc+0x60>)
  402a58:	6a1a      	ldr	r2, [r3, #32]
  402a5a:	4b08      	ldr	r3, [pc, #32]	; (402a7c <pmc_switch_mainck_to_fastrc+0x6c>)
  402a5c:	4013      	ands	r3, r2
  402a5e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a62:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402a64:	bf00      	nop
  402a66:	370c      	adds	r7, #12
  402a68:	46bd      	mov	sp, r7
  402a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a6e:	4770      	bx	lr
  402a70:	400e0600 	.word	0x400e0600
  402a74:	00370008 	.word	0x00370008
  402a78:	ffc8ff8f 	.word	0xffc8ff8f
  402a7c:	fec8ffff 	.word	0xfec8ffff

00402a80 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402a80:	b480      	push	{r7}
  402a82:	b083      	sub	sp, #12
  402a84:	af00      	add	r7, sp, #0
  402a86:	6078      	str	r0, [r7, #4]
  402a88:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402a8a:	687b      	ldr	r3, [r7, #4]
  402a8c:	2b00      	cmp	r3, #0
  402a8e:	d008      	beq.n	402aa2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a90:	4913      	ldr	r1, [pc, #76]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402a92:	4b13      	ldr	r3, [pc, #76]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402a94:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402a96:	4a13      	ldr	r2, [pc, #76]	; (402ae4 <pmc_switch_mainck_to_xtal+0x64>)
  402a98:	401a      	ands	r2, r3
  402a9a:	4b13      	ldr	r3, [pc, #76]	; (402ae8 <pmc_switch_mainck_to_xtal+0x68>)
  402a9c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a9e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402aa0:	e018      	b.n	402ad4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402aa2:	490f      	ldr	r1, [pc, #60]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402aa4:	4b0e      	ldr	r3, [pc, #56]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402aa6:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402aa8:	4b10      	ldr	r3, [pc, #64]	; (402aec <pmc_switch_mainck_to_xtal+0x6c>)
  402aaa:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402aac:	683a      	ldr	r2, [r7, #0]
  402aae:	0212      	lsls	r2, r2, #8
  402ab0:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402ab2:	431a      	orrs	r2, r3
  402ab4:	4b0e      	ldr	r3, [pc, #56]	; (402af0 <pmc_switch_mainck_to_xtal+0x70>)
  402ab6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402ab8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402aba:	bf00      	nop
  402abc:	4b08      	ldr	r3, [pc, #32]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402abe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ac0:	f003 0301 	and.w	r3, r3, #1
  402ac4:	2b00      	cmp	r3, #0
  402ac6:	d0f9      	beq.n	402abc <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402ac8:	4905      	ldr	r1, [pc, #20]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402aca:	4b05      	ldr	r3, [pc, #20]	; (402ae0 <pmc_switch_mainck_to_xtal+0x60>)
  402acc:	6a1a      	ldr	r2, [r3, #32]
  402ace:	4b09      	ldr	r3, [pc, #36]	; (402af4 <pmc_switch_mainck_to_xtal+0x74>)
  402ad0:	4313      	orrs	r3, r2
  402ad2:	620b      	str	r3, [r1, #32]
}
  402ad4:	bf00      	nop
  402ad6:	370c      	adds	r7, #12
  402ad8:	46bd      	mov	sp, r7
  402ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ade:	4770      	bx	lr
  402ae0:	400e0600 	.word	0x400e0600
  402ae4:	fec8fffc 	.word	0xfec8fffc
  402ae8:	01370002 	.word	0x01370002
  402aec:	ffc8fffc 	.word	0xffc8fffc
  402af0:	00370001 	.word	0x00370001
  402af4:	01370000 	.word	0x01370000

00402af8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402af8:	b480      	push	{r7}
  402afa:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402afc:	4b04      	ldr	r3, [pc, #16]	; (402b10 <pmc_osc_is_ready_mainck+0x18>)
  402afe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402b04:	4618      	mov	r0, r3
  402b06:	46bd      	mov	sp, r7
  402b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b0c:	4770      	bx	lr
  402b0e:	bf00      	nop
  402b10:	400e0600 	.word	0x400e0600

00402b14 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402b14:	b480      	push	{r7}
  402b16:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402b18:	4b04      	ldr	r3, [pc, #16]	; (402b2c <pmc_disable_pllack+0x18>)
  402b1a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402b1e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402b20:	bf00      	nop
  402b22:	46bd      	mov	sp, r7
  402b24:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b28:	4770      	bx	lr
  402b2a:	bf00      	nop
  402b2c:	400e0600 	.word	0x400e0600

00402b30 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402b30:	b480      	push	{r7}
  402b32:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402b34:	4b04      	ldr	r3, [pc, #16]	; (402b48 <pmc_is_locked_pllack+0x18>)
  402b36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b38:	f003 0302 	and.w	r3, r3, #2
}
  402b3c:	4618      	mov	r0, r3
  402b3e:	46bd      	mov	sp, r7
  402b40:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b44:	4770      	bx	lr
  402b46:	bf00      	nop
  402b48:	400e0600 	.word	0x400e0600

00402b4c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402b4c:	b480      	push	{r7}
  402b4e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402b50:	4b04      	ldr	r3, [pc, #16]	; (402b64 <pmc_is_locked_upll+0x18>)
  402b52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402b58:	4618      	mov	r0, r3
  402b5a:	46bd      	mov	sp, r7
  402b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b60:	4770      	bx	lr
  402b62:	bf00      	nop
  402b64:	400e0600 	.word	0x400e0600

00402b68 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402b68:	b480      	push	{r7}
  402b6a:	b085      	sub	sp, #20
  402b6c:	af00      	add	r7, sp, #0
  402b6e:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  402b70:	4a0b      	ldr	r2, [pc, #44]	; (402ba0 <pmc_enable_periph_clk+0x38>)
  402b72:	687b      	ldr	r3, [r7, #4]
  402b74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  402b78:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  402b7c:	4b08      	ldr	r3, [pc, #32]	; (402ba0 <pmc_enable_periph_clk+0x38>)
  402b7e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  402b82:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
  402b86:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
  402b88:	4a05      	ldr	r2, [pc, #20]	; (402ba0 <pmc_enable_periph_clk+0x38>)
  402b8a:	68fb      	ldr	r3, [r7, #12]
  402b8c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
  402b90:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  402b92:	4618      	mov	r0, r3
  402b94:	3714      	adds	r7, #20
  402b96:	46bd      	mov	sp, r7
  402b98:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b9c:	4770      	bx	lr
  402b9e:	bf00      	nop
  402ba0:	400e0600 	.word	0x400e0600

00402ba4 <spi_get_peripheral_select_mode>:
{
  402ba4:	b480      	push	{r7}
  402ba6:	b083      	sub	sp, #12
  402ba8:	af00      	add	r7, sp, #0
  402baa:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  402bac:	687b      	ldr	r3, [r7, #4]
  402bae:	685b      	ldr	r3, [r3, #4]
  402bb0:	f003 0302 	and.w	r3, r3, #2
  402bb4:	2b00      	cmp	r3, #0
  402bb6:	d001      	beq.n	402bbc <spi_get_peripheral_select_mode+0x18>
		return 1;
  402bb8:	2301      	movs	r3, #1
  402bba:	e000      	b.n	402bbe <spi_get_peripheral_select_mode+0x1a>
		return 0;
  402bbc:	2300      	movs	r3, #0
}
  402bbe:	4618      	mov	r0, r3
  402bc0:	370c      	adds	r7, #12
  402bc2:	46bd      	mov	sp, r7
  402bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc8:	4770      	bx	lr
	...

00402bcc <sysclk_enable_peripheral_clock>:
{
  402bcc:	b580      	push	{r7, lr}
  402bce:	b082      	sub	sp, #8
  402bd0:	af00      	add	r7, sp, #0
  402bd2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402bd4:	6878      	ldr	r0, [r7, #4]
  402bd6:	4b03      	ldr	r3, [pc, #12]	; (402be4 <sysclk_enable_peripheral_clock+0x18>)
  402bd8:	4798      	blx	r3
}
  402bda:	bf00      	nop
  402bdc:	3708      	adds	r7, #8
  402bde:	46bd      	mov	sp, r7
  402be0:	bd80      	pop	{r7, pc}
  402be2:	bf00      	nop
  402be4:	00402b69 	.word	0x00402b69

00402be8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  402be8:	b580      	push	{r7, lr}
  402bea:	b082      	sub	sp, #8
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	4a09      	ldr	r2, [pc, #36]	; (402c18 <spi_enable_clock+0x30>)
  402bf4:	4293      	cmp	r3, r2
  402bf6:	d103      	bne.n	402c00 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  402bf8:	2015      	movs	r0, #21
  402bfa:	4b08      	ldr	r3, [pc, #32]	; (402c1c <spi_enable_clock+0x34>)
  402bfc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  402bfe:	e006      	b.n	402c0e <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  402c00:	687b      	ldr	r3, [r7, #4]
  402c02:	4a07      	ldr	r2, [pc, #28]	; (402c20 <spi_enable_clock+0x38>)
  402c04:	4293      	cmp	r3, r2
  402c06:	d102      	bne.n	402c0e <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  402c08:	202a      	movs	r0, #42	; 0x2a
  402c0a:	4b04      	ldr	r3, [pc, #16]	; (402c1c <spi_enable_clock+0x34>)
  402c0c:	4798      	blx	r3
}
  402c0e:	bf00      	nop
  402c10:	3708      	adds	r7, #8
  402c12:	46bd      	mov	sp, r7
  402c14:	bd80      	pop	{r7, pc}
  402c16:	bf00      	nop
  402c18:	40008000 	.word	0x40008000
  402c1c:	00402bcd 	.word	0x00402bcd
  402c20:	40058000 	.word	0x40058000

00402c24 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  402c24:	b480      	push	{r7}
  402c26:	b083      	sub	sp, #12
  402c28:	af00      	add	r7, sp, #0
  402c2a:	6078      	str	r0, [r7, #4]
  402c2c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  402c2e:	687b      	ldr	r3, [r7, #4]
  402c30:	685b      	ldr	r3, [r3, #4]
  402c32:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  402c36:	687b      	ldr	r3, [r7, #4]
  402c38:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  402c3a:	687b      	ldr	r3, [r7, #4]
  402c3c:	685a      	ldr	r2, [r3, #4]
  402c3e:	683b      	ldr	r3, [r7, #0]
  402c40:	041b      	lsls	r3, r3, #16
  402c42:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  402c46:	431a      	orrs	r2, r3
  402c48:	687b      	ldr	r3, [r7, #4]
  402c4a:	605a      	str	r2, [r3, #4]
}
  402c4c:	bf00      	nop
  402c4e:	370c      	adds	r7, #12
  402c50:	46bd      	mov	sp, r7
  402c52:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c56:	4770      	bx	lr

00402c58 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  402c58:	b480      	push	{r7}
  402c5a:	b083      	sub	sp, #12
  402c5c:	af00      	add	r7, sp, #0
  402c5e:	6078      	str	r0, [r7, #4]
  402c60:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  402c62:	687b      	ldr	r3, [r7, #4]
  402c64:	685b      	ldr	r3, [r3, #4]
  402c66:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  402c6a:	687b      	ldr	r3, [r7, #4]
  402c6c:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  402c6e:	687b      	ldr	r3, [r7, #4]
  402c70:	685a      	ldr	r2, [r3, #4]
  402c72:	683b      	ldr	r3, [r7, #0]
  402c74:	061b      	lsls	r3, r3, #24
  402c76:	431a      	orrs	r2, r3
  402c78:	687b      	ldr	r3, [r7, #4]
  402c7a:	605a      	str	r2, [r3, #4]
}
  402c7c:	bf00      	nop
  402c7e:	370c      	adds	r7, #12
  402c80:	46bd      	mov	sp, r7
  402c82:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c86:	4770      	bx	lr

00402c88 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  402c88:	b580      	push	{r7, lr}
  402c8a:	b084      	sub	sp, #16
  402c8c:	af00      	add	r7, sp, #0
  402c8e:	6078      	str	r0, [r7, #4]
  402c90:	4608      	mov	r0, r1
  402c92:	4611      	mov	r1, r2
  402c94:	461a      	mov	r2, r3
  402c96:	4603      	mov	r3, r0
  402c98:	807b      	strh	r3, [r7, #2]
  402c9a:	460b      	mov	r3, r1
  402c9c:	707b      	strb	r3, [r7, #1]
  402c9e:	4613      	mov	r3, r2
  402ca0:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  402ca2:	f643 2398 	movw	r3, #15000	; 0x3a98
  402ca6:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  402ca8:	e006      	b.n	402cb8 <spi_write+0x30>
		if (!timeout--) {
  402caa:	68fb      	ldr	r3, [r7, #12]
  402cac:	1e5a      	subs	r2, r3, #1
  402cae:	60fa      	str	r2, [r7, #12]
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	d101      	bne.n	402cb8 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  402cb4:	2301      	movs	r3, #1
  402cb6:	e020      	b.n	402cfa <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  402cb8:	687b      	ldr	r3, [r7, #4]
  402cba:	691b      	ldr	r3, [r3, #16]
  402cbc:	f003 0302 	and.w	r3, r3, #2
  402cc0:	2b00      	cmp	r3, #0
  402cc2:	d0f2      	beq.n	402caa <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  402cc4:	6878      	ldr	r0, [r7, #4]
  402cc6:	4b0f      	ldr	r3, [pc, #60]	; (402d04 <spi_write+0x7c>)
  402cc8:	4798      	blx	r3
  402cca:	4603      	mov	r3, r0
  402ccc:	2b00      	cmp	r3, #0
  402cce:	d00e      	beq.n	402cee <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  402cd0:	887a      	ldrh	r2, [r7, #2]
  402cd2:	787b      	ldrb	r3, [r7, #1]
  402cd4:	041b      	lsls	r3, r3, #16
  402cd6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  402cda:	4313      	orrs	r3, r2
  402cdc:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  402cde:	783b      	ldrb	r3, [r7, #0]
  402ce0:	2b00      	cmp	r3, #0
  402ce2:	d006      	beq.n	402cf2 <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  402ce4:	68bb      	ldr	r3, [r7, #8]
  402ce6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  402cea:	60bb      	str	r3, [r7, #8]
  402cec:	e001      	b.n	402cf2 <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  402cee:	887b      	ldrh	r3, [r7, #2]
  402cf0:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  402cf2:	687b      	ldr	r3, [r7, #4]
  402cf4:	68ba      	ldr	r2, [r7, #8]
  402cf6:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  402cf8:	2300      	movs	r3, #0
}
  402cfa:	4618      	mov	r0, r3
  402cfc:	3710      	adds	r7, #16
  402cfe:	46bd      	mov	sp, r7
  402d00:	bd80      	pop	{r7, pc}
  402d02:	bf00      	nop
  402d04:	00402ba5 	.word	0x00402ba5

00402d08 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  402d08:	b480      	push	{r7}
  402d0a:	b085      	sub	sp, #20
  402d0c:	af00      	add	r7, sp, #0
  402d0e:	60f8      	str	r0, [r7, #12]
  402d10:	60b9      	str	r1, [r7, #8]
  402d12:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  402d14:	687b      	ldr	r3, [r7, #4]
  402d16:	2b00      	cmp	r3, #0
  402d18:	d00c      	beq.n	402d34 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  402d1a:	68fb      	ldr	r3, [r7, #12]
  402d1c:	68ba      	ldr	r2, [r7, #8]
  402d1e:	320c      	adds	r2, #12
  402d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402d24:	f043 0101 	orr.w	r1, r3, #1
  402d28:	68fb      	ldr	r3, [r7, #12]
  402d2a:	68ba      	ldr	r2, [r7, #8]
  402d2c:	320c      	adds	r2, #12
  402d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  402d32:	e00b      	b.n	402d4c <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  402d34:	68fb      	ldr	r3, [r7, #12]
  402d36:	68ba      	ldr	r2, [r7, #8]
  402d38:	320c      	adds	r2, #12
  402d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402d3e:	f023 0101 	bic.w	r1, r3, #1
  402d42:	68fb      	ldr	r3, [r7, #12]
  402d44:	68ba      	ldr	r2, [r7, #8]
  402d46:	320c      	adds	r2, #12
  402d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402d4c:	bf00      	nop
  402d4e:	3714      	adds	r7, #20
  402d50:	46bd      	mov	sp, r7
  402d52:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d56:	4770      	bx	lr

00402d58 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  402d58:	b480      	push	{r7}
  402d5a:	b085      	sub	sp, #20
  402d5c:	af00      	add	r7, sp, #0
  402d5e:	60f8      	str	r0, [r7, #12]
  402d60:	60b9      	str	r1, [r7, #8]
  402d62:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  402d64:	687b      	ldr	r3, [r7, #4]
  402d66:	2b00      	cmp	r3, #0
  402d68:	d00c      	beq.n	402d84 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  402d6a:	68fb      	ldr	r3, [r7, #12]
  402d6c:	68ba      	ldr	r2, [r7, #8]
  402d6e:	320c      	adds	r2, #12
  402d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402d74:	f043 0102 	orr.w	r1, r3, #2
  402d78:	68fb      	ldr	r3, [r7, #12]
  402d7a:	68ba      	ldr	r2, [r7, #8]
  402d7c:	320c      	adds	r2, #12
  402d7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  402d82:	e00b      	b.n	402d9c <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  402d84:	68fb      	ldr	r3, [r7, #12]
  402d86:	68ba      	ldr	r2, [r7, #8]
  402d88:	320c      	adds	r2, #12
  402d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402d8e:	f023 0102 	bic.w	r1, r3, #2
  402d92:	68fb      	ldr	r3, [r7, #12]
  402d94:	68ba      	ldr	r2, [r7, #8]
  402d96:	320c      	adds	r2, #12
  402d98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402d9c:	bf00      	nop
  402d9e:	3714      	adds	r7, #20
  402da0:	46bd      	mov	sp, r7
  402da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402da6:	4770      	bx	lr

00402da8 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  402da8:	b480      	push	{r7}
  402daa:	b085      	sub	sp, #20
  402dac:	af00      	add	r7, sp, #0
  402dae:	60f8      	str	r0, [r7, #12]
  402db0:	60b9      	str	r1, [r7, #8]
  402db2:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  402db4:	687b      	ldr	r3, [r7, #4]
  402db6:	2b04      	cmp	r3, #4
  402db8:	d118      	bne.n	402dec <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  402dba:	68fb      	ldr	r3, [r7, #12]
  402dbc:	68ba      	ldr	r2, [r7, #8]
  402dbe:	320c      	adds	r2, #12
  402dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402dc4:	f023 0108 	bic.w	r1, r3, #8
  402dc8:	68fb      	ldr	r3, [r7, #12]
  402dca:	68ba      	ldr	r2, [r7, #8]
  402dcc:	320c      	adds	r2, #12
  402dce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  402dd2:	68fb      	ldr	r3, [r7, #12]
  402dd4:	68ba      	ldr	r2, [r7, #8]
  402dd6:	320c      	adds	r2, #12
  402dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ddc:	f043 0104 	orr.w	r1, r3, #4
  402de0:	68fb      	ldr	r3, [r7, #12]
  402de2:	68ba      	ldr	r2, [r7, #8]
  402de4:	320c      	adds	r2, #12
  402de6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  402dea:	e02a      	b.n	402e42 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  402dec:	687b      	ldr	r3, [r7, #4]
  402dee:	2b00      	cmp	r3, #0
  402df0:	d118      	bne.n	402e24 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  402df2:	68fb      	ldr	r3, [r7, #12]
  402df4:	68ba      	ldr	r2, [r7, #8]
  402df6:	320c      	adds	r2, #12
  402df8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402dfc:	f023 0108 	bic.w	r1, r3, #8
  402e00:	68fb      	ldr	r3, [r7, #12]
  402e02:	68ba      	ldr	r2, [r7, #8]
  402e04:	320c      	adds	r2, #12
  402e06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  402e0a:	68fb      	ldr	r3, [r7, #12]
  402e0c:	68ba      	ldr	r2, [r7, #8]
  402e0e:	320c      	adds	r2, #12
  402e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402e14:	f023 0104 	bic.w	r1, r3, #4
  402e18:	68fb      	ldr	r3, [r7, #12]
  402e1a:	68ba      	ldr	r2, [r7, #8]
  402e1c:	320c      	adds	r2, #12
  402e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402e22:	e00e      	b.n	402e42 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  402e24:	687b      	ldr	r3, [r7, #4]
  402e26:	2b08      	cmp	r3, #8
  402e28:	d10b      	bne.n	402e42 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  402e2a:	68fb      	ldr	r3, [r7, #12]
  402e2c:	68ba      	ldr	r2, [r7, #8]
  402e2e:	320c      	adds	r2, #12
  402e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402e34:	f043 0108 	orr.w	r1, r3, #8
  402e38:	68fb      	ldr	r3, [r7, #12]
  402e3a:	68ba      	ldr	r2, [r7, #8]
  402e3c:	320c      	adds	r2, #12
  402e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402e42:	bf00      	nop
  402e44:	3714      	adds	r7, #20
  402e46:	46bd      	mov	sp, r7
  402e48:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e4c:	4770      	bx	lr

00402e4e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  402e4e:	b480      	push	{r7}
  402e50:	b085      	sub	sp, #20
  402e52:	af00      	add	r7, sp, #0
  402e54:	60f8      	str	r0, [r7, #12]
  402e56:	60b9      	str	r1, [r7, #8]
  402e58:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  402e5a:	68fb      	ldr	r3, [r7, #12]
  402e5c:	68ba      	ldr	r2, [r7, #8]
  402e5e:	320c      	adds	r2, #12
  402e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402e64:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  402e68:	68fb      	ldr	r3, [r7, #12]
  402e6a:	68ba      	ldr	r2, [r7, #8]
  402e6c:	320c      	adds	r2, #12
  402e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  402e72:	68fb      	ldr	r3, [r7, #12]
  402e74:	68ba      	ldr	r2, [r7, #8]
  402e76:	320c      	adds	r2, #12
  402e78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  402e7c:	687b      	ldr	r3, [r7, #4]
  402e7e:	ea42 0103 	orr.w	r1, r2, r3
  402e82:	68fb      	ldr	r3, [r7, #12]
  402e84:	68ba      	ldr	r2, [r7, #8]
  402e86:	320c      	adds	r2, #12
  402e88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402e8c:	bf00      	nop
  402e8e:	3714      	adds	r7, #20
  402e90:	46bd      	mov	sp, r7
  402e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e96:	4770      	bx	lr

00402e98 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  402e98:	b480      	push	{r7}
  402e9a:	b085      	sub	sp, #20
  402e9c:	af00      	add	r7, sp, #0
  402e9e:	6078      	str	r0, [r7, #4]
  402ea0:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  402ea2:	683a      	ldr	r2, [r7, #0]
  402ea4:	687b      	ldr	r3, [r7, #4]
  402ea6:	4413      	add	r3, r2
  402ea8:	1e5a      	subs	r2, r3, #1
  402eaa:	687b      	ldr	r3, [r7, #4]
  402eac:	fbb2 f3f3 	udiv	r3, r2, r3
  402eb0:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  402eb2:	68fb      	ldr	r3, [r7, #12]
  402eb4:	2b00      	cmp	r3, #0
  402eb6:	dd02      	ble.n	402ebe <spi_calc_baudrate_div+0x26>
  402eb8:	68fb      	ldr	r3, [r7, #12]
  402eba:	2bff      	cmp	r3, #255	; 0xff
  402ebc:	dd02      	ble.n	402ec4 <spi_calc_baudrate_div+0x2c>
		return -1;
  402ebe:	f04f 33ff 	mov.w	r3, #4294967295
  402ec2:	e001      	b.n	402ec8 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  402ec4:	68fb      	ldr	r3, [r7, #12]
  402ec6:	b21b      	sxth	r3, r3
}
  402ec8:	4618      	mov	r0, r3
  402eca:	3714      	adds	r7, #20
  402ecc:	46bd      	mov	sp, r7
  402ece:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ed2:	4770      	bx	lr

00402ed4 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  402ed4:	b480      	push	{r7}
  402ed6:	b085      	sub	sp, #20
  402ed8:	af00      	add	r7, sp, #0
  402eda:	60f8      	str	r0, [r7, #12]
  402edc:	60b9      	str	r1, [r7, #8]
  402ede:	4613      	mov	r3, r2
  402ee0:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  402ee2:	79fb      	ldrb	r3, [r7, #7]
  402ee4:	2b00      	cmp	r3, #0
  402ee6:	d102      	bne.n	402eee <spi_set_baudrate_div+0x1a>
        return -1;
  402ee8:	f04f 33ff 	mov.w	r3, #4294967295
  402eec:	e01b      	b.n	402f26 <spi_set_baudrate_div+0x52>
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  402eee:	68fb      	ldr	r3, [r7, #12]
  402ef0:	68ba      	ldr	r2, [r7, #8]
  402ef2:	320c      	adds	r2, #12
  402ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ef8:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  402efc:	68fb      	ldr	r3, [r7, #12]
  402efe:	68ba      	ldr	r2, [r7, #8]
  402f00:	320c      	adds	r2, #12
  402f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  402f06:	68fb      	ldr	r3, [r7, #12]
  402f08:	68ba      	ldr	r2, [r7, #8]
  402f0a:	320c      	adds	r2, #12
  402f0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  402f10:	79fb      	ldrb	r3, [r7, #7]
  402f12:	021b      	lsls	r3, r3, #8
  402f14:	b29b      	uxth	r3, r3
  402f16:	ea42 0103 	orr.w	r1, r2, r3
  402f1a:	68fb      	ldr	r3, [r7, #12]
  402f1c:	68ba      	ldr	r2, [r7, #8]
  402f1e:	320c      	adds	r2, #12
  402f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  402f24:	2300      	movs	r3, #0
}
  402f26:	4618      	mov	r0, r3
  402f28:	3714      	adds	r7, #20
  402f2a:	46bd      	mov	sp, r7
  402f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f30:	4770      	bx	lr

00402f32 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  402f32:	b480      	push	{r7}
  402f34:	b085      	sub	sp, #20
  402f36:	af00      	add	r7, sp, #0
  402f38:	60f8      	str	r0, [r7, #12]
  402f3a:	60b9      	str	r1, [r7, #8]
  402f3c:	4611      	mov	r1, r2
  402f3e:	461a      	mov	r2, r3
  402f40:	460b      	mov	r3, r1
  402f42:	71fb      	strb	r3, [r7, #7]
  402f44:	4613      	mov	r3, r2
  402f46:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  402f48:	68fb      	ldr	r3, [r7, #12]
  402f4a:	68ba      	ldr	r2, [r7, #8]
  402f4c:	320c      	adds	r2, #12
  402f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402f52:	b299      	uxth	r1, r3
  402f54:	68fb      	ldr	r3, [r7, #12]
  402f56:	68ba      	ldr	r2, [r7, #8]
  402f58:	320c      	adds	r2, #12
  402f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  402f5e:	68fb      	ldr	r3, [r7, #12]
  402f60:	68ba      	ldr	r2, [r7, #8]
  402f62:	320c      	adds	r2, #12
  402f64:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  402f68:	79fb      	ldrb	r3, [r7, #7]
  402f6a:	041b      	lsls	r3, r3, #16
  402f6c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  402f70:	79b9      	ldrb	r1, [r7, #6]
  402f72:	0609      	lsls	r1, r1, #24
  402f74:	430b      	orrs	r3, r1
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  402f76:	ea42 0103 	orr.w	r1, r2, r3
  402f7a:	68fb      	ldr	r3, [r7, #12]
  402f7c:	68ba      	ldr	r2, [r7, #8]
  402f7e:	320c      	adds	r2, #12
  402f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402f84:	bf00      	nop
  402f86:	3714      	adds	r7, #20
  402f88:	46bd      	mov	sp, r7
  402f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f8e:	4770      	bx	lr

00402f90 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  402f90:	b480      	push	{r7}
  402f92:	b083      	sub	sp, #12
  402f94:	af00      	add	r7, sp, #0
  402f96:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  402f98:	687b      	ldr	r3, [r7, #4]
  402f9a:	2208      	movs	r2, #8
  402f9c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  402f9e:	687b      	ldr	r3, [r7, #4]
  402fa0:	2220      	movs	r2, #32
  402fa2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  402fa4:	687b      	ldr	r3, [r7, #4]
  402fa6:	2204      	movs	r2, #4
  402fa8:	601a      	str	r2, [r3, #0]
}
  402faa:	bf00      	nop
  402fac:	370c      	adds	r7, #12
  402fae:	46bd      	mov	sp, r7
  402fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fb4:	4770      	bx	lr
	...

00402fb8 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  402fb8:	b580      	push	{r7, lr}
  402fba:	b084      	sub	sp, #16
  402fbc:	af00      	add	r7, sp, #0
  402fbe:	6078      	str	r0, [r7, #4]
  402fc0:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  402fc2:	2300      	movs	r3, #0
  402fc4:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  402fc6:	687b      	ldr	r3, [r7, #4]
  402fc8:	f04f 32ff 	mov.w	r2, #4294967295
  402fcc:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  402fce:	687b      	ldr	r3, [r7, #4]
  402fd0:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  402fd2:	6878      	ldr	r0, [r7, #4]
  402fd4:	4b0b      	ldr	r3, [pc, #44]	; (403004 <twihs_master_init+0x4c>)
  402fd6:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  402fd8:	6878      	ldr	r0, [r7, #4]
  402fda:	4b0b      	ldr	r3, [pc, #44]	; (403008 <twihs_master_init+0x50>)
  402fdc:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  402fde:	683b      	ldr	r3, [r7, #0]
  402fe0:	6859      	ldr	r1, [r3, #4]
  402fe2:	683b      	ldr	r3, [r7, #0]
  402fe4:	681b      	ldr	r3, [r3, #0]
  402fe6:	461a      	mov	r2, r3
  402fe8:	6878      	ldr	r0, [r7, #4]
  402fea:	4b08      	ldr	r3, [pc, #32]	; (40300c <twihs_master_init+0x54>)
  402fec:	4798      	blx	r3
  402fee:	4603      	mov	r3, r0
  402ff0:	2b01      	cmp	r3, #1
  402ff2:	d101      	bne.n	402ff8 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  402ff4:	2301      	movs	r3, #1
  402ff6:	60fb      	str	r3, [r7, #12]
	}

	return status;
  402ff8:	68fb      	ldr	r3, [r7, #12]
}
  402ffa:	4618      	mov	r0, r3
  402ffc:	3710      	adds	r7, #16
  402ffe:	46bd      	mov	sp, r7
  403000:	bd80      	pop	{r7, pc}
  403002:	bf00      	nop
  403004:	00403325 	.word	0x00403325
  403008:	00402f91 	.word	0x00402f91
  40300c:	00403011 	.word	0x00403011

00403010 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  403010:	b480      	push	{r7}
  403012:	b089      	sub	sp, #36	; 0x24
  403014:	af00      	add	r7, sp, #0
  403016:	60f8      	str	r0, [r7, #12]
  403018:	60b9      	str	r1, [r7, #8]
  40301a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  40301c:	2300      	movs	r3, #0
  40301e:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  403020:	68bb      	ldr	r3, [r7, #8]
  403022:	4a34      	ldr	r2, [pc, #208]	; (4030f4 <twihs_set_speed+0xe4>)
  403024:	4293      	cmp	r3, r2
  403026:	d901      	bls.n	40302c <twihs_set_speed+0x1c>
		return FAIL;
  403028:	2301      	movs	r3, #1
  40302a:	e05d      	b.n	4030e8 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40302c:	68bb      	ldr	r3, [r7, #8]
  40302e:	4a32      	ldr	r2, [pc, #200]	; (4030f8 <twihs_set_speed+0xe8>)
  403030:	4293      	cmp	r3, r2
  403032:	d937      	bls.n	4030a4 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  403034:	687b      	ldr	r3, [r7, #4]
  403036:	4a31      	ldr	r2, [pc, #196]	; (4030fc <twihs_set_speed+0xec>)
  403038:	fba2 2303 	umull	r2, r3, r2, r3
  40303c:	0b9b      	lsrs	r3, r3, #14
  40303e:	3b03      	subs	r3, #3
  403040:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  403042:	68ba      	ldr	r2, [r7, #8]
  403044:	4b2e      	ldr	r3, [pc, #184]	; (403100 <twihs_set_speed+0xf0>)
  403046:	4413      	add	r3, r2
  403048:	009b      	lsls	r3, r3, #2
  40304a:	687a      	ldr	r2, [r7, #4]
  40304c:	fbb2 f3f3 	udiv	r3, r2, r3
  403050:	3b03      	subs	r3, #3
  403052:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  403054:	e005      	b.n	403062 <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  403056:	69fb      	ldr	r3, [r7, #28]
  403058:	3301      	adds	r3, #1
  40305a:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  40305c:	697b      	ldr	r3, [r7, #20]
  40305e:	085b      	lsrs	r3, r3, #1
  403060:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  403062:	697b      	ldr	r3, [r7, #20]
  403064:	2bff      	cmp	r3, #255	; 0xff
  403066:	d909      	bls.n	40307c <twihs_set_speed+0x6c>
  403068:	69fb      	ldr	r3, [r7, #28]
  40306a:	2b06      	cmp	r3, #6
  40306c:	d9f3      	bls.n	403056 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40306e:	e005      	b.n	40307c <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  403070:	69fb      	ldr	r3, [r7, #28]
  403072:	3301      	adds	r3, #1
  403074:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  403076:	693b      	ldr	r3, [r7, #16]
  403078:	085b      	lsrs	r3, r3, #1
  40307a:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40307c:	693b      	ldr	r3, [r7, #16]
  40307e:	2bff      	cmp	r3, #255	; 0xff
  403080:	d902      	bls.n	403088 <twihs_set_speed+0x78>
  403082:	69fb      	ldr	r3, [r7, #28]
  403084:	2b06      	cmp	r3, #6
  403086:	d9f3      	bls.n	403070 <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  403088:	697b      	ldr	r3, [r7, #20]
  40308a:	b2da      	uxtb	r2, r3
  40308c:	693b      	ldr	r3, [r7, #16]
  40308e:	021b      	lsls	r3, r3, #8
  403090:	b29b      	uxth	r3, r3
  403092:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  403094:	69fb      	ldr	r3, [r7, #28]
  403096:	041b      	lsls	r3, r3, #16
  403098:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40309c:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40309e:	68fb      	ldr	r3, [r7, #12]
  4030a0:	611a      	str	r2, [r3, #16]
  4030a2:	e020      	b.n	4030e6 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4030a4:	68bb      	ldr	r3, [r7, #8]
  4030a6:	005b      	lsls	r3, r3, #1
  4030a8:	687a      	ldr	r2, [r7, #4]
  4030aa:	fbb2 f3f3 	udiv	r3, r2, r3
  4030ae:	3b03      	subs	r3, #3
  4030b0:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4030b2:	e005      	b.n	4030c0 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4030b4:	69fb      	ldr	r3, [r7, #28]
  4030b6:	3301      	adds	r3, #1
  4030b8:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  4030ba:	69bb      	ldr	r3, [r7, #24]
  4030bc:	085b      	lsrs	r3, r3, #1
  4030be:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4030c0:	69bb      	ldr	r3, [r7, #24]
  4030c2:	2bff      	cmp	r3, #255	; 0xff
  4030c4:	d902      	bls.n	4030cc <twihs_set_speed+0xbc>
  4030c6:	69fb      	ldr	r3, [r7, #28]
  4030c8:	2b06      	cmp	r3, #6
  4030ca:	d9f3      	bls.n	4030b4 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4030cc:	69bb      	ldr	r3, [r7, #24]
  4030ce:	b2da      	uxtb	r2, r3
  4030d0:	69bb      	ldr	r3, [r7, #24]
  4030d2:	021b      	lsls	r3, r3, #8
  4030d4:	b29b      	uxth	r3, r3
  4030d6:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4030d8:	69fb      	ldr	r3, [r7, #28]
  4030da:	041b      	lsls	r3, r3, #16
  4030dc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  4030e0:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  4030e2:	68fb      	ldr	r3, [r7, #12]
  4030e4:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  4030e6:	2300      	movs	r3, #0
}
  4030e8:	4618      	mov	r0, r3
  4030ea:	3724      	adds	r7, #36	; 0x24
  4030ec:	46bd      	mov	sp, r7
  4030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030f2:	4770      	bx	lr
  4030f4:	00061a80 	.word	0x00061a80
  4030f8:	0005dc00 	.word	0x0005dc00
  4030fc:	057619f1 	.word	0x057619f1
  403100:	3ffd1200 	.word	0x3ffd1200

00403104 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  403104:	b480      	push	{r7}
  403106:	b085      	sub	sp, #20
  403108:	af00      	add	r7, sp, #0
  40310a:	6078      	str	r0, [r7, #4]
  40310c:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40310e:	683b      	ldr	r3, [r7, #0]
  403110:	2b00      	cmp	r3, #0
  403112:	d101      	bne.n	403118 <twihs_mk_addr+0x14>
		return 0;
  403114:	2300      	movs	r3, #0
  403116:	e01d      	b.n	403154 <twihs_mk_addr+0x50>

	val = addr[0];
  403118:	687b      	ldr	r3, [r7, #4]
  40311a:	781b      	ldrb	r3, [r3, #0]
  40311c:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40311e:	683b      	ldr	r3, [r7, #0]
  403120:	2b01      	cmp	r3, #1
  403122:	dd09      	ble.n	403138 <twihs_mk_addr+0x34>
		val <<= 8;
  403124:	68fb      	ldr	r3, [r7, #12]
  403126:	021b      	lsls	r3, r3, #8
  403128:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  40312a:	687b      	ldr	r3, [r7, #4]
  40312c:	3301      	adds	r3, #1
  40312e:	781b      	ldrb	r3, [r3, #0]
  403130:	461a      	mov	r2, r3
  403132:	68fb      	ldr	r3, [r7, #12]
  403134:	4313      	orrs	r3, r2
  403136:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  403138:	683b      	ldr	r3, [r7, #0]
  40313a:	2b02      	cmp	r3, #2
  40313c:	dd09      	ble.n	403152 <twihs_mk_addr+0x4e>
		val <<= 8;
  40313e:	68fb      	ldr	r3, [r7, #12]
  403140:	021b      	lsls	r3, r3, #8
  403142:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  403144:	687b      	ldr	r3, [r7, #4]
  403146:	3302      	adds	r3, #2
  403148:	781b      	ldrb	r3, [r3, #0]
  40314a:	461a      	mov	r2, r3
  40314c:	68fb      	ldr	r3, [r7, #12]
  40314e:	4313      	orrs	r3, r2
  403150:	60fb      	str	r3, [r7, #12]
	}
	return val;
  403152:	68fb      	ldr	r3, [r7, #12]
}
  403154:	4618      	mov	r0, r3
  403156:	3714      	adds	r7, #20
  403158:	46bd      	mov	sp, r7
  40315a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40315e:	4770      	bx	lr

00403160 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  403160:	b580      	push	{r7, lr}
  403162:	b086      	sub	sp, #24
  403164:	af00      	add	r7, sp, #0
  403166:	6078      	str	r0, [r7, #4]
  403168:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  40316a:	683b      	ldr	r3, [r7, #0]
  40316c:	68db      	ldr	r3, [r3, #12]
  40316e:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  403170:	683b      	ldr	r3, [r7, #0]
  403172:	689b      	ldr	r3, [r3, #8]
  403174:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  403176:	f247 5330 	movw	r3, #30000	; 0x7530
  40317a:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  40317c:	697b      	ldr	r3, [r7, #20]
  40317e:	2b00      	cmp	r3, #0
  403180:	d101      	bne.n	403186 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  403182:	2301      	movs	r3, #1
  403184:	e059      	b.n	40323a <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  403186:	687b      	ldr	r3, [r7, #4]
  403188:	2200      	movs	r2, #0
  40318a:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  40318c:	683b      	ldr	r3, [r7, #0]
  40318e:	7c1b      	ldrb	r3, [r3, #16]
  403190:	041b      	lsls	r3, r3, #16
  403192:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  403196:	683b      	ldr	r3, [r7, #0]
  403198:	685b      	ldr	r3, [r3, #4]
  40319a:	021b      	lsls	r3, r3, #8
  40319c:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4031a0:	4313      	orrs	r3, r2
  4031a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4031a6:	687b      	ldr	r3, [r7, #4]
  4031a8:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  4031aa:	687b      	ldr	r3, [r7, #4]
  4031ac:	2200      	movs	r2, #0
  4031ae:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4031b0:	683a      	ldr	r2, [r7, #0]
  4031b2:	683b      	ldr	r3, [r7, #0]
  4031b4:	685b      	ldr	r3, [r3, #4]
  4031b6:	4619      	mov	r1, r3
  4031b8:	4610      	mov	r0, r2
  4031ba:	4b22      	ldr	r3, [pc, #136]	; (403244 <twihs_master_read+0xe4>)
  4031bc:	4798      	blx	r3
  4031be:	4602      	mov	r2, r0
  4031c0:	687b      	ldr	r3, [r7, #4]
  4031c2:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4031c4:	687b      	ldr	r3, [r7, #4]
  4031c6:	2201      	movs	r2, #1
  4031c8:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  4031ca:	e029      	b.n	403220 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  4031cc:	687b      	ldr	r3, [r7, #4]
  4031ce:	6a1b      	ldr	r3, [r3, #32]
  4031d0:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  4031d2:	68bb      	ldr	r3, [r7, #8]
  4031d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4031d8:	2b00      	cmp	r3, #0
  4031da:	d001      	beq.n	4031e0 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  4031dc:	2305      	movs	r3, #5
  4031de:	e02c      	b.n	40323a <twihs_master_read+0xda>
		}
		if (!timeout--) {
  4031e0:	68fb      	ldr	r3, [r7, #12]
  4031e2:	1e5a      	subs	r2, r3, #1
  4031e4:	60fa      	str	r2, [r7, #12]
  4031e6:	2b00      	cmp	r3, #0
  4031e8:	d101      	bne.n	4031ee <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  4031ea:	2309      	movs	r3, #9
  4031ec:	e025      	b.n	40323a <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  4031ee:	697b      	ldr	r3, [r7, #20]
  4031f0:	2b01      	cmp	r3, #1
  4031f2:	d102      	bne.n	4031fa <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4031f4:	687b      	ldr	r3, [r7, #4]
  4031f6:	2202      	movs	r2, #2
  4031f8:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  4031fa:	68bb      	ldr	r3, [r7, #8]
  4031fc:	f003 0302 	and.w	r3, r3, #2
  403200:	2b00      	cmp	r3, #0
  403202:	d100      	bne.n	403206 <twihs_master_read+0xa6>
			continue;
  403204:	e00c      	b.n	403220 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  403206:	693b      	ldr	r3, [r7, #16]
  403208:	1c5a      	adds	r2, r3, #1
  40320a:	613a      	str	r2, [r7, #16]
  40320c:	687a      	ldr	r2, [r7, #4]
  40320e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403210:	b2d2      	uxtb	r2, r2
  403212:	701a      	strb	r2, [r3, #0]

		cnt--;
  403214:	697b      	ldr	r3, [r7, #20]
  403216:	3b01      	subs	r3, #1
  403218:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  40321a:	f247 5330 	movw	r3, #30000	; 0x7530
  40321e:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  403220:	697b      	ldr	r3, [r7, #20]
  403222:	2b00      	cmp	r3, #0
  403224:	d1d2      	bne.n	4031cc <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  403226:	bf00      	nop
  403228:	687b      	ldr	r3, [r7, #4]
  40322a:	6a1b      	ldr	r3, [r3, #32]
  40322c:	f003 0301 	and.w	r3, r3, #1
  403230:	2b00      	cmp	r3, #0
  403232:	d0f9      	beq.n	403228 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  403234:	687b      	ldr	r3, [r7, #4]
  403236:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  403238:	2300      	movs	r3, #0
}
  40323a:	4618      	mov	r0, r3
  40323c:	3718      	adds	r7, #24
  40323e:	46bd      	mov	sp, r7
  403240:	bd80      	pop	{r7, pc}
  403242:	bf00      	nop
  403244:	00403105 	.word	0x00403105

00403248 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  403248:	b580      	push	{r7, lr}
  40324a:	b086      	sub	sp, #24
  40324c:	af00      	add	r7, sp, #0
  40324e:	6078      	str	r0, [r7, #4]
  403250:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  403252:	683b      	ldr	r3, [r7, #0]
  403254:	68db      	ldr	r3, [r3, #12]
  403256:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  403258:	683b      	ldr	r3, [r7, #0]
  40325a:	689b      	ldr	r3, [r3, #8]
  40325c:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40325e:	697b      	ldr	r3, [r7, #20]
  403260:	2b00      	cmp	r3, #0
  403262:	d101      	bne.n	403268 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  403264:	2301      	movs	r3, #1
  403266:	e056      	b.n	403316 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  403268:	687b      	ldr	r3, [r7, #4]
  40326a:	2200      	movs	r2, #0
  40326c:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40326e:	683b      	ldr	r3, [r7, #0]
  403270:	7c1b      	ldrb	r3, [r3, #16]
  403272:	041b      	lsls	r3, r3, #16
  403274:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  403278:	683b      	ldr	r3, [r7, #0]
  40327a:	685b      	ldr	r3, [r3, #4]
  40327c:	021b      	lsls	r3, r3, #8
  40327e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  403282:	431a      	orrs	r2, r3
  403284:	687b      	ldr	r3, [r7, #4]
  403286:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  403288:	687b      	ldr	r3, [r7, #4]
  40328a:	2200      	movs	r2, #0
  40328c:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40328e:	683a      	ldr	r2, [r7, #0]
  403290:	683b      	ldr	r3, [r7, #0]
  403292:	685b      	ldr	r3, [r3, #4]
  403294:	4619      	mov	r1, r3
  403296:	4610      	mov	r0, r2
  403298:	4b21      	ldr	r3, [pc, #132]	; (403320 <twihs_master_write+0xd8>)
  40329a:	4798      	blx	r3
  40329c:	4602      	mov	r2, r0
  40329e:	687b      	ldr	r3, [r7, #4]
  4032a0:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4032a2:	e019      	b.n	4032d8 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  4032a4:	687b      	ldr	r3, [r7, #4]
  4032a6:	6a1b      	ldr	r3, [r3, #32]
  4032a8:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4032aa:	68fb      	ldr	r3, [r7, #12]
  4032ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4032b0:	2b00      	cmp	r3, #0
  4032b2:	d001      	beq.n	4032b8 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  4032b4:	2305      	movs	r3, #5
  4032b6:	e02e      	b.n	403316 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  4032b8:	68fb      	ldr	r3, [r7, #12]
  4032ba:	f003 0304 	and.w	r3, r3, #4
  4032be:	2b00      	cmp	r3, #0
  4032c0:	d100      	bne.n	4032c4 <twihs_master_write+0x7c>
			continue;
  4032c2:	e009      	b.n	4032d8 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  4032c4:	693b      	ldr	r3, [r7, #16]
  4032c6:	1c5a      	adds	r2, r3, #1
  4032c8:	613a      	str	r2, [r7, #16]
  4032ca:	781b      	ldrb	r3, [r3, #0]
  4032cc:	461a      	mov	r2, r3
  4032ce:	687b      	ldr	r3, [r7, #4]
  4032d0:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  4032d2:	697b      	ldr	r3, [r7, #20]
  4032d4:	3b01      	subs	r3, #1
  4032d6:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  4032d8:	697b      	ldr	r3, [r7, #20]
  4032da:	2b00      	cmp	r3, #0
  4032dc:	d1e2      	bne.n	4032a4 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  4032de:	687b      	ldr	r3, [r7, #4]
  4032e0:	6a1b      	ldr	r3, [r3, #32]
  4032e2:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  4032e4:	68fb      	ldr	r3, [r7, #12]
  4032e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4032ea:	2b00      	cmp	r3, #0
  4032ec:	d001      	beq.n	4032f2 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  4032ee:	2305      	movs	r3, #5
  4032f0:	e011      	b.n	403316 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  4032f2:	68fb      	ldr	r3, [r7, #12]
  4032f4:	f003 0304 	and.w	r3, r3, #4
  4032f8:	2b00      	cmp	r3, #0
  4032fa:	d100      	bne.n	4032fe <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  4032fc:	e7ef      	b.n	4032de <twihs_master_write+0x96>
			break;
  4032fe:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  403300:	687b      	ldr	r3, [r7, #4]
  403302:	2202      	movs	r2, #2
  403304:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  403306:	bf00      	nop
  403308:	687b      	ldr	r3, [r7, #4]
  40330a:	6a1b      	ldr	r3, [r3, #32]
  40330c:	f003 0301 	and.w	r3, r3, #1
  403310:	2b00      	cmp	r3, #0
  403312:	d0f9      	beq.n	403308 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  403314:	2300      	movs	r3, #0
}
  403316:	4618      	mov	r0, r3
  403318:	3718      	adds	r7, #24
  40331a:	46bd      	mov	sp, r7
  40331c:	bd80      	pop	{r7, pc}
  40331e:	bf00      	nop
  403320:	00403105 	.word	0x00403105

00403324 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  403324:	b480      	push	{r7}
  403326:	b083      	sub	sp, #12
  403328:	af00      	add	r7, sp, #0
  40332a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  40332c:	687b      	ldr	r3, [r7, #4]
  40332e:	2280      	movs	r2, #128	; 0x80
  403330:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  403332:	687b      	ldr	r3, [r7, #4]
  403334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  403336:	bf00      	nop
  403338:	370c      	adds	r7, #12
  40333a:	46bd      	mov	sp, r7
  40333c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403340:	4770      	bx	lr

00403342 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  403342:	b480      	push	{r7}
  403344:	b085      	sub	sp, #20
  403346:	af00      	add	r7, sp, #0
  403348:	6078      	str	r0, [r7, #4]
  40334a:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40334c:	2300      	movs	r3, #0
  40334e:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  403350:	687b      	ldr	r3, [r7, #4]
  403352:	22ac      	movs	r2, #172	; 0xac
  403354:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  403356:	683b      	ldr	r3, [r7, #0]
  403358:	681a      	ldr	r2, [r3, #0]
  40335a:	683b      	ldr	r3, [r7, #0]
  40335c:	685b      	ldr	r3, [r3, #4]
  40335e:	fbb2 f3f3 	udiv	r3, r2, r3
  403362:	091b      	lsrs	r3, r3, #4
  403364:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  403366:	68fb      	ldr	r3, [r7, #12]
  403368:	2b00      	cmp	r3, #0
  40336a:	d003      	beq.n	403374 <uart_init+0x32>
  40336c:	68fb      	ldr	r3, [r7, #12]
  40336e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403372:	d301      	bcc.n	403378 <uart_init+0x36>
		return 1;
  403374:	2301      	movs	r3, #1
  403376:	e00a      	b.n	40338e <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  403378:	687b      	ldr	r3, [r7, #4]
  40337a:	68fa      	ldr	r2, [r7, #12]
  40337c:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40337e:	683b      	ldr	r3, [r7, #0]
  403380:	689a      	ldr	r2, [r3, #8]
  403382:	687b      	ldr	r3, [r7, #4]
  403384:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  403386:	687b      	ldr	r3, [r7, #4]
  403388:	2250      	movs	r2, #80	; 0x50
  40338a:	601a      	str	r2, [r3, #0]

	return 0;
  40338c:	2300      	movs	r3, #0
}
  40338e:	4618      	mov	r0, r3
  403390:	3714      	adds	r7, #20
  403392:	46bd      	mov	sp, r7
  403394:	f85d 7b04 	ldr.w	r7, [sp], #4
  403398:	4770      	bx	lr

0040339a <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  40339a:	b480      	push	{r7}
  40339c:	b083      	sub	sp, #12
  40339e:	af00      	add	r7, sp, #0
  4033a0:	6078      	str	r0, [r7, #4]
  4033a2:	460b      	mov	r3, r1
  4033a4:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4033a6:	687b      	ldr	r3, [r7, #4]
  4033a8:	695b      	ldr	r3, [r3, #20]
  4033aa:	f003 0302 	and.w	r3, r3, #2
  4033ae:	2b00      	cmp	r3, #0
  4033b0:	d101      	bne.n	4033b6 <uart_write+0x1c>
		return 1;
  4033b2:	2301      	movs	r3, #1
  4033b4:	e003      	b.n	4033be <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4033b6:	78fa      	ldrb	r2, [r7, #3]
  4033b8:	687b      	ldr	r3, [r7, #4]
  4033ba:	61da      	str	r2, [r3, #28]
	return 0;
  4033bc:	2300      	movs	r3, #0
}
  4033be:	4618      	mov	r0, r3
  4033c0:	370c      	adds	r7, #12
  4033c2:	46bd      	mov	sp, r7
  4033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033c8:	4770      	bx	lr

004033ca <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4033ca:	b480      	push	{r7}
  4033cc:	b083      	sub	sp, #12
  4033ce:	af00      	add	r7, sp, #0
  4033d0:	6078      	str	r0, [r7, #4]
  4033d2:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4033d4:	687b      	ldr	r3, [r7, #4]
  4033d6:	695b      	ldr	r3, [r3, #20]
  4033d8:	f003 0301 	and.w	r3, r3, #1
  4033dc:	2b00      	cmp	r3, #0
  4033de:	d101      	bne.n	4033e4 <uart_read+0x1a>
		return 1;
  4033e0:	2301      	movs	r3, #1
  4033e2:	e005      	b.n	4033f0 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4033e4:	687b      	ldr	r3, [r7, #4]
  4033e6:	699b      	ldr	r3, [r3, #24]
  4033e8:	b2da      	uxtb	r2, r3
  4033ea:	683b      	ldr	r3, [r7, #0]
  4033ec:	701a      	strb	r2, [r3, #0]
	return 0;
  4033ee:	2300      	movs	r3, #0
}
  4033f0:	4618      	mov	r0, r3
  4033f2:	370c      	adds	r7, #12
  4033f4:	46bd      	mov	sp, r7
  4033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033fa:	4770      	bx	lr

004033fc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4033fc:	b480      	push	{r7}
  4033fe:	b089      	sub	sp, #36	; 0x24
  403400:	af00      	add	r7, sp, #0
  403402:	60f8      	str	r0, [r7, #12]
  403404:	60b9      	str	r1, [r7, #8]
  403406:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  403408:	68bb      	ldr	r3, [r7, #8]
  40340a:	011a      	lsls	r2, r3, #4
  40340c:	687b      	ldr	r3, [r7, #4]
  40340e:	429a      	cmp	r2, r3
  403410:	d802      	bhi.n	403418 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  403412:	2310      	movs	r3, #16
  403414:	61fb      	str	r3, [r7, #28]
  403416:	e001      	b.n	40341c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  403418:	2308      	movs	r3, #8
  40341a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40341c:	687b      	ldr	r3, [r7, #4]
  40341e:	00da      	lsls	r2, r3, #3
  403420:	69fb      	ldr	r3, [r7, #28]
  403422:	68b9      	ldr	r1, [r7, #8]
  403424:	fb01 f303 	mul.w	r3, r1, r3
  403428:	085b      	lsrs	r3, r3, #1
  40342a:	441a      	add	r2, r3
  40342c:	69fb      	ldr	r3, [r7, #28]
  40342e:	68b9      	ldr	r1, [r7, #8]
  403430:	fb01 f303 	mul.w	r3, r1, r3
  403434:	fbb2 f3f3 	udiv	r3, r2, r3
  403438:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40343a:	69bb      	ldr	r3, [r7, #24]
  40343c:	08db      	lsrs	r3, r3, #3
  40343e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  403440:	69bb      	ldr	r3, [r7, #24]
  403442:	f003 0307 	and.w	r3, r3, #7
  403446:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403448:	697b      	ldr	r3, [r7, #20]
  40344a:	2b00      	cmp	r3, #0
  40344c:	d003      	beq.n	403456 <usart_set_async_baudrate+0x5a>
  40344e:	697b      	ldr	r3, [r7, #20]
  403450:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403454:	d301      	bcc.n	40345a <usart_set_async_baudrate+0x5e>
		return 1;
  403456:	2301      	movs	r3, #1
  403458:	e00f      	b.n	40347a <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40345a:	69fb      	ldr	r3, [r7, #28]
  40345c:	2b08      	cmp	r3, #8
  40345e:	d105      	bne.n	40346c <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  403460:	68fb      	ldr	r3, [r7, #12]
  403462:	685b      	ldr	r3, [r3, #4]
  403464:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  403468:	68fb      	ldr	r3, [r7, #12]
  40346a:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40346c:	693b      	ldr	r3, [r7, #16]
  40346e:	041a      	lsls	r2, r3, #16
  403470:	697b      	ldr	r3, [r7, #20]
  403472:	431a      	orrs	r2, r3
  403474:	68fb      	ldr	r3, [r7, #12]
  403476:	621a      	str	r2, [r3, #32]

	return 0;
  403478:	2300      	movs	r3, #0
}
  40347a:	4618      	mov	r0, r3
  40347c:	3724      	adds	r7, #36	; 0x24
  40347e:	46bd      	mov	sp, r7
  403480:	f85d 7b04 	ldr.w	r7, [sp], #4
  403484:	4770      	bx	lr
	...

00403488 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  403488:	b580      	push	{r7, lr}
  40348a:	b082      	sub	sp, #8
  40348c:	af00      	add	r7, sp, #0
  40348e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  403490:	6878      	ldr	r0, [r7, #4]
  403492:	4b0d      	ldr	r3, [pc, #52]	; (4034c8 <usart_reset+0x40>)
  403494:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403496:	687b      	ldr	r3, [r7, #4]
  403498:	2200      	movs	r2, #0
  40349a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40349c:	687b      	ldr	r3, [r7, #4]
  40349e:	2200      	movs	r2, #0
  4034a0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4034a2:	687b      	ldr	r3, [r7, #4]
  4034a4:	2200      	movs	r2, #0
  4034a6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4034a8:	6878      	ldr	r0, [r7, #4]
  4034aa:	4b08      	ldr	r3, [pc, #32]	; (4034cc <usart_reset+0x44>)
  4034ac:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4034ae:	6878      	ldr	r0, [r7, #4]
  4034b0:	4b07      	ldr	r3, [pc, #28]	; (4034d0 <usart_reset+0x48>)
  4034b2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4034b4:	6878      	ldr	r0, [r7, #4]
  4034b6:	4b07      	ldr	r3, [pc, #28]	; (4034d4 <usart_reset+0x4c>)
  4034b8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4034ba:	6878      	ldr	r0, [r7, #4]
  4034bc:	4b06      	ldr	r3, [pc, #24]	; (4034d8 <usart_reset+0x50>)
  4034be:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4034c0:	bf00      	nop
  4034c2:	3708      	adds	r7, #8
  4034c4:	46bd      	mov	sp, r7
  4034c6:	bd80      	pop	{r7, pc}
  4034c8:	00403669 	.word	0x00403669
  4034cc:	0040357b 	.word	0x0040357b
  4034d0:	004035af 	.word	0x004035af
  4034d4:	004035c9 	.word	0x004035c9
  4034d8:	004035e5 	.word	0x004035e5

004034dc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4034dc:	b580      	push	{r7, lr}
  4034de:	b084      	sub	sp, #16
  4034e0:	af00      	add	r7, sp, #0
  4034e2:	60f8      	str	r0, [r7, #12]
  4034e4:	60b9      	str	r1, [r7, #8]
  4034e6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4034e8:	68f8      	ldr	r0, [r7, #12]
  4034ea:	4b1a      	ldr	r3, [pc, #104]	; (403554 <usart_init_rs232+0x78>)
  4034ec:	4798      	blx	r3

	ul_reg_val = 0;
  4034ee:	4b1a      	ldr	r3, [pc, #104]	; (403558 <usart_init_rs232+0x7c>)
  4034f0:	2200      	movs	r2, #0
  4034f2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4034f4:	68bb      	ldr	r3, [r7, #8]
  4034f6:	2b00      	cmp	r3, #0
  4034f8:	d009      	beq.n	40350e <usart_init_rs232+0x32>
  4034fa:	68bb      	ldr	r3, [r7, #8]
  4034fc:	681b      	ldr	r3, [r3, #0]
  4034fe:	687a      	ldr	r2, [r7, #4]
  403500:	4619      	mov	r1, r3
  403502:	68f8      	ldr	r0, [r7, #12]
  403504:	4b15      	ldr	r3, [pc, #84]	; (40355c <usart_init_rs232+0x80>)
  403506:	4798      	blx	r3
  403508:	4603      	mov	r3, r0
  40350a:	2b00      	cmp	r3, #0
  40350c:	d001      	beq.n	403512 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40350e:	2301      	movs	r3, #1
  403510:	e01b      	b.n	40354a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403512:	68bb      	ldr	r3, [r7, #8]
  403514:	685a      	ldr	r2, [r3, #4]
  403516:	68bb      	ldr	r3, [r7, #8]
  403518:	689b      	ldr	r3, [r3, #8]
  40351a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40351c:	68bb      	ldr	r3, [r7, #8]
  40351e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403520:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403522:	68bb      	ldr	r3, [r7, #8]
  403524:	68db      	ldr	r3, [r3, #12]
  403526:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403528:	4b0b      	ldr	r3, [pc, #44]	; (403558 <usart_init_rs232+0x7c>)
  40352a:	681b      	ldr	r3, [r3, #0]
  40352c:	4313      	orrs	r3, r2
  40352e:	4a0a      	ldr	r2, [pc, #40]	; (403558 <usart_init_rs232+0x7c>)
  403530:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  403532:	4b09      	ldr	r3, [pc, #36]	; (403558 <usart_init_rs232+0x7c>)
  403534:	681b      	ldr	r3, [r3, #0]
  403536:	4a08      	ldr	r2, [pc, #32]	; (403558 <usart_init_rs232+0x7c>)
  403538:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40353a:	68fb      	ldr	r3, [r7, #12]
  40353c:	685a      	ldr	r2, [r3, #4]
  40353e:	4b06      	ldr	r3, [pc, #24]	; (403558 <usart_init_rs232+0x7c>)
  403540:	681b      	ldr	r3, [r3, #0]
  403542:	431a      	orrs	r2, r3
  403544:	68fb      	ldr	r3, [r7, #12]
  403546:	605a      	str	r2, [r3, #4]

	return 0;
  403548:	2300      	movs	r3, #0
}
  40354a:	4618      	mov	r0, r3
  40354c:	3710      	adds	r7, #16
  40354e:	46bd      	mov	sp, r7
  403550:	bd80      	pop	{r7, pc}
  403552:	bf00      	nop
  403554:	00403489 	.word	0x00403489
  403558:	20400e18 	.word	0x20400e18
  40355c:	004033fd 	.word	0x004033fd

00403560 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  403560:	b480      	push	{r7}
  403562:	b083      	sub	sp, #12
  403564:	af00      	add	r7, sp, #0
  403566:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  403568:	687b      	ldr	r3, [r7, #4]
  40356a:	2240      	movs	r2, #64	; 0x40
  40356c:	601a      	str	r2, [r3, #0]
}
  40356e:	bf00      	nop
  403570:	370c      	adds	r7, #12
  403572:	46bd      	mov	sp, r7
  403574:	f85d 7b04 	ldr.w	r7, [sp], #4
  403578:	4770      	bx	lr

0040357a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  40357a:	b480      	push	{r7}
  40357c:	b083      	sub	sp, #12
  40357e:	af00      	add	r7, sp, #0
  403580:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  403582:	687b      	ldr	r3, [r7, #4]
  403584:	2288      	movs	r2, #136	; 0x88
  403586:	601a      	str	r2, [r3, #0]
}
  403588:	bf00      	nop
  40358a:	370c      	adds	r7, #12
  40358c:	46bd      	mov	sp, r7
  40358e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403592:	4770      	bx	lr

00403594 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  403594:	b480      	push	{r7}
  403596:	b083      	sub	sp, #12
  403598:	af00      	add	r7, sp, #0
  40359a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  40359c:	687b      	ldr	r3, [r7, #4]
  40359e:	2210      	movs	r2, #16
  4035a0:	601a      	str	r2, [r3, #0]
}
  4035a2:	bf00      	nop
  4035a4:	370c      	adds	r7, #12
  4035a6:	46bd      	mov	sp, r7
  4035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035ac:	4770      	bx	lr

004035ae <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4035ae:	b480      	push	{r7}
  4035b0:	b083      	sub	sp, #12
  4035b2:	af00      	add	r7, sp, #0
  4035b4:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4035b6:	687b      	ldr	r3, [r7, #4]
  4035b8:	2224      	movs	r2, #36	; 0x24
  4035ba:	601a      	str	r2, [r3, #0]
}
  4035bc:	bf00      	nop
  4035be:	370c      	adds	r7, #12
  4035c0:	46bd      	mov	sp, r7
  4035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035c6:	4770      	bx	lr

004035c8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4035c8:	b480      	push	{r7}
  4035ca:	b083      	sub	sp, #12
  4035cc:	af00      	add	r7, sp, #0
  4035ce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4035d0:	687b      	ldr	r3, [r7, #4]
  4035d2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4035d6:	601a      	str	r2, [r3, #0]
}
  4035d8:	bf00      	nop
  4035da:	370c      	adds	r7, #12
  4035dc:	46bd      	mov	sp, r7
  4035de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035e2:	4770      	bx	lr

004035e4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4035e4:	b480      	push	{r7}
  4035e6:	b083      	sub	sp, #12
  4035e8:	af00      	add	r7, sp, #0
  4035ea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4035ec:	687b      	ldr	r3, [r7, #4]
  4035ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4035f2:	601a      	str	r2, [r3, #0]
}
  4035f4:	bf00      	nop
  4035f6:	370c      	adds	r7, #12
  4035f8:	46bd      	mov	sp, r7
  4035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035fe:	4770      	bx	lr

00403600 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  403600:	b480      	push	{r7}
  403602:	b083      	sub	sp, #12
  403604:	af00      	add	r7, sp, #0
  403606:	6078      	str	r0, [r7, #4]
  403608:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40360a:	687b      	ldr	r3, [r7, #4]
  40360c:	695b      	ldr	r3, [r3, #20]
  40360e:	f003 0302 	and.w	r3, r3, #2
  403612:	2b00      	cmp	r3, #0
  403614:	d101      	bne.n	40361a <usart_write+0x1a>
		return 1;
  403616:	2301      	movs	r3, #1
  403618:	e005      	b.n	403626 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40361a:	683b      	ldr	r3, [r7, #0]
  40361c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403620:	687b      	ldr	r3, [r7, #4]
  403622:	61da      	str	r2, [r3, #28]
	return 0;
  403624:	2300      	movs	r3, #0
}
  403626:	4618      	mov	r0, r3
  403628:	370c      	adds	r7, #12
  40362a:	46bd      	mov	sp, r7
  40362c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403630:	4770      	bx	lr

00403632 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  403632:	b480      	push	{r7}
  403634:	b083      	sub	sp, #12
  403636:	af00      	add	r7, sp, #0
  403638:	6078      	str	r0, [r7, #4]
  40363a:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40363c:	687b      	ldr	r3, [r7, #4]
  40363e:	695b      	ldr	r3, [r3, #20]
  403640:	f003 0301 	and.w	r3, r3, #1
  403644:	2b00      	cmp	r3, #0
  403646:	d101      	bne.n	40364c <usart_read+0x1a>
		return 1;
  403648:	2301      	movs	r3, #1
  40364a:	e006      	b.n	40365a <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40364c:	687b      	ldr	r3, [r7, #4]
  40364e:	699b      	ldr	r3, [r3, #24]
  403650:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403654:	683b      	ldr	r3, [r7, #0]
  403656:	601a      	str	r2, [r3, #0]

	return 0;
  403658:	2300      	movs	r3, #0
}
  40365a:	4618      	mov	r0, r3
  40365c:	370c      	adds	r7, #12
  40365e:	46bd      	mov	sp, r7
  403660:	f85d 7b04 	ldr.w	r7, [sp], #4
  403664:	4770      	bx	lr
	...

00403668 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  403668:	b480      	push	{r7}
  40366a:	b083      	sub	sp, #12
  40366c:	af00      	add	r7, sp, #0
  40366e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  403670:	687b      	ldr	r3, [r7, #4]
  403672:	4a04      	ldr	r2, [pc, #16]	; (403684 <usart_disable_writeprotect+0x1c>)
  403674:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  403678:	bf00      	nop
  40367a:	370c      	adds	r7, #12
  40367c:	46bd      	mov	sp, r7
  40367e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403682:	4770      	bx	lr
  403684:	55534100 	.word	0x55534100

00403688 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  403688:	b480      	push	{r7}
  40368a:	b083      	sub	sp, #12
  40368c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40368e:	f3ef 8310 	mrs	r3, PRIMASK
  403692:	607b      	str	r3, [r7, #4]
  return(result);
  403694:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  403696:	2b00      	cmp	r3, #0
  403698:	bf0c      	ite	eq
  40369a:	2301      	moveq	r3, #1
  40369c:	2300      	movne	r3, #0
  40369e:	b2db      	uxtb	r3, r3
  4036a0:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4036a2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4036a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4036a8:	4b04      	ldr	r3, [pc, #16]	; (4036bc <cpu_irq_save+0x34>)
  4036aa:	2200      	movs	r2, #0
  4036ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4036ae:	683b      	ldr	r3, [r7, #0]
}
  4036b0:	4618      	mov	r0, r3
  4036b2:	370c      	adds	r7, #12
  4036b4:	46bd      	mov	sp, r7
  4036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036ba:	4770      	bx	lr
  4036bc:	2040000a 	.word	0x2040000a

004036c0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4036c0:	b480      	push	{r7}
  4036c2:	b083      	sub	sp, #12
  4036c4:	af00      	add	r7, sp, #0
  4036c6:	6078      	str	r0, [r7, #4]
	return (flags);
  4036c8:	687b      	ldr	r3, [r7, #4]
  4036ca:	2b00      	cmp	r3, #0
  4036cc:	bf14      	ite	ne
  4036ce:	2301      	movne	r3, #1
  4036d0:	2300      	moveq	r3, #0
  4036d2:	b2db      	uxtb	r3, r3
}
  4036d4:	4618      	mov	r0, r3
  4036d6:	370c      	adds	r7, #12
  4036d8:	46bd      	mov	sp, r7
  4036da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036de:	4770      	bx	lr

004036e0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4036e0:	b580      	push	{r7, lr}
  4036e2:	b082      	sub	sp, #8
  4036e4:	af00      	add	r7, sp, #0
  4036e6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4036e8:	6878      	ldr	r0, [r7, #4]
  4036ea:	4b07      	ldr	r3, [pc, #28]	; (403708 <cpu_irq_restore+0x28>)
  4036ec:	4798      	blx	r3
  4036ee:	4603      	mov	r3, r0
  4036f0:	2b00      	cmp	r3, #0
  4036f2:	d005      	beq.n	403700 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4036f4:	4b05      	ldr	r3, [pc, #20]	; (40370c <cpu_irq_restore+0x2c>)
  4036f6:	2201      	movs	r2, #1
  4036f8:	701a      	strb	r2, [r3, #0]
  4036fa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4036fe:	b662      	cpsie	i
}
  403700:	bf00      	nop
  403702:	3708      	adds	r7, #8
  403704:	46bd      	mov	sp, r7
  403706:	bd80      	pop	{r7, pc}
  403708:	004036c1 	.word	0x004036c1
  40370c:	2040000a 	.word	0x2040000a

00403710 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403710:	b580      	push	{r7, lr}
  403712:	b084      	sub	sp, #16
  403714:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  403716:	4b1e      	ldr	r3, [pc, #120]	; (403790 <Reset_Handler+0x80>)
  403718:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40371a:	4b1e      	ldr	r3, [pc, #120]	; (403794 <Reset_Handler+0x84>)
  40371c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40371e:	68fa      	ldr	r2, [r7, #12]
  403720:	68bb      	ldr	r3, [r7, #8]
  403722:	429a      	cmp	r2, r3
  403724:	d00c      	beq.n	403740 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  403726:	e007      	b.n	403738 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  403728:	68bb      	ldr	r3, [r7, #8]
  40372a:	1d1a      	adds	r2, r3, #4
  40372c:	60ba      	str	r2, [r7, #8]
  40372e:	68fa      	ldr	r2, [r7, #12]
  403730:	1d11      	adds	r1, r2, #4
  403732:	60f9      	str	r1, [r7, #12]
  403734:	6812      	ldr	r2, [r2, #0]
  403736:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  403738:	68bb      	ldr	r3, [r7, #8]
  40373a:	4a17      	ldr	r2, [pc, #92]	; (403798 <Reset_Handler+0x88>)
  40373c:	4293      	cmp	r3, r2
  40373e:	d3f3      	bcc.n	403728 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403740:	4b16      	ldr	r3, [pc, #88]	; (40379c <Reset_Handler+0x8c>)
  403742:	60bb      	str	r3, [r7, #8]
  403744:	e004      	b.n	403750 <Reset_Handler+0x40>
                *pDest++ = 0;
  403746:	68bb      	ldr	r3, [r7, #8]
  403748:	1d1a      	adds	r2, r3, #4
  40374a:	60ba      	str	r2, [r7, #8]
  40374c:	2200      	movs	r2, #0
  40374e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  403750:	68bb      	ldr	r3, [r7, #8]
  403752:	4a13      	ldr	r2, [pc, #76]	; (4037a0 <Reset_Handler+0x90>)
  403754:	4293      	cmp	r3, r2
  403756:	d3f6      	bcc.n	403746 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  403758:	4b12      	ldr	r3, [pc, #72]	; (4037a4 <Reset_Handler+0x94>)
  40375a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40375c:	4a12      	ldr	r2, [pc, #72]	; (4037a8 <Reset_Handler+0x98>)
  40375e:	68fb      	ldr	r3, [r7, #12]
  403760:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403764:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  403766:	4b11      	ldr	r3, [pc, #68]	; (4037ac <Reset_Handler+0x9c>)
  403768:	4798      	blx	r3
  40376a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40376c:	4a10      	ldr	r2, [pc, #64]	; (4037b0 <Reset_Handler+0xa0>)
  40376e:	4b10      	ldr	r3, [pc, #64]	; (4037b0 <Reset_Handler+0xa0>)
  403770:	681b      	ldr	r3, [r3, #0]
  403772:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  403776:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  403778:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40377c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  403780:	6878      	ldr	r0, [r7, #4]
  403782:	4b0c      	ldr	r3, [pc, #48]	; (4037b4 <Reset_Handler+0xa4>)
  403784:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  403786:	4b0c      	ldr	r3, [pc, #48]	; (4037b8 <Reset_Handler+0xa8>)
  403788:	4798      	blx	r3

        /* Branch to main function */
        main();
  40378a:	4b0c      	ldr	r3, [pc, #48]	; (4037bc <Reset_Handler+0xac>)
  40378c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40378e:	e7fe      	b.n	40378e <Reset_Handler+0x7e>
  403790:	0040e07c 	.word	0x0040e07c
  403794:	20400000 	.word	0x20400000
  403798:	204009c8 	.word	0x204009c8
  40379c:	204009c8 	.word	0x204009c8
  4037a0:	2040c9a4 	.word	0x2040c9a4
  4037a4:	00400000 	.word	0x00400000
  4037a8:	e000ed00 	.word	0xe000ed00
  4037ac:	00403689 	.word	0x00403689
  4037b0:	e000ed88 	.word	0xe000ed88
  4037b4:	004036e1 	.word	0x004036e1
  4037b8:	004079dd 	.word	0x004079dd
  4037bc:	004075c1 	.word	0x004075c1

004037c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4037c0:	b480      	push	{r7}
  4037c2:	af00      	add	r7, sp, #0
        while (1) {
  4037c4:	e7fe      	b.n	4037c4 <Dummy_Handler+0x4>
	...

004037c8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4037c8:	b480      	push	{r7}
  4037ca:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4037cc:	4b52      	ldr	r3, [pc, #328]	; (403918 <SystemCoreClockUpdate+0x150>)
  4037ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4037d0:	f003 0303 	and.w	r3, r3, #3
  4037d4:	2b01      	cmp	r3, #1
  4037d6:	d014      	beq.n	403802 <SystemCoreClockUpdate+0x3a>
  4037d8:	2b01      	cmp	r3, #1
  4037da:	d302      	bcc.n	4037e2 <SystemCoreClockUpdate+0x1a>
  4037dc:	2b02      	cmp	r3, #2
  4037de:	d038      	beq.n	403852 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4037e0:	e07a      	b.n	4038d8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4037e2:	4b4e      	ldr	r3, [pc, #312]	; (40391c <SystemCoreClockUpdate+0x154>)
  4037e4:	695b      	ldr	r3, [r3, #20]
  4037e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4037ea:	2b00      	cmp	r3, #0
  4037ec:	d004      	beq.n	4037f8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4037ee:	4b4c      	ldr	r3, [pc, #304]	; (403920 <SystemCoreClockUpdate+0x158>)
  4037f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4037f4:	601a      	str	r2, [r3, #0]
    break;
  4037f6:	e06f      	b.n	4038d8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4037f8:	4b49      	ldr	r3, [pc, #292]	; (403920 <SystemCoreClockUpdate+0x158>)
  4037fa:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4037fe:	601a      	str	r2, [r3, #0]
    break;
  403800:	e06a      	b.n	4038d8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403802:	4b45      	ldr	r3, [pc, #276]	; (403918 <SystemCoreClockUpdate+0x150>)
  403804:	6a1b      	ldr	r3, [r3, #32]
  403806:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40380a:	2b00      	cmp	r3, #0
  40380c:	d003      	beq.n	403816 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40380e:	4b44      	ldr	r3, [pc, #272]	; (403920 <SystemCoreClockUpdate+0x158>)
  403810:	4a44      	ldr	r2, [pc, #272]	; (403924 <SystemCoreClockUpdate+0x15c>)
  403812:	601a      	str	r2, [r3, #0]
    break;
  403814:	e060      	b.n	4038d8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403816:	4b42      	ldr	r3, [pc, #264]	; (403920 <SystemCoreClockUpdate+0x158>)
  403818:	4a43      	ldr	r2, [pc, #268]	; (403928 <SystemCoreClockUpdate+0x160>)
  40381a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40381c:	4b3e      	ldr	r3, [pc, #248]	; (403918 <SystemCoreClockUpdate+0x150>)
  40381e:	6a1b      	ldr	r3, [r3, #32]
  403820:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403824:	2b10      	cmp	r3, #16
  403826:	d004      	beq.n	403832 <SystemCoreClockUpdate+0x6a>
  403828:	2b20      	cmp	r3, #32
  40382a:	d008      	beq.n	40383e <SystemCoreClockUpdate+0x76>
  40382c:	2b00      	cmp	r3, #0
  40382e:	d00e      	beq.n	40384e <SystemCoreClockUpdate+0x86>
          break;
  403830:	e00e      	b.n	403850 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  403832:	4b3b      	ldr	r3, [pc, #236]	; (403920 <SystemCoreClockUpdate+0x158>)
  403834:	681b      	ldr	r3, [r3, #0]
  403836:	005b      	lsls	r3, r3, #1
  403838:	4a39      	ldr	r2, [pc, #228]	; (403920 <SystemCoreClockUpdate+0x158>)
  40383a:	6013      	str	r3, [r2, #0]
          break;
  40383c:	e008      	b.n	403850 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40383e:	4b38      	ldr	r3, [pc, #224]	; (403920 <SystemCoreClockUpdate+0x158>)
  403840:	681a      	ldr	r2, [r3, #0]
  403842:	4613      	mov	r3, r2
  403844:	005b      	lsls	r3, r3, #1
  403846:	4413      	add	r3, r2
  403848:	4a35      	ldr	r2, [pc, #212]	; (403920 <SystemCoreClockUpdate+0x158>)
  40384a:	6013      	str	r3, [r2, #0]
          break;
  40384c:	e000      	b.n	403850 <SystemCoreClockUpdate+0x88>
          break;
  40384e:	bf00      	nop
    break;
  403850:	e042      	b.n	4038d8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403852:	4b31      	ldr	r3, [pc, #196]	; (403918 <SystemCoreClockUpdate+0x150>)
  403854:	6a1b      	ldr	r3, [r3, #32]
  403856:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40385a:	2b00      	cmp	r3, #0
  40385c:	d003      	beq.n	403866 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40385e:	4b30      	ldr	r3, [pc, #192]	; (403920 <SystemCoreClockUpdate+0x158>)
  403860:	4a30      	ldr	r2, [pc, #192]	; (403924 <SystemCoreClockUpdate+0x15c>)
  403862:	601a      	str	r2, [r3, #0]
  403864:	e01c      	b.n	4038a0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403866:	4b2e      	ldr	r3, [pc, #184]	; (403920 <SystemCoreClockUpdate+0x158>)
  403868:	4a2f      	ldr	r2, [pc, #188]	; (403928 <SystemCoreClockUpdate+0x160>)
  40386a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40386c:	4b2a      	ldr	r3, [pc, #168]	; (403918 <SystemCoreClockUpdate+0x150>)
  40386e:	6a1b      	ldr	r3, [r3, #32]
  403870:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403874:	2b10      	cmp	r3, #16
  403876:	d004      	beq.n	403882 <SystemCoreClockUpdate+0xba>
  403878:	2b20      	cmp	r3, #32
  40387a:	d008      	beq.n	40388e <SystemCoreClockUpdate+0xc6>
  40387c:	2b00      	cmp	r3, #0
  40387e:	d00e      	beq.n	40389e <SystemCoreClockUpdate+0xd6>
          break;
  403880:	e00e      	b.n	4038a0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  403882:	4b27      	ldr	r3, [pc, #156]	; (403920 <SystemCoreClockUpdate+0x158>)
  403884:	681b      	ldr	r3, [r3, #0]
  403886:	005b      	lsls	r3, r3, #1
  403888:	4a25      	ldr	r2, [pc, #148]	; (403920 <SystemCoreClockUpdate+0x158>)
  40388a:	6013      	str	r3, [r2, #0]
          break;
  40388c:	e008      	b.n	4038a0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40388e:	4b24      	ldr	r3, [pc, #144]	; (403920 <SystemCoreClockUpdate+0x158>)
  403890:	681a      	ldr	r2, [r3, #0]
  403892:	4613      	mov	r3, r2
  403894:	005b      	lsls	r3, r3, #1
  403896:	4413      	add	r3, r2
  403898:	4a21      	ldr	r2, [pc, #132]	; (403920 <SystemCoreClockUpdate+0x158>)
  40389a:	6013      	str	r3, [r2, #0]
          break;
  40389c:	e000      	b.n	4038a0 <SystemCoreClockUpdate+0xd8>
          break;
  40389e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4038a0:	4b1d      	ldr	r3, [pc, #116]	; (403918 <SystemCoreClockUpdate+0x150>)
  4038a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038a4:	f003 0303 	and.w	r3, r3, #3
  4038a8:	2b02      	cmp	r3, #2
  4038aa:	d114      	bne.n	4038d6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4038ac:	4b1a      	ldr	r3, [pc, #104]	; (403918 <SystemCoreClockUpdate+0x150>)
  4038ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4038b0:	0c1b      	lsrs	r3, r3, #16
  4038b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4038b6:	3301      	adds	r3, #1
  4038b8:	4a19      	ldr	r2, [pc, #100]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038ba:	6812      	ldr	r2, [r2, #0]
  4038bc:	fb02 f303 	mul.w	r3, r2, r3
  4038c0:	4a17      	ldr	r2, [pc, #92]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038c2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4038c4:	4b14      	ldr	r3, [pc, #80]	; (403918 <SystemCoreClockUpdate+0x150>)
  4038c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4038c8:	b2db      	uxtb	r3, r3
  4038ca:	4a15      	ldr	r2, [pc, #84]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038cc:	6812      	ldr	r2, [r2, #0]
  4038ce:	fbb2 f3f3 	udiv	r3, r2, r3
  4038d2:	4a13      	ldr	r2, [pc, #76]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038d4:	6013      	str	r3, [r2, #0]
    break;
  4038d6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4038d8:	4b0f      	ldr	r3, [pc, #60]	; (403918 <SystemCoreClockUpdate+0x150>)
  4038da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4038e0:	2b70      	cmp	r3, #112	; 0x70
  4038e2:	d108      	bne.n	4038f6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4038e4:	4b0e      	ldr	r3, [pc, #56]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038e6:	681b      	ldr	r3, [r3, #0]
  4038e8:	4a10      	ldr	r2, [pc, #64]	; (40392c <SystemCoreClockUpdate+0x164>)
  4038ea:	fba2 2303 	umull	r2, r3, r2, r3
  4038ee:	085b      	lsrs	r3, r3, #1
  4038f0:	4a0b      	ldr	r2, [pc, #44]	; (403920 <SystemCoreClockUpdate+0x158>)
  4038f2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4038f4:	e00a      	b.n	40390c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4038f6:	4b08      	ldr	r3, [pc, #32]	; (403918 <SystemCoreClockUpdate+0x150>)
  4038f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4038fa:	091b      	lsrs	r3, r3, #4
  4038fc:	f003 0307 	and.w	r3, r3, #7
  403900:	4a07      	ldr	r2, [pc, #28]	; (403920 <SystemCoreClockUpdate+0x158>)
  403902:	6812      	ldr	r2, [r2, #0]
  403904:	fa22 f303 	lsr.w	r3, r2, r3
  403908:	4a05      	ldr	r2, [pc, #20]	; (403920 <SystemCoreClockUpdate+0x158>)
  40390a:	6013      	str	r3, [r2, #0]
}
  40390c:	bf00      	nop
  40390e:	46bd      	mov	sp, r7
  403910:	f85d 7b04 	ldr.w	r7, [sp], #4
  403914:	4770      	bx	lr
  403916:	bf00      	nop
  403918:	400e0600 	.word	0x400e0600
  40391c:	400e1810 	.word	0x400e1810
  403920:	2040000c 	.word	0x2040000c
  403924:	00b71b00 	.word	0x00b71b00
  403928:	003d0900 	.word	0x003d0900
  40392c:	aaaaaaab 	.word	0xaaaaaaab

00403930 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  403930:	b480      	push	{r7}
  403932:	b083      	sub	sp, #12
  403934:	af00      	add	r7, sp, #0
  403936:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  403938:	687b      	ldr	r3, [r7, #4]
  40393a:	4a1d      	ldr	r2, [pc, #116]	; (4039b0 <system_init_flash+0x80>)
  40393c:	4293      	cmp	r3, r2
  40393e:	d804      	bhi.n	40394a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403940:	4b1c      	ldr	r3, [pc, #112]	; (4039b4 <system_init_flash+0x84>)
  403942:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403946:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  403948:	e02b      	b.n	4039a2 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40394a:	687b      	ldr	r3, [r7, #4]
  40394c:	4a1a      	ldr	r2, [pc, #104]	; (4039b8 <system_init_flash+0x88>)
  40394e:	4293      	cmp	r3, r2
  403950:	d803      	bhi.n	40395a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403952:	4b18      	ldr	r3, [pc, #96]	; (4039b4 <system_init_flash+0x84>)
  403954:	4a19      	ldr	r2, [pc, #100]	; (4039bc <system_init_flash+0x8c>)
  403956:	601a      	str	r2, [r3, #0]
}
  403958:	e023      	b.n	4039a2 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40395a:	687b      	ldr	r3, [r7, #4]
  40395c:	4a18      	ldr	r2, [pc, #96]	; (4039c0 <system_init_flash+0x90>)
  40395e:	4293      	cmp	r3, r2
  403960:	d803      	bhi.n	40396a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403962:	4b14      	ldr	r3, [pc, #80]	; (4039b4 <system_init_flash+0x84>)
  403964:	4a17      	ldr	r2, [pc, #92]	; (4039c4 <system_init_flash+0x94>)
  403966:	601a      	str	r2, [r3, #0]
}
  403968:	e01b      	b.n	4039a2 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40396a:	687b      	ldr	r3, [r7, #4]
  40396c:	4a16      	ldr	r2, [pc, #88]	; (4039c8 <system_init_flash+0x98>)
  40396e:	4293      	cmp	r3, r2
  403970:	d803      	bhi.n	40397a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403972:	4b10      	ldr	r3, [pc, #64]	; (4039b4 <system_init_flash+0x84>)
  403974:	4a15      	ldr	r2, [pc, #84]	; (4039cc <system_init_flash+0x9c>)
  403976:	601a      	str	r2, [r3, #0]
}
  403978:	e013      	b.n	4039a2 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40397a:	687b      	ldr	r3, [r7, #4]
  40397c:	4a14      	ldr	r2, [pc, #80]	; (4039d0 <system_init_flash+0xa0>)
  40397e:	4293      	cmp	r3, r2
  403980:	d804      	bhi.n	40398c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403982:	4b0c      	ldr	r3, [pc, #48]	; (4039b4 <system_init_flash+0x84>)
  403984:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403988:	601a      	str	r2, [r3, #0]
}
  40398a:	e00a      	b.n	4039a2 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40398c:	687b      	ldr	r3, [r7, #4]
  40398e:	4a11      	ldr	r2, [pc, #68]	; (4039d4 <system_init_flash+0xa4>)
  403990:	4293      	cmp	r3, r2
  403992:	d803      	bhi.n	40399c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403994:	4b07      	ldr	r3, [pc, #28]	; (4039b4 <system_init_flash+0x84>)
  403996:	4a10      	ldr	r2, [pc, #64]	; (4039d8 <system_init_flash+0xa8>)
  403998:	601a      	str	r2, [r3, #0]
}
  40399a:	e002      	b.n	4039a2 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40399c:	4b05      	ldr	r3, [pc, #20]	; (4039b4 <system_init_flash+0x84>)
  40399e:	4a0f      	ldr	r2, [pc, #60]	; (4039dc <system_init_flash+0xac>)
  4039a0:	601a      	str	r2, [r3, #0]
}
  4039a2:	bf00      	nop
  4039a4:	370c      	adds	r7, #12
  4039a6:	46bd      	mov	sp, r7
  4039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039ac:	4770      	bx	lr
  4039ae:	bf00      	nop
  4039b0:	015ef3bf 	.word	0x015ef3bf
  4039b4:	400e0c00 	.word	0x400e0c00
  4039b8:	02bde77f 	.word	0x02bde77f
  4039bc:	04000100 	.word	0x04000100
  4039c0:	041cdb3f 	.word	0x041cdb3f
  4039c4:	04000200 	.word	0x04000200
  4039c8:	057bceff 	.word	0x057bceff
  4039cc:	04000300 	.word	0x04000300
  4039d0:	06dac2bf 	.word	0x06dac2bf
  4039d4:	0839b67f 	.word	0x0839b67f
  4039d8:	04000500 	.word	0x04000500
  4039dc:	04000600 	.word	0x04000600

004039e0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4039e0:	b480      	push	{r7}
  4039e2:	b085      	sub	sp, #20
  4039e4:	af00      	add	r7, sp, #0
  4039e6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4039e8:	4b10      	ldr	r3, [pc, #64]	; (403a2c <_sbrk+0x4c>)
  4039ea:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4039ec:	4b10      	ldr	r3, [pc, #64]	; (403a30 <_sbrk+0x50>)
  4039ee:	681b      	ldr	r3, [r3, #0]
  4039f0:	2b00      	cmp	r3, #0
  4039f2:	d102      	bne.n	4039fa <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4039f4:	4b0e      	ldr	r3, [pc, #56]	; (403a30 <_sbrk+0x50>)
  4039f6:	4a0f      	ldr	r2, [pc, #60]	; (403a34 <_sbrk+0x54>)
  4039f8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4039fa:	4b0d      	ldr	r3, [pc, #52]	; (403a30 <_sbrk+0x50>)
  4039fc:	681b      	ldr	r3, [r3, #0]
  4039fe:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  403a00:	68ba      	ldr	r2, [r7, #8]
  403a02:	687b      	ldr	r3, [r7, #4]
  403a04:	441a      	add	r2, r3
  403a06:	68fb      	ldr	r3, [r7, #12]
  403a08:	429a      	cmp	r2, r3
  403a0a:	dd02      	ble.n	403a12 <_sbrk+0x32>
		return (caddr_t) -1;	
  403a0c:	f04f 33ff 	mov.w	r3, #4294967295
  403a10:	e006      	b.n	403a20 <_sbrk+0x40>
	}

	heap += incr;
  403a12:	4b07      	ldr	r3, [pc, #28]	; (403a30 <_sbrk+0x50>)
  403a14:	681a      	ldr	r2, [r3, #0]
  403a16:	687b      	ldr	r3, [r7, #4]
  403a18:	4413      	add	r3, r2
  403a1a:	4a05      	ldr	r2, [pc, #20]	; (403a30 <_sbrk+0x50>)
  403a1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  403a1e:	68bb      	ldr	r3, [r7, #8]
}
  403a20:	4618      	mov	r0, r3
  403a22:	3714      	adds	r7, #20
  403a24:	46bd      	mov	sp, r7
  403a26:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a2a:	4770      	bx	lr
  403a2c:	2045fffc 	.word	0x2045fffc
  403a30:	20400e1c 	.word	0x20400e1c
  403a34:	2040eba8 	.word	0x2040eba8

00403a38 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  403a38:	b480      	push	{r7}
  403a3a:	b083      	sub	sp, #12
  403a3c:	af00      	add	r7, sp, #0
  403a3e:	6078      	str	r0, [r7, #4]
	return -1;
  403a40:	f04f 33ff 	mov.w	r3, #4294967295
}
  403a44:	4618      	mov	r0, r3
  403a46:	370c      	adds	r7, #12
  403a48:	46bd      	mov	sp, r7
  403a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a4e:	4770      	bx	lr

00403a50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  403a50:	b480      	push	{r7}
  403a52:	b083      	sub	sp, #12
  403a54:	af00      	add	r7, sp, #0
  403a56:	6078      	str	r0, [r7, #4]
  403a58:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  403a5a:	683b      	ldr	r3, [r7, #0]
  403a5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403a60:	605a      	str	r2, [r3, #4]

	return 0;
  403a62:	2300      	movs	r3, #0
}
  403a64:	4618      	mov	r0, r3
  403a66:	370c      	adds	r7, #12
  403a68:	46bd      	mov	sp, r7
  403a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a6e:	4770      	bx	lr

00403a70 <_isatty>:

extern int _isatty(int file)
{
  403a70:	b480      	push	{r7}
  403a72:	b083      	sub	sp, #12
  403a74:	af00      	add	r7, sp, #0
  403a76:	6078      	str	r0, [r7, #4]
	return 1;
  403a78:	2301      	movs	r3, #1
}
  403a7a:	4618      	mov	r0, r3
  403a7c:	370c      	adds	r7, #12
  403a7e:	46bd      	mov	sp, r7
  403a80:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a84:	4770      	bx	lr

00403a86 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  403a86:	b480      	push	{r7}
  403a88:	b085      	sub	sp, #20
  403a8a:	af00      	add	r7, sp, #0
  403a8c:	60f8      	str	r0, [r7, #12]
  403a8e:	60b9      	str	r1, [r7, #8]
  403a90:	607a      	str	r2, [r7, #4]
	return 0;
  403a92:	2300      	movs	r3, #0
}
  403a94:	4618      	mov	r0, r3
  403a96:	3714      	adds	r7, #20
  403a98:	46bd      	mov	sp, r7
  403a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a9e:	4770      	bx	lr

00403aa0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
  403aa0:	b480      	push	{r7}
  403aa2:	b083      	sub	sp, #12
  403aa4:	af00      	add	r7, sp, #0
  403aa6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403aa8:	687b      	ldr	r3, [r7, #4]
  403aaa:	f103 0208 	add.w	r2, r3, #8
  403aae:	687b      	ldr	r3, [r7, #4]
  403ab0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  403ab2:	687b      	ldr	r3, [r7, #4]
  403ab4:	f04f 32ff 	mov.w	r2, #4294967295
  403ab8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403aba:	687b      	ldr	r3, [r7, #4]
  403abc:	f103 0208 	add.w	r2, r3, #8
  403ac0:	687b      	ldr	r3, [r7, #4]
  403ac2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403ac4:	687b      	ldr	r3, [r7, #4]
  403ac6:	f103 0208 	add.w	r2, r3, #8
  403aca:	687b      	ldr	r3, [r7, #4]
  403acc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  403ace:	687b      	ldr	r3, [r7, #4]
  403ad0:	2200      	movs	r2, #0
  403ad2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
  403ad4:	bf00      	nop
  403ad6:	370c      	adds	r7, #12
  403ad8:	46bd      	mov	sp, r7
  403ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ade:	4770      	bx	lr

00403ae0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
  403ae0:	b480      	push	{r7}
  403ae2:	b083      	sub	sp, #12
  403ae4:	af00      	add	r7, sp, #0
  403ae6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  403ae8:	687b      	ldr	r3, [r7, #4]
  403aea:	2200      	movs	r2, #0
  403aec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
  403aee:	bf00      	nop
  403af0:	370c      	adds	r7, #12
  403af2:	46bd      	mov	sp, r7
  403af4:	f85d 7b04 	ldr.w	r7, [sp], #4
  403af8:	4770      	bx	lr

00403afa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  403afa:	b480      	push	{r7}
  403afc:	b085      	sub	sp, #20
  403afe:	af00      	add	r7, sp, #0
  403b00:	6078      	str	r0, [r7, #4]
  403b02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
  403b04:	687b      	ldr	r3, [r7, #4]
  403b06:	685b      	ldr	r3, [r3, #4]
  403b08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  403b0a:	683b      	ldr	r3, [r7, #0]
  403b0c:	68fa      	ldr	r2, [r7, #12]
  403b0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  403b10:	68fb      	ldr	r3, [r7, #12]
  403b12:	689a      	ldr	r2, [r3, #8]
  403b14:	683b      	ldr	r3, [r7, #0]
  403b16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  403b18:	68fb      	ldr	r3, [r7, #12]
  403b1a:	689b      	ldr	r3, [r3, #8]
  403b1c:	683a      	ldr	r2, [r7, #0]
  403b1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
  403b20:	68fb      	ldr	r3, [r7, #12]
  403b22:	683a      	ldr	r2, [r7, #0]
  403b24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  403b26:	683b      	ldr	r3, [r7, #0]
  403b28:	687a      	ldr	r2, [r7, #4]
  403b2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  403b2c:	687b      	ldr	r3, [r7, #4]
  403b2e:	681b      	ldr	r3, [r3, #0]
  403b30:	1c5a      	adds	r2, r3, #1
  403b32:	687b      	ldr	r3, [r7, #4]
  403b34:	601a      	str	r2, [r3, #0]
}
  403b36:	bf00      	nop
  403b38:	3714      	adds	r7, #20
  403b3a:	46bd      	mov	sp, r7
  403b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b40:	4770      	bx	lr

00403b42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  403b42:	b480      	push	{r7}
  403b44:	b085      	sub	sp, #20
  403b46:	af00      	add	r7, sp, #0
  403b48:	6078      	str	r0, [r7, #4]
  403b4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  403b4c:	683b      	ldr	r3, [r7, #0]
  403b4e:	681b      	ldr	r3, [r3, #0]
  403b50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  403b52:	68bb      	ldr	r3, [r7, #8]
  403b54:	f1b3 3fff 	cmp.w	r3, #4294967295
  403b58:	d103      	bne.n	403b62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  403b5a:	687b      	ldr	r3, [r7, #4]
  403b5c:	691b      	ldr	r3, [r3, #16]
  403b5e:	60fb      	str	r3, [r7, #12]
  403b60:	e00c      	b.n	403b7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403b62:	687b      	ldr	r3, [r7, #4]
  403b64:	3308      	adds	r3, #8
  403b66:	60fb      	str	r3, [r7, #12]
  403b68:	e002      	b.n	403b70 <vListInsert+0x2e>
  403b6a:	68fb      	ldr	r3, [r7, #12]
  403b6c:	685b      	ldr	r3, [r3, #4]
  403b6e:	60fb      	str	r3, [r7, #12]
  403b70:	68fb      	ldr	r3, [r7, #12]
  403b72:	685b      	ldr	r3, [r3, #4]
  403b74:	681a      	ldr	r2, [r3, #0]
  403b76:	68bb      	ldr	r3, [r7, #8]
  403b78:	429a      	cmp	r2, r3
  403b7a:	d9f6      	bls.n	403b6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  403b7c:	68fb      	ldr	r3, [r7, #12]
  403b7e:	685a      	ldr	r2, [r3, #4]
  403b80:	683b      	ldr	r3, [r7, #0]
  403b82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  403b84:	683b      	ldr	r3, [r7, #0]
  403b86:	685b      	ldr	r3, [r3, #4]
  403b88:	683a      	ldr	r2, [r7, #0]
  403b8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  403b8c:	683b      	ldr	r3, [r7, #0]
  403b8e:	68fa      	ldr	r2, [r7, #12]
  403b90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
  403b92:	68fb      	ldr	r3, [r7, #12]
  403b94:	683a      	ldr	r2, [r7, #0]
  403b96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  403b98:	683b      	ldr	r3, [r7, #0]
  403b9a:	687a      	ldr	r2, [r7, #4]
  403b9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  403b9e:	687b      	ldr	r3, [r7, #4]
  403ba0:	681b      	ldr	r3, [r3, #0]
  403ba2:	1c5a      	adds	r2, r3, #1
  403ba4:	687b      	ldr	r3, [r7, #4]
  403ba6:	601a      	str	r2, [r3, #0]
}
  403ba8:	bf00      	nop
  403baa:	3714      	adds	r7, #20
  403bac:	46bd      	mov	sp, r7
  403bae:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bb2:	4770      	bx	lr

00403bb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
  403bb4:	b480      	push	{r7}
  403bb6:	b085      	sub	sp, #20
  403bb8:	af00      	add	r7, sp, #0
  403bba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  403bbc:	687b      	ldr	r3, [r7, #4]
  403bbe:	691b      	ldr	r3, [r3, #16]
  403bc0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  403bc2:	687b      	ldr	r3, [r7, #4]
  403bc4:	685b      	ldr	r3, [r3, #4]
  403bc6:	687a      	ldr	r2, [r7, #4]
  403bc8:	6892      	ldr	r2, [r2, #8]
  403bca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  403bcc:	687b      	ldr	r3, [r7, #4]
  403bce:	689b      	ldr	r3, [r3, #8]
  403bd0:	687a      	ldr	r2, [r7, #4]
  403bd2:	6852      	ldr	r2, [r2, #4]
  403bd4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  403bd6:	68fb      	ldr	r3, [r7, #12]
  403bd8:	685a      	ldr	r2, [r3, #4]
  403bda:	687b      	ldr	r3, [r7, #4]
  403bdc:	429a      	cmp	r2, r3
  403bde:	d103      	bne.n	403be8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  403be0:	687b      	ldr	r3, [r7, #4]
  403be2:	689a      	ldr	r2, [r3, #8]
  403be4:	68fb      	ldr	r3, [r7, #12]
  403be6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  403be8:	687b      	ldr	r3, [r7, #4]
  403bea:	2200      	movs	r2, #0
  403bec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  403bee:	68fb      	ldr	r3, [r7, #12]
  403bf0:	681b      	ldr	r3, [r3, #0]
  403bf2:	1e5a      	subs	r2, r3, #1
  403bf4:	68fb      	ldr	r3, [r7, #12]
  403bf6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  403bf8:	68fb      	ldr	r3, [r7, #12]
  403bfa:	681b      	ldr	r3, [r3, #0]
}
  403bfc:	4618      	mov	r0, r3
  403bfe:	3714      	adds	r7, #20
  403c00:	46bd      	mov	sp, r7
  403c02:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c06:	4770      	bx	lr

00403c08 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
  403c08:	b480      	push	{r7}
  403c0a:	b085      	sub	sp, #20
  403c0c:	af00      	add	r7, sp, #0
  403c0e:	60f8      	str	r0, [r7, #12]
  403c10:	60b9      	str	r1, [r7, #8]
  403c12:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
  403c14:	68fb      	ldr	r3, [r7, #12]
  403c16:	3b04      	subs	r3, #4
  403c18:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  403c1a:	68fb      	ldr	r3, [r7, #12]
  403c1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  403c20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  403c22:	68fb      	ldr	r3, [r7, #12]
  403c24:	3b04      	subs	r3, #4
  403c26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  403c28:	68ba      	ldr	r2, [r7, #8]
  403c2a:	68fb      	ldr	r3, [r7, #12]
  403c2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  403c2e:	68fb      	ldr	r3, [r7, #12]
  403c30:	3b04      	subs	r3, #4
  403c32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  403c34:	4a0c      	ldr	r2, [pc, #48]	; (403c68 <pxPortInitialiseStack+0x60>)
  403c36:	68fb      	ldr	r3, [r7, #12]
  403c38:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  403c3a:	68fb      	ldr	r3, [r7, #12]
  403c3c:	3b14      	subs	r3, #20
  403c3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  403c40:	687a      	ldr	r2, [r7, #4]
  403c42:	68fb      	ldr	r3, [r7, #12]
  403c44:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
  403c46:	68fb      	ldr	r3, [r7, #12]
  403c48:	3b04      	subs	r3, #4
  403c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  403c4c:	68fb      	ldr	r3, [r7, #12]
  403c4e:	f06f 0202 	mvn.w	r2, #2
  403c52:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  403c54:	68fb      	ldr	r3, [r7, #12]
  403c56:	3b20      	subs	r3, #32
  403c58:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  403c5a:	68fb      	ldr	r3, [r7, #12]
}
  403c5c:	4618      	mov	r0, r3
  403c5e:	3714      	adds	r7, #20
  403c60:	46bd      	mov	sp, r7
  403c62:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c66:	4770      	bx	lr
  403c68:	00403c6d 	.word	0x00403c6d

00403c6c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
  403c6c:	b480      	push	{r7}
  403c6e:	b083      	sub	sp, #12
  403c70:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  403c72:	4b0e      	ldr	r3, [pc, #56]	; (403cac <prvTaskExitError+0x40>)
  403c74:	681b      	ldr	r3, [r3, #0]
  403c76:	f1b3 3fff 	cmp.w	r3, #4294967295
  403c7a:	d00b      	beq.n	403c94 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  403c7c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c80:	b672      	cpsid	i
  403c82:	f383 8811 	msr	BASEPRI, r3
  403c86:	f3bf 8f6f 	isb	sy
  403c8a:	f3bf 8f4f 	dsb	sy
  403c8e:	b662      	cpsie	i
  403c90:	607b      	str	r3, [r7, #4]
  403c92:	e7fe      	b.n	403c92 <prvTaskExitError+0x26>
  403c94:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c98:	b672      	cpsid	i
  403c9a:	f383 8811 	msr	BASEPRI, r3
  403c9e:	f3bf 8f6f 	isb	sy
  403ca2:	f3bf 8f4f 	dsb	sy
  403ca6:	b662      	cpsie	i
  403ca8:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
  403caa:	e7fe      	b.n	403caa <prvTaskExitError+0x3e>
  403cac:	20400010 	.word	0x20400010

00403cb0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
  403cb0:	b480      	push	{r7}
  403cb2:	af00      	add	r7, sp, #0
	__asm volatile (
  403cb4:	4b06      	ldr	r3, [pc, #24]	; (403cd0 <pxCurrentTCBConst2>)
  403cb6:	6819      	ldr	r1, [r3, #0]
  403cb8:	6808      	ldr	r0, [r1, #0]
  403cba:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cbe:	f380 8809 	msr	PSP, r0
  403cc2:	f3bf 8f6f 	isb	sy
  403cc6:	f04f 0000 	mov.w	r0, #0
  403cca:	f380 8811 	msr	BASEPRI, r0
  403cce:	4770      	bx	lr

00403cd0 <pxCurrentTCBConst2>:
  403cd0:	2040c630 	.word	0x2040c630
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
  403cd4:	bf00      	nop
  403cd6:	46bd      	mov	sp, r7
  403cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cdc:	4770      	bx	lr
  403cde:	bf00      	nop

00403ce0 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  403ce0:	4806      	ldr	r0, [pc, #24]	; (403cfc <prvPortStartFirstTask+0x1c>)
  403ce2:	6800      	ldr	r0, [r0, #0]
  403ce4:	6800      	ldr	r0, [r0, #0]
  403ce6:	f380 8808 	msr	MSP, r0
  403cea:	b662      	cpsie	i
  403cec:	b661      	cpsie	f
  403cee:	f3bf 8f4f 	dsb	sy
  403cf2:	f3bf 8f6f 	isb	sy
  403cf6:	df00      	svc	0
  403cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
  403cfa:	bf00      	nop
  403cfc:	e000ed08 	.word	0xe000ed08

00403d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  403d00:	b580      	push	{r7, lr}
  403d02:	b084      	sub	sp, #16
  403d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
  403d06:	4b2c      	ldr	r3, [pc, #176]	; (403db8 <xPortStartScheduler+0xb8>)
  403d08:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  403d0a:	68fb      	ldr	r3, [r7, #12]
  403d0c:	781b      	ldrb	r3, [r3, #0]
  403d0e:	b2db      	uxtb	r3, r3
  403d10:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  403d12:	68fb      	ldr	r3, [r7, #12]
  403d14:	22ff      	movs	r2, #255	; 0xff
  403d16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  403d18:	68fb      	ldr	r3, [r7, #12]
  403d1a:	781b      	ldrb	r3, [r3, #0]
  403d1c:	b2db      	uxtb	r3, r3
  403d1e:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  403d20:	79fb      	ldrb	r3, [r7, #7]
  403d22:	b2db      	uxtb	r3, r3
  403d24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403d28:	b2da      	uxtb	r2, r3
  403d2a:	4b24      	ldr	r3, [pc, #144]	; (403dbc <xPortStartScheduler+0xbc>)
  403d2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  403d2e:	4b24      	ldr	r3, [pc, #144]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d30:	2207      	movs	r2, #7
  403d32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  403d34:	e009      	b.n	403d4a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
  403d36:	4b22      	ldr	r3, [pc, #136]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d38:	681b      	ldr	r3, [r3, #0]
  403d3a:	3b01      	subs	r3, #1
  403d3c:	4a20      	ldr	r2, [pc, #128]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  403d40:	79fb      	ldrb	r3, [r7, #7]
  403d42:	b2db      	uxtb	r3, r3
  403d44:	005b      	lsls	r3, r3, #1
  403d46:	b2db      	uxtb	r3, r3
  403d48:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  403d4a:	79fb      	ldrb	r3, [r7, #7]
  403d4c:	b2db      	uxtb	r3, r3
  403d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403d52:	2b80      	cmp	r3, #128	; 0x80
  403d54:	d0ef      	beq.n	403d36 <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  403d56:	4b1a      	ldr	r3, [pc, #104]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d58:	681b      	ldr	r3, [r3, #0]
  403d5a:	021b      	lsls	r3, r3, #8
  403d5c:	4a18      	ldr	r2, [pc, #96]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d5e:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  403d60:	4b17      	ldr	r3, [pc, #92]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d62:	681b      	ldr	r3, [r3, #0]
  403d64:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  403d68:	4a15      	ldr	r2, [pc, #84]	; (403dc0 <xPortStartScheduler+0xc0>)
  403d6a:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  403d6c:	68bb      	ldr	r3, [r7, #8]
  403d6e:	b2da      	uxtb	r2, r3
  403d70:	68fb      	ldr	r3, [r7, #12]
  403d72:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  403d74:	4a13      	ldr	r2, [pc, #76]	; (403dc4 <xPortStartScheduler+0xc4>)
  403d76:	4b13      	ldr	r3, [pc, #76]	; (403dc4 <xPortStartScheduler+0xc4>)
  403d78:	681b      	ldr	r3, [r3, #0]
  403d7a:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
  403d7e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  403d80:	4a10      	ldr	r2, [pc, #64]	; (403dc4 <xPortStartScheduler+0xc4>)
  403d82:	4b10      	ldr	r3, [pc, #64]	; (403dc4 <xPortStartScheduler+0xc4>)
  403d84:	681b      	ldr	r3, [r3, #0]
  403d86:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
  403d8a:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  403d8c:	4b0e      	ldr	r3, [pc, #56]	; (403dc8 <xPortStartScheduler+0xc8>)
  403d8e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  403d90:	4b0e      	ldr	r3, [pc, #56]	; (403dcc <xPortStartScheduler+0xcc>)
  403d92:	2200      	movs	r2, #0
  403d94:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  403d96:	4b0e      	ldr	r3, [pc, #56]	; (403dd0 <xPortStartScheduler+0xd0>)
  403d98:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  403d9a:	4a0e      	ldr	r2, [pc, #56]	; (403dd4 <xPortStartScheduler+0xd4>)
  403d9c:	4b0d      	ldr	r3, [pc, #52]	; (403dd4 <xPortStartScheduler+0xd4>)
  403d9e:	681b      	ldr	r3, [r3, #0]
  403da0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  403da4:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  403da6:	4b0c      	ldr	r3, [pc, #48]	; (403dd8 <xPortStartScheduler+0xd8>)
  403da8:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  403daa:	4b0c      	ldr	r3, [pc, #48]	; (403ddc <xPortStartScheduler+0xdc>)
  403dac:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  403dae:	2300      	movs	r3, #0
}
  403db0:	4618      	mov	r0, r3
  403db2:	3710      	adds	r7, #16
  403db4:	46bd      	mov	sp, r7
  403db6:	bd80      	pop	{r7, pc}
  403db8:	e000e400 	.word	0xe000e400
  403dbc:	20400e20 	.word	0x20400e20
  403dc0:	20400e24 	.word	0x20400e24
  403dc4:	e000ed20 	.word	0xe000ed20
  403dc8:	00403f5d 	.word	0x00403f5d
  403dcc:	20400010 	.word	0x20400010
  403dd0:	00403f85 	.word	0x00403f85
  403dd4:	e000ef34 	.word	0xe000ef34
  403dd8:	00403ce1 	.word	0x00403ce1
  403ddc:	00403c6d 	.word	0x00403c6d

00403de0 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  403de0:	b480      	push	{r7}
  403de2:	b083      	sub	sp, #12
  403de4:	af00      	add	r7, sp, #0
  403de6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403dea:	b672      	cpsid	i
  403dec:	f383 8811 	msr	BASEPRI, r3
  403df0:	f3bf 8f6f 	isb	sy
  403df4:	f3bf 8f4f 	dsb	sy
  403df8:	b662      	cpsie	i
  403dfa:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  403dfc:	4b0f      	ldr	r3, [pc, #60]	; (403e3c <vPortEnterCritical+0x5c>)
  403dfe:	681b      	ldr	r3, [r3, #0]
  403e00:	3301      	adds	r3, #1
  403e02:	4a0e      	ldr	r2, [pc, #56]	; (403e3c <vPortEnterCritical+0x5c>)
  403e04:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  403e06:	4b0d      	ldr	r3, [pc, #52]	; (403e3c <vPortEnterCritical+0x5c>)
  403e08:	681b      	ldr	r3, [r3, #0]
  403e0a:	2b01      	cmp	r3, #1
  403e0c:	d110      	bne.n	403e30 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  403e0e:	4b0c      	ldr	r3, [pc, #48]	; (403e40 <vPortEnterCritical+0x60>)
  403e10:	681b      	ldr	r3, [r3, #0]
  403e12:	b2db      	uxtb	r3, r3
  403e14:	2b00      	cmp	r3, #0
  403e16:	d00b      	beq.n	403e30 <vPortEnterCritical+0x50>
  403e18:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e1c:	b672      	cpsid	i
  403e1e:	f383 8811 	msr	BASEPRI, r3
  403e22:	f3bf 8f6f 	isb	sy
  403e26:	f3bf 8f4f 	dsb	sy
  403e2a:	b662      	cpsie	i
  403e2c:	603b      	str	r3, [r7, #0]
  403e2e:	e7fe      	b.n	403e2e <vPortEnterCritical+0x4e>
	}
}
  403e30:	bf00      	nop
  403e32:	370c      	adds	r7, #12
  403e34:	46bd      	mov	sp, r7
  403e36:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e3a:	4770      	bx	lr
  403e3c:	20400010 	.word	0x20400010
  403e40:	e000ed04 	.word	0xe000ed04

00403e44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  403e44:	b480      	push	{r7}
  403e46:	b083      	sub	sp, #12
  403e48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
  403e4a:	4b12      	ldr	r3, [pc, #72]	; (403e94 <vPortExitCritical+0x50>)
  403e4c:	681b      	ldr	r3, [r3, #0]
  403e4e:	2b00      	cmp	r3, #0
  403e50:	d10b      	bne.n	403e6a <vPortExitCritical+0x26>
  403e52:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e56:	b672      	cpsid	i
  403e58:	f383 8811 	msr	BASEPRI, r3
  403e5c:	f3bf 8f6f 	isb	sy
  403e60:	f3bf 8f4f 	dsb	sy
  403e64:	b662      	cpsie	i
  403e66:	607b      	str	r3, [r7, #4]
  403e68:	e7fe      	b.n	403e68 <vPortExitCritical+0x24>
	uxCriticalNesting--;
  403e6a:	4b0a      	ldr	r3, [pc, #40]	; (403e94 <vPortExitCritical+0x50>)
  403e6c:	681b      	ldr	r3, [r3, #0]
  403e6e:	3b01      	subs	r3, #1
  403e70:	4a08      	ldr	r2, [pc, #32]	; (403e94 <vPortExitCritical+0x50>)
  403e72:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  403e74:	4b07      	ldr	r3, [pc, #28]	; (403e94 <vPortExitCritical+0x50>)
  403e76:	681b      	ldr	r3, [r3, #0]
  403e78:	2b00      	cmp	r3, #0
  403e7a:	d104      	bne.n	403e86 <vPortExitCritical+0x42>
  403e7c:	2300      	movs	r3, #0
  403e7e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  403e80:	683b      	ldr	r3, [r7, #0]
  403e82:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
  403e86:	bf00      	nop
  403e88:	370c      	adds	r7, #12
  403e8a:	46bd      	mov	sp, r7
  403e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e90:	4770      	bx	lr
  403e92:	bf00      	nop
  403e94:	20400010 	.word	0x20400010

00403e98 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void xPortPendSVHandler( void )
{
  403e98:	b480      	push	{r7}
  403e9a:	af00      	add	r7, sp, #0
	/* This is a naked function. */

	__asm volatile
  403e9c:	f3ef 8009 	mrs	r0, PSP
  403ea0:	f3bf 8f6f 	isb	sy
  403ea4:	4b15      	ldr	r3, [pc, #84]	; (403efc <pxCurrentTCBConst>)
  403ea6:	681a      	ldr	r2, [r3, #0]
  403ea8:	f01e 0f10 	tst.w	lr, #16
  403eac:	bf08      	it	eq
  403eae:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  403eb2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403eb6:	6010      	str	r0, [r2, #0]
  403eb8:	f84d 3d04 	str.w	r3, [sp, #-4]!
  403ebc:	f04f 0080 	mov.w	r0, #128	; 0x80
  403ec0:	b672      	cpsid	i
  403ec2:	f380 8811 	msr	BASEPRI, r0
  403ec6:	f3bf 8f4f 	dsb	sy
  403eca:	f3bf 8f6f 	isb	sy
  403ece:	b662      	cpsie	i
  403ed0:	f001 fb1c 	bl	40550c <vTaskSwitchContext>
  403ed4:	f04f 0000 	mov.w	r0, #0
  403ed8:	f380 8811 	msr	BASEPRI, r0
  403edc:	bc08      	pop	{r3}
  403ede:	6819      	ldr	r1, [r3, #0]
  403ee0:	6808      	ldr	r0, [r1, #0]
  403ee2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ee6:	f01e 0f10 	tst.w	lr, #16
  403eea:	bf08      	it	eq
  403eec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  403ef0:	f380 8809 	msr	PSP, r0
  403ef4:	f3bf 8f6f 	isb	sy
  403ef8:	4770      	bx	lr
  403efa:	bf00      	nop

00403efc <pxCurrentTCBConst>:
  403efc:	2040c630 	.word	0x2040c630
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  403f00:	bf00      	nop
  403f02:	46bd      	mov	sp, r7
  403f04:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f08:	4770      	bx	lr
  403f0a:	bf00      	nop

00403f0c <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  403f0c:	b580      	push	{r7, lr}
  403f0e:	b084      	sub	sp, #16
  403f10:	af00      	add	r7, sp, #0
	__asm volatile
  403f12:	f3ef 8211 	mrs	r2, BASEPRI
  403f16:	f04f 0380 	mov.w	r3, #128	; 0x80
  403f1a:	b672      	cpsid	i
  403f1c:	f383 8811 	msr	BASEPRI, r3
  403f20:	f3bf 8f6f 	isb	sy
  403f24:	f3bf 8f4f 	dsb	sy
  403f28:	b662      	cpsie	i
  403f2a:	60fa      	str	r2, [r7, #12]
  403f2c:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  403f2e:	4b09      	ldr	r3, [pc, #36]	; (403f54 <SysTick_Handler+0x48>)
  403f30:	4798      	blx	r3
  403f32:	4603      	mov	r3, r0
  403f34:	2b00      	cmp	r3, #0
  403f36:	d003      	beq.n	403f40 <SysTick_Handler+0x34>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  403f38:	4b07      	ldr	r3, [pc, #28]	; (403f58 <SysTick_Handler+0x4c>)
  403f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403f3e:	601a      	str	r2, [r3, #0]
  403f40:	2300      	movs	r3, #0
  403f42:	607b      	str	r3, [r7, #4]
	__asm volatile
  403f44:	687b      	ldr	r3, [r7, #4]
  403f46:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
  403f4a:	bf00      	nop
  403f4c:	3710      	adds	r7, #16
  403f4e:	46bd      	mov	sp, r7
  403f50:	bd80      	pop	{r7, pc}
  403f52:	bf00      	nop
  403f54:	0040536d 	.word	0x0040536d
  403f58:	e000ed04 	.word	0xe000ed04

00403f5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  403f5c:	b480      	push	{r7}
  403f5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  403f60:	4b05      	ldr	r3, [pc, #20]	; (403f78 <vPortSetupTimerInterrupt+0x1c>)
  403f62:	4a06      	ldr	r2, [pc, #24]	; (403f7c <vPortSetupTimerInterrupt+0x20>)
  403f64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  403f66:	4b06      	ldr	r3, [pc, #24]	; (403f80 <vPortSetupTimerInterrupt+0x24>)
  403f68:	2207      	movs	r2, #7
  403f6a:	601a      	str	r2, [r3, #0]
}
  403f6c:	bf00      	nop
  403f6e:	46bd      	mov	sp, r7
  403f70:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f74:	4770      	bx	lr
  403f76:	bf00      	nop
  403f78:	e000e014 	.word	0xe000e014
  403f7c:	0003a97f 	.word	0x0003a97f
  403f80:	e000e010 	.word	0xe000e010

00403f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  403f84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 403f94 <vPortEnableVFP+0x10>
  403f88:	6801      	ldr	r1, [r0, #0]
  403f8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403f8e:	6001      	str	r1, [r0, #0]
  403f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
  403f92:	bf00      	nop
  403f94:	e000ed88 	.word	0xe000ed88

00403f98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
  403f98:	b480      	push	{r7}
  403f9a:	b085      	sub	sp, #20
  403f9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  403f9e:	f3ef 8305 	mrs	r3, IPSR
  403fa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  403fa4:	68fb      	ldr	r3, [r7, #12]
  403fa6:	2b0f      	cmp	r3, #15
  403fa8:	d915      	bls.n	403fd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  403faa:	4a18      	ldr	r2, [pc, #96]	; (40400c <vPortValidateInterruptPriority+0x74>)
  403fac:	68fb      	ldr	r3, [r7, #12]
  403fae:	4413      	add	r3, r2
  403fb0:	781b      	ldrb	r3, [r3, #0]
  403fb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  403fb4:	4b16      	ldr	r3, [pc, #88]	; (404010 <vPortValidateInterruptPriority+0x78>)
  403fb6:	781b      	ldrb	r3, [r3, #0]
  403fb8:	7afa      	ldrb	r2, [r7, #11]
  403fba:	429a      	cmp	r2, r3
  403fbc:	d20b      	bcs.n	403fd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
  403fbe:	f04f 0380 	mov.w	r3, #128	; 0x80
  403fc2:	b672      	cpsid	i
  403fc4:	f383 8811 	msr	BASEPRI, r3
  403fc8:	f3bf 8f6f 	isb	sy
  403fcc:	f3bf 8f4f 	dsb	sy
  403fd0:	b662      	cpsie	i
  403fd2:	607b      	str	r3, [r7, #4]
  403fd4:	e7fe      	b.n	403fd4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  403fd6:	4b0f      	ldr	r3, [pc, #60]	; (404014 <vPortValidateInterruptPriority+0x7c>)
  403fd8:	681b      	ldr	r3, [r3, #0]
  403fda:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  403fde:	4b0e      	ldr	r3, [pc, #56]	; (404018 <vPortValidateInterruptPriority+0x80>)
  403fe0:	681b      	ldr	r3, [r3, #0]
  403fe2:	429a      	cmp	r2, r3
  403fe4:	d90b      	bls.n	403ffe <vPortValidateInterruptPriority+0x66>
  403fe6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403fea:	b672      	cpsid	i
  403fec:	f383 8811 	msr	BASEPRI, r3
  403ff0:	f3bf 8f6f 	isb	sy
  403ff4:	f3bf 8f4f 	dsb	sy
  403ff8:	b662      	cpsie	i
  403ffa:	603b      	str	r3, [r7, #0]
  403ffc:	e7fe      	b.n	403ffc <vPortValidateInterruptPriority+0x64>
	}
  403ffe:	bf00      	nop
  404000:	3714      	adds	r7, #20
  404002:	46bd      	mov	sp, r7
  404004:	f85d 7b04 	ldr.w	r7, [sp], #4
  404008:	4770      	bx	lr
  40400a:	bf00      	nop
  40400c:	e000e3f0 	.word	0xe000e3f0
  404010:	20400e20 	.word	0x20400e20
  404014:	e000ed0c 	.word	0xe000ed0c
  404018:	20400e24 	.word	0x20400e24

0040401c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40401c:	b580      	push	{r7, lr}
  40401e:	b084      	sub	sp, #16
  404020:	af00      	add	r7, sp, #0
  404022:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
  404024:	2300      	movs	r3, #0
  404026:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404028:	687b      	ldr	r3, [r7, #4]
  40402a:	f003 0307 	and.w	r3, r3, #7
  40402e:	2b00      	cmp	r3, #0
  404030:	d004      	beq.n	40403c <pvPortMalloc+0x20>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  404032:	687b      	ldr	r3, [r7, #4]
  404034:	f023 0307 	bic.w	r3, r3, #7
  404038:	3308      	adds	r3, #8
  40403a:	607b      	str	r3, [r7, #4]
		}
	#endif

	vTaskSuspendAll();
  40403c:	4b19      	ldr	r3, [pc, #100]	; (4040a4 <pvPortMalloc+0x88>)
  40403e:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  404040:	4b19      	ldr	r3, [pc, #100]	; (4040a8 <pvPortMalloc+0x8c>)
  404042:	681b      	ldr	r3, [r3, #0]
  404044:	2b00      	cmp	r3, #0
  404046:	d105      	bne.n	404054 <pvPortMalloc+0x38>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  404048:	4b18      	ldr	r3, [pc, #96]	; (4040ac <pvPortMalloc+0x90>)
  40404a:	f023 0307 	bic.w	r3, r3, #7
  40404e:	461a      	mov	r2, r3
  404050:	4b15      	ldr	r3, [pc, #84]	; (4040a8 <pvPortMalloc+0x8c>)
  404052:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  404054:	4b16      	ldr	r3, [pc, #88]	; (4040b0 <pvPortMalloc+0x94>)
  404056:	681a      	ldr	r2, [r3, #0]
  404058:	687b      	ldr	r3, [r7, #4]
  40405a:	4413      	add	r3, r2
  40405c:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  404060:	4293      	cmp	r3, r2
  404062:	d813      	bhi.n	40408c <pvPortMalloc+0x70>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
  404064:	4b12      	ldr	r3, [pc, #72]	; (4040b0 <pvPortMalloc+0x94>)
  404066:	681a      	ldr	r2, [r3, #0]
  404068:	687b      	ldr	r3, [r7, #4]
  40406a:	441a      	add	r2, r3
  40406c:	4b10      	ldr	r3, [pc, #64]	; (4040b0 <pvPortMalloc+0x94>)
  40406e:	681b      	ldr	r3, [r3, #0]
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  404070:	429a      	cmp	r2, r3
  404072:	d90b      	bls.n	40408c <pvPortMalloc+0x70>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  404074:	4b0c      	ldr	r3, [pc, #48]	; (4040a8 <pvPortMalloc+0x8c>)
  404076:	681a      	ldr	r2, [r3, #0]
  404078:	4b0d      	ldr	r3, [pc, #52]	; (4040b0 <pvPortMalloc+0x94>)
  40407a:	681b      	ldr	r3, [r3, #0]
  40407c:	4413      	add	r3, r2
  40407e:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
  404080:	4b0b      	ldr	r3, [pc, #44]	; (4040b0 <pvPortMalloc+0x94>)
  404082:	681a      	ldr	r2, [r3, #0]
  404084:	687b      	ldr	r3, [r7, #4]
  404086:	4413      	add	r3, r2
  404088:	4a09      	ldr	r2, [pc, #36]	; (4040b0 <pvPortMalloc+0x94>)
  40408a:	6013      	str	r3, [r2, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  40408c:	4b09      	ldr	r3, [pc, #36]	; (4040b4 <pvPortMalloc+0x98>)
  40408e:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  404090:	68fb      	ldr	r3, [r7, #12]
  404092:	2b00      	cmp	r3, #0
  404094:	d101      	bne.n	40409a <pvPortMalloc+0x7e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  404096:	4b08      	ldr	r3, [pc, #32]	; (4040b8 <pvPortMalloc+0x9c>)
  404098:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  40409a:	68fb      	ldr	r3, [r7, #12]
}
  40409c:	4618      	mov	r0, r3
  40409e:	3710      	adds	r7, #16
  4040a0:	46bd      	mov	sp, r7
  4040a2:	bd80      	pop	{r7, pc}
  4040a4:	004050d9 	.word	0x004050d9
  4040a8:	2040c62c 	.word	0x2040c62c
  4040ac:	20400e30 	.word	0x20400e30
  4040b0:	2040c628 	.word	0x2040c628
  4040b4:	004050f5 	.word	0x004050f5
  4040b8:	00406fd7 	.word	0x00406fd7

004040bc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4040bc:	b480      	push	{r7}
  4040be:	b085      	sub	sp, #20
  4040c0:	af00      	add	r7, sp, #0
  4040c2:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  4040c4:	687b      	ldr	r3, [r7, #4]
  4040c6:	2b00      	cmp	r3, #0
  4040c8:	d00b      	beq.n	4040e2 <vPortFree+0x26>
  4040ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4040ce:	b672      	cpsid	i
  4040d0:	f383 8811 	msr	BASEPRI, r3
  4040d4:	f3bf 8f6f 	isb	sy
  4040d8:	f3bf 8f4f 	dsb	sy
  4040dc:	b662      	cpsie	i
  4040de:	60fb      	str	r3, [r7, #12]
  4040e0:	e7fe      	b.n	4040e0 <vPortFree+0x24>
}
  4040e2:	bf00      	nop
  4040e4:	3714      	adds	r7, #20
  4040e6:	46bd      	mov	sp, r7
  4040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040ec:	4770      	bx	lr
	...

004040f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  4040f0:	b580      	push	{r7, lr}
  4040f2:	b084      	sub	sp, #16
  4040f4:	af00      	add	r7, sp, #0
  4040f6:	6078      	str	r0, [r7, #4]
  4040f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  4040fa:	687b      	ldr	r3, [r7, #4]
  4040fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
  4040fe:	68fb      	ldr	r3, [r7, #12]
  404100:	2b00      	cmp	r3, #0
  404102:	d10b      	bne.n	40411c <xQueueGenericReset+0x2c>
  404104:	f04f 0380 	mov.w	r3, #128	; 0x80
  404108:	b672      	cpsid	i
  40410a:	f383 8811 	msr	BASEPRI, r3
  40410e:	f3bf 8f6f 	isb	sy
  404112:	f3bf 8f4f 	dsb	sy
  404116:	b662      	cpsie	i
  404118:	60bb      	str	r3, [r7, #8]
  40411a:	e7fe      	b.n	40411a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
  40411c:	4b28      	ldr	r3, [pc, #160]	; (4041c0 <xQueueGenericReset+0xd0>)
  40411e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  404120:	68fb      	ldr	r3, [r7, #12]
  404122:	681a      	ldr	r2, [r3, #0]
  404124:	68fb      	ldr	r3, [r7, #12]
  404126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404128:	68f9      	ldr	r1, [r7, #12]
  40412a:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40412c:	fb01 f303 	mul.w	r3, r1, r3
  404130:	441a      	add	r2, r3
  404132:	68fb      	ldr	r3, [r7, #12]
  404134:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  404136:	68fb      	ldr	r3, [r7, #12]
  404138:	2200      	movs	r2, #0
  40413a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40413c:	68fb      	ldr	r3, [r7, #12]
  40413e:	681a      	ldr	r2, [r3, #0]
  404140:	68fb      	ldr	r3, [r7, #12]
  404142:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  404144:	68fb      	ldr	r3, [r7, #12]
  404146:	681a      	ldr	r2, [r3, #0]
  404148:	68fb      	ldr	r3, [r7, #12]
  40414a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40414c:	3b01      	subs	r3, #1
  40414e:	68f9      	ldr	r1, [r7, #12]
  404150:	6c09      	ldr	r1, [r1, #64]	; 0x40
  404152:	fb01 f303 	mul.w	r3, r1, r3
  404156:	441a      	add	r2, r3
  404158:	68fb      	ldr	r3, [r7, #12]
  40415a:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40415c:	68fb      	ldr	r3, [r7, #12]
  40415e:	f04f 32ff 	mov.w	r2, #4294967295
  404162:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  404164:	68fb      	ldr	r3, [r7, #12]
  404166:	f04f 32ff 	mov.w	r2, #4294967295
  40416a:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  40416c:	683b      	ldr	r3, [r7, #0]
  40416e:	2b00      	cmp	r3, #0
  404170:	d114      	bne.n	40419c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404172:	68fb      	ldr	r3, [r7, #12]
  404174:	691b      	ldr	r3, [r3, #16]
  404176:	2b00      	cmp	r3, #0
  404178:	d01a      	beq.n	4041b0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40417a:	68fb      	ldr	r3, [r7, #12]
  40417c:	3310      	adds	r3, #16
  40417e:	4618      	mov	r0, r3
  404180:	4b10      	ldr	r3, [pc, #64]	; (4041c4 <xQueueGenericReset+0xd4>)
  404182:	4798      	blx	r3
  404184:	4603      	mov	r3, r0
  404186:	2b01      	cmp	r3, #1
  404188:	d112      	bne.n	4041b0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
  40418a:	4b0f      	ldr	r3, [pc, #60]	; (4041c8 <xQueueGenericReset+0xd8>)
  40418c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404190:	601a      	str	r2, [r3, #0]
  404192:	f3bf 8f4f 	dsb	sy
  404196:	f3bf 8f6f 	isb	sy
  40419a:	e009      	b.n	4041b0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  40419c:	68fb      	ldr	r3, [r7, #12]
  40419e:	3310      	adds	r3, #16
  4041a0:	4618      	mov	r0, r3
  4041a2:	4b0a      	ldr	r3, [pc, #40]	; (4041cc <xQueueGenericReset+0xdc>)
  4041a4:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4041a6:	68fb      	ldr	r3, [r7, #12]
  4041a8:	3324      	adds	r3, #36	; 0x24
  4041aa:	4618      	mov	r0, r3
  4041ac:	4b07      	ldr	r3, [pc, #28]	; (4041cc <xQueueGenericReset+0xdc>)
  4041ae:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  4041b0:	4b07      	ldr	r3, [pc, #28]	; (4041d0 <xQueueGenericReset+0xe0>)
  4041b2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  4041b4:	2301      	movs	r3, #1
}
  4041b6:	4618      	mov	r0, r3
  4041b8:	3710      	adds	r7, #16
  4041ba:	46bd      	mov	sp, r7
  4041bc:	bd80      	pop	{r7, pc}
  4041be:	bf00      	nop
  4041c0:	00403de1 	.word	0x00403de1
  4041c4:	00405771 	.word	0x00405771
  4041c8:	e000ed04 	.word	0xe000ed04
  4041cc:	00403aa1 	.word	0x00403aa1
  4041d0:	00403e45 	.word	0x00403e45

004041d4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  4041d4:	b580      	push	{r7, lr}
  4041d6:	b08a      	sub	sp, #40	; 0x28
  4041d8:	af00      	add	r7, sp, #0
  4041da:	60f8      	str	r0, [r7, #12]
  4041dc:	60b9      	str	r1, [r7, #8]
  4041de:	4613      	mov	r3, r2
  4041e0:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
  4041e2:	2300      	movs	r3, #0
  4041e4:	623b      	str	r3, [r7, #32]

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4041e6:	68fb      	ldr	r3, [r7, #12]
  4041e8:	2b00      	cmp	r3, #0
  4041ea:	d10b      	bne.n	404204 <xQueueGenericCreate+0x30>
  4041ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4041f0:	b672      	cpsid	i
  4041f2:	f383 8811 	msr	BASEPRI, r3
  4041f6:	f3bf 8f6f 	isb	sy
  4041fa:	f3bf 8f4f 	dsb	sy
  4041fe:	b662      	cpsie	i
  404200:	61bb      	str	r3, [r7, #24]
  404202:	e7fe      	b.n	404202 <xQueueGenericCreate+0x2e>

	if( uxItemSize == ( UBaseType_t ) 0 )
  404204:	68bb      	ldr	r3, [r7, #8]
  404206:	2b00      	cmp	r3, #0
  404208:	d102      	bne.n	404210 <xQueueGenericCreate+0x3c>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
  40420a:	2300      	movs	r3, #0
  40420c:	627b      	str	r3, [r7, #36]	; 0x24
  40420e:	e005      	b.n	40421c <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404210:	68fb      	ldr	r3, [r7, #12]
  404212:	68ba      	ldr	r2, [r7, #8]
  404214:	fb02 f303 	mul.w	r3, r2, r3
  404218:	3301      	adds	r3, #1
  40421a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40421c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40421e:	3358      	adds	r3, #88	; 0x58
  404220:	4618      	mov	r0, r3
  404222:	4b1c      	ldr	r3, [pc, #112]	; (404294 <xQueueGenericCreate+0xc0>)
  404224:	4798      	blx	r3
  404226:	61f8      	str	r0, [r7, #28]

	if( pxNewQueue != NULL )
  404228:	69fb      	ldr	r3, [r7, #28]
  40422a:	2b00      	cmp	r3, #0
  40422c:	d01e      	beq.n	40426c <xQueueGenericCreate+0x98>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
  40422e:	68bb      	ldr	r3, [r7, #8]
  404230:	2b00      	cmp	r3, #0
  404232:	d103      	bne.n	40423c <xQueueGenericCreate+0x68>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  404234:	69fb      	ldr	r3, [r7, #28]
  404236:	69fa      	ldr	r2, [r7, #28]
  404238:	601a      	str	r2, [r3, #0]
  40423a:	e004      	b.n	404246 <xQueueGenericCreate+0x72>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  40423c:	69fb      	ldr	r3, [r7, #28]
  40423e:	f103 0258 	add.w	r2, r3, #88	; 0x58
  404242:	69fb      	ldr	r3, [r7, #28]
  404244:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  404246:	69fb      	ldr	r3, [r7, #28]
  404248:	68fa      	ldr	r2, [r7, #12]
  40424a:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40424c:	69fb      	ldr	r3, [r7, #28]
  40424e:	68ba      	ldr	r2, [r7, #8]
  404250:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  404252:	2101      	movs	r1, #1
  404254:	69f8      	ldr	r0, [r7, #28]
  404256:	4b10      	ldr	r3, [pc, #64]	; (404298 <xQueueGenericCreate+0xc4>)
  404258:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  40425a:	69fb      	ldr	r3, [r7, #28]
  40425c:	79fa      	ldrb	r2, [r7, #7]
  40425e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  404262:	69fb      	ldr	r3, [r7, #28]
  404264:	2200      	movs	r2, #0
  404266:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
  404268:	69fb      	ldr	r3, [r7, #28]
  40426a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  40426c:	6a3b      	ldr	r3, [r7, #32]
  40426e:	2b00      	cmp	r3, #0
  404270:	d10b      	bne.n	40428a <xQueueGenericCreate+0xb6>
  404272:	f04f 0380 	mov.w	r3, #128	; 0x80
  404276:	b672      	cpsid	i
  404278:	f383 8811 	msr	BASEPRI, r3
  40427c:	f3bf 8f6f 	isb	sy
  404280:	f3bf 8f4f 	dsb	sy
  404284:	b662      	cpsie	i
  404286:	617b      	str	r3, [r7, #20]
  404288:	e7fe      	b.n	404288 <xQueueGenericCreate+0xb4>

	return xReturn;
  40428a:	6a3b      	ldr	r3, [r7, #32]
}
  40428c:	4618      	mov	r0, r3
  40428e:	3728      	adds	r7, #40	; 0x28
  404290:	46bd      	mov	sp, r7
  404292:	bd80      	pop	{r7, pc}
  404294:	0040401d 	.word	0x0040401d
  404298:	004040f1 	.word	0x004040f1

0040429c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  40429c:	b580      	push	{r7, lr}
  40429e:	b08e      	sub	sp, #56	; 0x38
  4042a0:	af00      	add	r7, sp, #0
  4042a2:	60f8      	str	r0, [r7, #12]
  4042a4:	60b9      	str	r1, [r7, #8]
  4042a6:	607a      	str	r2, [r7, #4]
  4042a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
  4042aa:	2300      	movs	r3, #0
  4042ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  4042ae:	68fb      	ldr	r3, [r7, #12]
  4042b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
  4042b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4042b4:	2b00      	cmp	r3, #0
  4042b6:	d10b      	bne.n	4042d0 <xQueueGenericSend+0x34>
  4042b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4042bc:	b672      	cpsid	i
  4042be:	f383 8811 	msr	BASEPRI, r3
  4042c2:	f3bf 8f6f 	isb	sy
  4042c6:	f3bf 8f4f 	dsb	sy
  4042ca:	b662      	cpsie	i
  4042cc:	62bb      	str	r3, [r7, #40]	; 0x28
  4042ce:	e7fe      	b.n	4042ce <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4042d0:	68bb      	ldr	r3, [r7, #8]
  4042d2:	2b00      	cmp	r3, #0
  4042d4:	d103      	bne.n	4042de <xQueueGenericSend+0x42>
  4042d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4042da:	2b00      	cmp	r3, #0
  4042dc:	d101      	bne.n	4042e2 <xQueueGenericSend+0x46>
  4042de:	2301      	movs	r3, #1
  4042e0:	e000      	b.n	4042e4 <xQueueGenericSend+0x48>
  4042e2:	2300      	movs	r3, #0
  4042e4:	2b00      	cmp	r3, #0
  4042e6:	d10b      	bne.n	404300 <xQueueGenericSend+0x64>
  4042e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4042ec:	b672      	cpsid	i
  4042ee:	f383 8811 	msr	BASEPRI, r3
  4042f2:	f3bf 8f6f 	isb	sy
  4042f6:	f3bf 8f4f 	dsb	sy
  4042fa:	b662      	cpsie	i
  4042fc:	627b      	str	r3, [r7, #36]	; 0x24
  4042fe:	e7fe      	b.n	4042fe <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404300:	683b      	ldr	r3, [r7, #0]
  404302:	2b02      	cmp	r3, #2
  404304:	d103      	bne.n	40430e <xQueueGenericSend+0x72>
  404306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40430a:	2b01      	cmp	r3, #1
  40430c:	d101      	bne.n	404312 <xQueueGenericSend+0x76>
  40430e:	2301      	movs	r3, #1
  404310:	e000      	b.n	404314 <xQueueGenericSend+0x78>
  404312:	2300      	movs	r3, #0
  404314:	2b00      	cmp	r3, #0
  404316:	d10b      	bne.n	404330 <xQueueGenericSend+0x94>
  404318:	f04f 0380 	mov.w	r3, #128	; 0x80
  40431c:	b672      	cpsid	i
  40431e:	f383 8811 	msr	BASEPRI, r3
  404322:	f3bf 8f6f 	isb	sy
  404326:	f3bf 8f4f 	dsb	sy
  40432a:	b662      	cpsie	i
  40432c:	623b      	str	r3, [r7, #32]
  40432e:	e7fe      	b.n	40432e <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  404330:	4b61      	ldr	r3, [pc, #388]	; (4044b8 <xQueueGenericSend+0x21c>)
  404332:	4798      	blx	r3
  404334:	4603      	mov	r3, r0
  404336:	2b00      	cmp	r3, #0
  404338:	d102      	bne.n	404340 <xQueueGenericSend+0xa4>
  40433a:	687b      	ldr	r3, [r7, #4]
  40433c:	2b00      	cmp	r3, #0
  40433e:	d101      	bne.n	404344 <xQueueGenericSend+0xa8>
  404340:	2301      	movs	r3, #1
  404342:	e000      	b.n	404346 <xQueueGenericSend+0xaa>
  404344:	2300      	movs	r3, #0
  404346:	2b00      	cmp	r3, #0
  404348:	d10b      	bne.n	404362 <xQueueGenericSend+0xc6>
  40434a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40434e:	b672      	cpsid	i
  404350:	f383 8811 	msr	BASEPRI, r3
  404354:	f3bf 8f6f 	isb	sy
  404358:	f3bf 8f4f 	dsb	sy
  40435c:	b662      	cpsie	i
  40435e:	61fb      	str	r3, [r7, #28]
  404360:	e7fe      	b.n	404360 <xQueueGenericSend+0xc4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  404362:	4b56      	ldr	r3, [pc, #344]	; (4044bc <xQueueGenericSend+0x220>)
  404364:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  404366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40436a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40436c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40436e:	429a      	cmp	r2, r3
  404370:	d302      	bcc.n	404378 <xQueueGenericSend+0xdc>
  404372:	683b      	ldr	r3, [r7, #0]
  404374:	2b02      	cmp	r3, #2
  404376:	d13d      	bne.n	4043f4 <xQueueGenericSend+0x158>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404378:	683a      	ldr	r2, [r7, #0]
  40437a:	68b9      	ldr	r1, [r7, #8]
  40437c:	6b38      	ldr	r0, [r7, #48]	; 0x30
  40437e:	4b50      	ldr	r3, [pc, #320]	; (4044c0 <xQueueGenericSend+0x224>)
  404380:	4798      	blx	r3
  404382:	62f8      	str	r0, [r7, #44]	; 0x2c

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  404384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  404388:	2b00      	cmp	r3, #0
  40438a:	d00f      	beq.n	4043ac <xQueueGenericSend+0x110>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40438c:	6839      	ldr	r1, [r7, #0]
  40438e:	6b38      	ldr	r0, [r7, #48]	; 0x30
  404390:	4b4c      	ldr	r3, [pc, #304]	; (4044c4 <xQueueGenericSend+0x228>)
  404392:	4798      	blx	r3
  404394:	4603      	mov	r3, r0
  404396:	2b01      	cmp	r3, #1
  404398:	d128      	bne.n	4043ec <xQueueGenericSend+0x150>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  40439a:	4b4b      	ldr	r3, [pc, #300]	; (4044c8 <xQueueGenericSend+0x22c>)
  40439c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4043a0:	601a      	str	r2, [r3, #0]
  4043a2:	f3bf 8f4f 	dsb	sy
  4043a6:	f3bf 8f6f 	isb	sy
  4043aa:	e01f      	b.n	4043ec <xQueueGenericSend+0x150>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4043ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	d010      	beq.n	4043d6 <xQueueGenericSend+0x13a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4043b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4043b6:	3324      	adds	r3, #36	; 0x24
  4043b8:	4618      	mov	r0, r3
  4043ba:	4b44      	ldr	r3, [pc, #272]	; (4044cc <xQueueGenericSend+0x230>)
  4043bc:	4798      	blx	r3
  4043be:	4603      	mov	r3, r0
  4043c0:	2b01      	cmp	r3, #1
  4043c2:	d113      	bne.n	4043ec <xQueueGenericSend+0x150>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  4043c4:	4b40      	ldr	r3, [pc, #256]	; (4044c8 <xQueueGenericSend+0x22c>)
  4043c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4043ca:	601a      	str	r2, [r3, #0]
  4043cc:	f3bf 8f4f 	dsb	sy
  4043d0:	f3bf 8f6f 	isb	sy
  4043d4:	e00a      	b.n	4043ec <xQueueGenericSend+0x150>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  4043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4043d8:	2b00      	cmp	r3, #0
  4043da:	d007      	beq.n	4043ec <xQueueGenericSend+0x150>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  4043dc:	4b3a      	ldr	r3, [pc, #232]	; (4044c8 <xQueueGenericSend+0x22c>)
  4043de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4043e2:	601a      	str	r2, [r3, #0]
  4043e4:	f3bf 8f4f 	dsb	sy
  4043e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  4043ec:	4b38      	ldr	r3, [pc, #224]	; (4044d0 <xQueueGenericSend+0x234>)
  4043ee:	4798      	blx	r3
				return pdPASS;
  4043f0:	2301      	movs	r3, #1
  4043f2:	e05d      	b.n	4044b0 <xQueueGenericSend+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4043f4:	687b      	ldr	r3, [r7, #4]
  4043f6:	2b00      	cmp	r3, #0
  4043f8:	d103      	bne.n	404402 <xQueueGenericSend+0x166>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4043fa:	4b35      	ldr	r3, [pc, #212]	; (4044d0 <xQueueGenericSend+0x234>)
  4043fc:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4043fe:	2300      	movs	r3, #0
  404400:	e056      	b.n	4044b0 <xQueueGenericSend+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
  404402:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  404404:	2b00      	cmp	r3, #0
  404406:	d106      	bne.n	404416 <xQueueGenericSend+0x17a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  404408:	f107 0314 	add.w	r3, r7, #20
  40440c:	4618      	mov	r0, r3
  40440e:	4b31      	ldr	r3, [pc, #196]	; (4044d4 <xQueueGenericSend+0x238>)
  404410:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  404412:	2301      	movs	r3, #1
  404414:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  404416:	4b2e      	ldr	r3, [pc, #184]	; (4044d0 <xQueueGenericSend+0x234>)
  404418:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  40441a:	4b2f      	ldr	r3, [pc, #188]	; (4044d8 <xQueueGenericSend+0x23c>)
  40441c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40441e:	4b27      	ldr	r3, [pc, #156]	; (4044bc <xQueueGenericSend+0x220>)
  404420:	4798      	blx	r3
  404422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404426:	f1b3 3fff 	cmp.w	r3, #4294967295
  40442a:	d102      	bne.n	404432 <xQueueGenericSend+0x196>
  40442c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40442e:	2200      	movs	r2, #0
  404430:	645a      	str	r2, [r3, #68]	; 0x44
  404432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404436:	f1b3 3fff 	cmp.w	r3, #4294967295
  40443a:	d102      	bne.n	404442 <xQueueGenericSend+0x1a6>
  40443c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40443e:	2200      	movs	r2, #0
  404440:	649a      	str	r2, [r3, #72]	; 0x48
  404442:	4b23      	ldr	r3, [pc, #140]	; (4044d0 <xQueueGenericSend+0x234>)
  404444:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404446:	1d3a      	adds	r2, r7, #4
  404448:	f107 0314 	add.w	r3, r7, #20
  40444c:	4611      	mov	r1, r2
  40444e:	4618      	mov	r0, r3
  404450:	4b22      	ldr	r3, [pc, #136]	; (4044dc <xQueueGenericSend+0x240>)
  404452:	4798      	blx	r3
  404454:	4603      	mov	r3, r0
  404456:	2b00      	cmp	r3, #0
  404458:	d124      	bne.n	4044a4 <xQueueGenericSend+0x208>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  40445a:	6b38      	ldr	r0, [r7, #48]	; 0x30
  40445c:	4b20      	ldr	r3, [pc, #128]	; (4044e0 <xQueueGenericSend+0x244>)
  40445e:	4798      	blx	r3
  404460:	4603      	mov	r3, r0
  404462:	2b00      	cmp	r3, #0
  404464:	d018      	beq.n	404498 <xQueueGenericSend+0x1fc>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  404466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404468:	3310      	adds	r3, #16
  40446a:	687a      	ldr	r2, [r7, #4]
  40446c:	4611      	mov	r1, r2
  40446e:	4618      	mov	r0, r3
  404470:	4b1c      	ldr	r3, [pc, #112]	; (4044e4 <xQueueGenericSend+0x248>)
  404472:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  404474:	6b38      	ldr	r0, [r7, #48]	; 0x30
  404476:	4b1c      	ldr	r3, [pc, #112]	; (4044e8 <xQueueGenericSend+0x24c>)
  404478:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40447a:	4b1c      	ldr	r3, [pc, #112]	; (4044ec <xQueueGenericSend+0x250>)
  40447c:	4798      	blx	r3
  40447e:	4603      	mov	r3, r0
  404480:	2b00      	cmp	r3, #0
  404482:	f47f af6e 	bne.w	404362 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
  404486:	4b10      	ldr	r3, [pc, #64]	; (4044c8 <xQueueGenericSend+0x22c>)
  404488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40448c:	601a      	str	r2, [r3, #0]
  40448e:	f3bf 8f4f 	dsb	sy
  404492:	f3bf 8f6f 	isb	sy
  404496:	e764      	b.n	404362 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  404498:	6b38      	ldr	r0, [r7, #48]	; 0x30
  40449a:	4b13      	ldr	r3, [pc, #76]	; (4044e8 <xQueueGenericSend+0x24c>)
  40449c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40449e:	4b13      	ldr	r3, [pc, #76]	; (4044ec <xQueueGenericSend+0x250>)
  4044a0:	4798      	blx	r3
  4044a2:	e75e      	b.n	404362 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4044a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
  4044a6:	4b10      	ldr	r3, [pc, #64]	; (4044e8 <xQueueGenericSend+0x24c>)
  4044a8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4044aa:	4b10      	ldr	r3, [pc, #64]	; (4044ec <xQueueGenericSend+0x250>)
  4044ac:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4044ae:	2300      	movs	r3, #0
		}
	}
}
  4044b0:	4618      	mov	r0, r3
  4044b2:	3738      	adds	r7, #56	; 0x38
  4044b4:	46bd      	mov	sp, r7
  4044b6:	bd80      	pop	{r7, pc}
  4044b8:	00405e15 	.word	0x00405e15
  4044bc:	00403de1 	.word	0x00403de1
  4044c0:	004049d9 	.word	0x004049d9
  4044c4:	00404cf9 	.word	0x00404cf9
  4044c8:	e000ed04 	.word	0xe000ed04
  4044cc:	00405771 	.word	0x00405771
  4044d0:	00403e45 	.word	0x00403e45
  4044d4:	00405841 	.word	0x00405841
  4044d8:	004050d9 	.word	0x004050d9
  4044dc:	0040588d 	.word	0x0040588d
  4044e0:	00404c05 	.word	0x00404c05
  4044e4:	00405615 	.word	0x00405615
  4044e8:	00404b09 	.word	0x00404b09
  4044ec:	004050f5 	.word	0x004050f5

004044f0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  4044f0:	b580      	push	{r7, lr}
  4044f2:	b08e      	sub	sp, #56	; 0x38
  4044f4:	af00      	add	r7, sp, #0
  4044f6:	60f8      	str	r0, [r7, #12]
  4044f8:	60b9      	str	r1, [r7, #8]
  4044fa:	607a      	str	r2, [r7, #4]
  4044fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  4044fe:	68fb      	ldr	r3, [r7, #12]
  404500:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
  404502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404504:	2b00      	cmp	r3, #0
  404506:	d10b      	bne.n	404520 <xQueueGenericSendFromISR+0x30>
  404508:	f04f 0380 	mov.w	r3, #128	; 0x80
  40450c:	b672      	cpsid	i
  40450e:	f383 8811 	msr	BASEPRI, r3
  404512:	f3bf 8f6f 	isb	sy
  404516:	f3bf 8f4f 	dsb	sy
  40451a:	b662      	cpsie	i
  40451c:	62bb      	str	r3, [r7, #40]	; 0x28
  40451e:	e7fe      	b.n	40451e <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  404520:	68bb      	ldr	r3, [r7, #8]
  404522:	2b00      	cmp	r3, #0
  404524:	d103      	bne.n	40452e <xQueueGenericSendFromISR+0x3e>
  404526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40452a:	2b00      	cmp	r3, #0
  40452c:	d101      	bne.n	404532 <xQueueGenericSendFromISR+0x42>
  40452e:	2301      	movs	r3, #1
  404530:	e000      	b.n	404534 <xQueueGenericSendFromISR+0x44>
  404532:	2300      	movs	r3, #0
  404534:	2b00      	cmp	r3, #0
  404536:	d10b      	bne.n	404550 <xQueueGenericSendFromISR+0x60>
  404538:	f04f 0380 	mov.w	r3, #128	; 0x80
  40453c:	b672      	cpsid	i
  40453e:	f383 8811 	msr	BASEPRI, r3
  404542:	f3bf 8f6f 	isb	sy
  404546:	f3bf 8f4f 	dsb	sy
  40454a:	b662      	cpsie	i
  40454c:	627b      	str	r3, [r7, #36]	; 0x24
  40454e:	e7fe      	b.n	40454e <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  404550:	683b      	ldr	r3, [r7, #0]
  404552:	2b02      	cmp	r3, #2
  404554:	d103      	bne.n	40455e <xQueueGenericSendFromISR+0x6e>
  404556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40455a:	2b01      	cmp	r3, #1
  40455c:	d101      	bne.n	404562 <xQueueGenericSendFromISR+0x72>
  40455e:	2301      	movs	r3, #1
  404560:	e000      	b.n	404564 <xQueueGenericSendFromISR+0x74>
  404562:	2300      	movs	r3, #0
  404564:	2b00      	cmp	r3, #0
  404566:	d10b      	bne.n	404580 <xQueueGenericSendFromISR+0x90>
  404568:	f04f 0380 	mov.w	r3, #128	; 0x80
  40456c:	b672      	cpsid	i
  40456e:	f383 8811 	msr	BASEPRI, r3
  404572:	f3bf 8f6f 	isb	sy
  404576:	f3bf 8f4f 	dsb	sy
  40457a:	b662      	cpsie	i
  40457c:	623b      	str	r3, [r7, #32]
  40457e:	e7fe      	b.n	40457e <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  404580:	4b2e      	ldr	r3, [pc, #184]	; (40463c <xQueueGenericSendFromISR+0x14c>)
  404582:	4798      	blx	r3
	__asm volatile
  404584:	f3ef 8211 	mrs	r2, BASEPRI
  404588:	f04f 0380 	mov.w	r3, #128	; 0x80
  40458c:	b672      	cpsid	i
  40458e:	f383 8811 	msr	BASEPRI, r3
  404592:	f3bf 8f6f 	isb	sy
  404596:	f3bf 8f4f 	dsb	sy
  40459a:	b662      	cpsie	i
  40459c:	61fa      	str	r2, [r7, #28]
  40459e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
  4045a0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4045a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4045a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4045ac:	429a      	cmp	r2, r3
  4045ae:	d302      	bcc.n	4045b6 <xQueueGenericSendFromISR+0xc6>
  4045b0:	683b      	ldr	r3, [r7, #0]
  4045b2:	2b02      	cmp	r3, #2
  4045b4:	d136      	bne.n	404624 <xQueueGenericSendFromISR+0x134>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4045b6:	683a      	ldr	r2, [r7, #0]
  4045b8:	68b9      	ldr	r1, [r7, #8]
  4045ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
  4045bc:	4b20      	ldr	r3, [pc, #128]	; (404640 <xQueueGenericSendFromISR+0x150>)
  4045be:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4045c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4045c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4045c8:	d124      	bne.n	404614 <xQueueGenericSendFromISR+0x124>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  4045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  4045ce:	2b00      	cmp	r3, #0
  4045d0:	d00d      	beq.n	4045ee <xQueueGenericSendFromISR+0xfe>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4045d2:	6839      	ldr	r1, [r7, #0]
  4045d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
  4045d6:	4b1b      	ldr	r3, [pc, #108]	; (404644 <xQueueGenericSendFromISR+0x154>)
  4045d8:	4798      	blx	r3
  4045da:	4603      	mov	r3, r0
  4045dc:	2b01      	cmp	r3, #1
  4045de:	d11e      	bne.n	40461e <xQueueGenericSendFromISR+0x12e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  4045e0:	687b      	ldr	r3, [r7, #4]
  4045e2:	2b00      	cmp	r3, #0
  4045e4:	d01b      	beq.n	40461e <xQueueGenericSendFromISR+0x12e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  4045e6:	687b      	ldr	r3, [r7, #4]
  4045e8:	2201      	movs	r2, #1
  4045ea:	601a      	str	r2, [r3, #0]
  4045ec:	e017      	b.n	40461e <xQueueGenericSendFromISR+0x12e>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4045f2:	2b00      	cmp	r3, #0
  4045f4:	d013      	beq.n	40461e <xQueueGenericSendFromISR+0x12e>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4045f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4045f8:	3324      	adds	r3, #36	; 0x24
  4045fa:	4618      	mov	r0, r3
  4045fc:	4b12      	ldr	r3, [pc, #72]	; (404648 <xQueueGenericSendFromISR+0x158>)
  4045fe:	4798      	blx	r3
  404600:	4603      	mov	r3, r0
  404602:	2b00      	cmp	r3, #0
  404604:	d00b      	beq.n	40461e <xQueueGenericSendFromISR+0x12e>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  404606:	687b      	ldr	r3, [r7, #4]
  404608:	2b00      	cmp	r3, #0
  40460a:	d008      	beq.n	40461e <xQueueGenericSendFromISR+0x12e>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  40460c:	687b      	ldr	r3, [r7, #4]
  40460e:	2201      	movs	r2, #1
  404610:	601a      	str	r2, [r3, #0]
  404612:	e004      	b.n	40461e <xQueueGenericSendFromISR+0x12e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  404614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404616:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404618:	1c5a      	adds	r2, r3, #1
  40461a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40461c:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  40461e:	2301      	movs	r3, #1
  404620:	637b      	str	r3, [r7, #52]	; 0x34
  404622:	e001      	b.n	404628 <xQueueGenericSendFromISR+0x138>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  404624:	2300      	movs	r3, #0
  404626:	637b      	str	r3, [r7, #52]	; 0x34
  404628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40462a:	617b      	str	r3, [r7, #20]
	__asm volatile
  40462c:	697b      	ldr	r3, [r7, #20]
  40462e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
  404632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
  404634:	4618      	mov	r0, r3
  404636:	3738      	adds	r7, #56	; 0x38
  404638:	46bd      	mov	sp, r7
  40463a:	bd80      	pop	{r7, pc}
  40463c:	00403f99 	.word	0x00403f99
  404640:	004049d9 	.word	0x004049d9
  404644:	00404cf9 	.word	0x00404cf9
  404648:	00405771 	.word	0x00405771

0040464c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
  40464c:	b580      	push	{r7, lr}
  40464e:	b08c      	sub	sp, #48	; 0x30
  404650:	af00      	add	r7, sp, #0
  404652:	6078      	str	r0, [r7, #4]
  404654:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  404656:	687b      	ldr	r3, [r7, #4]
  404658:	62bb      	str	r3, [r7, #40]	; 0x28
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
  40465a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40465c:	2b00      	cmp	r3, #0
  40465e:	d10b      	bne.n	404678 <xQueueGiveFromISR+0x2c>
	__asm volatile
  404660:	f04f 0380 	mov.w	r3, #128	; 0x80
  404664:	b672      	cpsid	i
  404666:	f383 8811 	msr	BASEPRI, r3
  40466a:	f3bf 8f6f 	isb	sy
  40466e:	f3bf 8f4f 	dsb	sy
  404672:	b662      	cpsie	i
  404674:	623b      	str	r3, [r7, #32]
  404676:	e7fe      	b.n	404676 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
  404678:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40467c:	2b00      	cmp	r3, #0
  40467e:	d00b      	beq.n	404698 <xQueueGiveFromISR+0x4c>
  404680:	f04f 0380 	mov.w	r3, #128	; 0x80
  404684:	b672      	cpsid	i
  404686:	f383 8811 	msr	BASEPRI, r3
  40468a:	f3bf 8f6f 	isb	sy
  40468e:	f3bf 8f4f 	dsb	sy
  404692:	b662      	cpsie	i
  404694:	61fb      	str	r3, [r7, #28]
  404696:	e7fe      	b.n	404696 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  404698:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40469a:	681b      	ldr	r3, [r3, #0]
  40469c:	2b00      	cmp	r3, #0
  40469e:	d103      	bne.n	4046a8 <xQueueGiveFromISR+0x5c>
  4046a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4046a2:	685b      	ldr	r3, [r3, #4]
  4046a4:	2b00      	cmp	r3, #0
  4046a6:	d101      	bne.n	4046ac <xQueueGiveFromISR+0x60>
  4046a8:	2301      	movs	r3, #1
  4046aa:	e000      	b.n	4046ae <xQueueGiveFromISR+0x62>
  4046ac:	2300      	movs	r3, #0
  4046ae:	2b00      	cmp	r3, #0
  4046b0:	d10b      	bne.n	4046ca <xQueueGiveFromISR+0x7e>
  4046b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4046b6:	b672      	cpsid	i
  4046b8:	f383 8811 	msr	BASEPRI, r3
  4046bc:	f3bf 8f6f 	isb	sy
  4046c0:	f3bf 8f4f 	dsb	sy
  4046c4:	b662      	cpsie	i
  4046c6:	61bb      	str	r3, [r7, #24]
  4046c8:	e7fe      	b.n	4046c8 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4046ca:	4b2d      	ldr	r3, [pc, #180]	; (404780 <xQueueGiveFromISR+0x134>)
  4046cc:	4798      	blx	r3
	__asm volatile
  4046ce:	f3ef 8211 	mrs	r2, BASEPRI
  4046d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4046d6:	b672      	cpsid	i
  4046d8:	f383 8811 	msr	BASEPRI, r3
  4046dc:	f3bf 8f6f 	isb	sy
  4046e0:	f3bf 8f4f 	dsb	sy
  4046e4:	b662      	cpsie	i
  4046e6:	617a      	str	r2, [r7, #20]
  4046e8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
  4046ea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4046ec:	627b      	str	r3, [r7, #36]	; 0x24
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4046ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4046f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4046f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4046f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4046f6:	429a      	cmp	r2, r3
  4046f8:	d236      	bcs.n	404768 <xQueueGiveFromISR+0x11c>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			++( pxQueue->uxMessagesWaiting );
  4046fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4046fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4046fe:	1c5a      	adds	r2, r3, #1
  404700:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404702:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  404704:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404708:	f1b3 3fff 	cmp.w	r3, #4294967295
  40470c:	d124      	bne.n	404758 <xQueueGiveFromISR+0x10c>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  40470e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  404712:	2b00      	cmp	r3, #0
  404714:	d00d      	beq.n	404732 <xQueueGiveFromISR+0xe6>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  404716:	2100      	movs	r1, #0
  404718:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40471a:	4b1a      	ldr	r3, [pc, #104]	; (404784 <xQueueGiveFromISR+0x138>)
  40471c:	4798      	blx	r3
  40471e:	4603      	mov	r3, r0
  404720:	2b01      	cmp	r3, #1
  404722:	d11e      	bne.n	404762 <xQueueGiveFromISR+0x116>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  404724:	683b      	ldr	r3, [r7, #0]
  404726:	2b00      	cmp	r3, #0
  404728:	d01b      	beq.n	404762 <xQueueGiveFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  40472a:	683b      	ldr	r3, [r7, #0]
  40472c:	2201      	movs	r2, #1
  40472e:	601a      	str	r2, [r3, #0]
  404730:	e017      	b.n	404762 <xQueueGiveFromISR+0x116>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404732:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404736:	2b00      	cmp	r3, #0
  404738:	d013      	beq.n	404762 <xQueueGiveFromISR+0x116>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40473a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40473c:	3324      	adds	r3, #36	; 0x24
  40473e:	4618      	mov	r0, r3
  404740:	4b11      	ldr	r3, [pc, #68]	; (404788 <xQueueGiveFromISR+0x13c>)
  404742:	4798      	blx	r3
  404744:	4603      	mov	r3, r0
  404746:	2b00      	cmp	r3, #0
  404748:	d00b      	beq.n	404762 <xQueueGiveFromISR+0x116>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  40474a:	683b      	ldr	r3, [r7, #0]
  40474c:	2b00      	cmp	r3, #0
  40474e:	d008      	beq.n	404762 <xQueueGiveFromISR+0x116>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  404750:	683b      	ldr	r3, [r7, #0]
  404752:	2201      	movs	r2, #1
  404754:	601a      	str	r2, [r3, #0]
  404756:	e004      	b.n	404762 <xQueueGiveFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  404758:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40475a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40475c:	1c5a      	adds	r2, r3, #1
  40475e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404760:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  404762:	2301      	movs	r3, #1
  404764:	62fb      	str	r3, [r7, #44]	; 0x2c
  404766:	e001      	b.n	40476c <xQueueGiveFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  404768:	2300      	movs	r3, #0
  40476a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40476c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40476e:	60fb      	str	r3, [r7, #12]
	__asm volatile
  404770:	68fb      	ldr	r3, [r7, #12]
  404772:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
  404776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
  404778:	4618      	mov	r0, r3
  40477a:	3730      	adds	r7, #48	; 0x30
  40477c:	46bd      	mov	sp, r7
  40477e:	bd80      	pop	{r7, pc}
  404780:	00403f99 	.word	0x00403f99
  404784:	00404cf9 	.word	0x00404cf9
  404788:	00405771 	.word	0x00405771

0040478c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  40478c:	b580      	push	{r7, lr}
  40478e:	b08c      	sub	sp, #48	; 0x30
  404790:	af00      	add	r7, sp, #0
  404792:	60f8      	str	r0, [r7, #12]
  404794:	60b9      	str	r1, [r7, #8]
  404796:	607a      	str	r2, [r7, #4]
  404798:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
  40479a:	2300      	movs	r3, #0
  40479c:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  40479e:	68fb      	ldr	r3, [r7, #12]
  4047a0:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
  4047a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4047a4:	2b00      	cmp	r3, #0
  4047a6:	d10b      	bne.n	4047c0 <xQueueGenericReceive+0x34>
	__asm volatile
  4047a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4047ac:	b672      	cpsid	i
  4047ae:	f383 8811 	msr	BASEPRI, r3
  4047b2:	f3bf 8f6f 	isb	sy
  4047b6:	f3bf 8f4f 	dsb	sy
  4047ba:	b662      	cpsie	i
  4047bc:	623b      	str	r3, [r7, #32]
  4047be:	e7fe      	b.n	4047be <xQueueGenericReceive+0x32>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4047c0:	68bb      	ldr	r3, [r7, #8]
  4047c2:	2b00      	cmp	r3, #0
  4047c4:	d103      	bne.n	4047ce <xQueueGenericReceive+0x42>
  4047c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4047ca:	2b00      	cmp	r3, #0
  4047cc:	d101      	bne.n	4047d2 <xQueueGenericReceive+0x46>
  4047ce:	2301      	movs	r3, #1
  4047d0:	e000      	b.n	4047d4 <xQueueGenericReceive+0x48>
  4047d2:	2300      	movs	r3, #0
  4047d4:	2b00      	cmp	r3, #0
  4047d6:	d10b      	bne.n	4047f0 <xQueueGenericReceive+0x64>
  4047d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4047dc:	b672      	cpsid	i
  4047de:	f383 8811 	msr	BASEPRI, r3
  4047e2:	f3bf 8f6f 	isb	sy
  4047e6:	f3bf 8f4f 	dsb	sy
  4047ea:	b662      	cpsie	i
  4047ec:	61fb      	str	r3, [r7, #28]
  4047ee:	e7fe      	b.n	4047ee <xQueueGenericReceive+0x62>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4047f0:	4b6a      	ldr	r3, [pc, #424]	; (40499c <xQueueGenericReceive+0x210>)
  4047f2:	4798      	blx	r3
  4047f4:	4603      	mov	r3, r0
  4047f6:	2b00      	cmp	r3, #0
  4047f8:	d102      	bne.n	404800 <xQueueGenericReceive+0x74>
  4047fa:	687b      	ldr	r3, [r7, #4]
  4047fc:	2b00      	cmp	r3, #0
  4047fe:	d101      	bne.n	404804 <xQueueGenericReceive+0x78>
  404800:	2301      	movs	r3, #1
  404802:	e000      	b.n	404806 <xQueueGenericReceive+0x7a>
  404804:	2300      	movs	r3, #0
  404806:	2b00      	cmp	r3, #0
  404808:	d10b      	bne.n	404822 <xQueueGenericReceive+0x96>
  40480a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40480e:	b672      	cpsid	i
  404810:	f383 8811 	msr	BASEPRI, r3
  404814:	f3bf 8f6f 	isb	sy
  404818:	f3bf 8f4f 	dsb	sy
  40481c:	b662      	cpsie	i
  40481e:	61bb      	str	r3, [r7, #24]
  404820:	e7fe      	b.n	404820 <xQueueGenericReceive+0x94>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  404822:	4b5f      	ldr	r3, [pc, #380]	; (4049a0 <xQueueGenericReceive+0x214>)
  404824:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  404826:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40482a:	2b00      	cmp	r3, #0
  40482c:	d047      	beq.n	4048be <xQueueGenericReceive+0x132>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40482e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404830:	68db      	ldr	r3, [r3, #12]
  404832:	627b      	str	r3, [r7, #36]	; 0x24

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  404834:	68b9      	ldr	r1, [r7, #8]
  404836:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  404838:	4b5a      	ldr	r3, [pc, #360]	; (4049a4 <xQueueGenericReceive+0x218>)
  40483a:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  40483c:	683b      	ldr	r3, [r7, #0]
  40483e:	2b00      	cmp	r3, #0
  404840:	d122      	bne.n	404888 <xQueueGenericReceive+0xfc>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  404842:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404846:	1e5a      	subs	r2, r3, #1
  404848:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40484a:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40484c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40484e:	681b      	ldr	r3, [r3, #0]
  404850:	2b00      	cmp	r3, #0
  404852:	d104      	bne.n	40485e <xQueueGenericReceive+0xd2>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  404854:	4b54      	ldr	r3, [pc, #336]	; (4049a8 <xQueueGenericReceive+0x21c>)
  404856:	4798      	blx	r3
  404858:	4602      	mov	r2, r0
  40485a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40485c:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40485e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404860:	691b      	ldr	r3, [r3, #16]
  404862:	2b00      	cmp	r3, #0
  404864:	d027      	beq.n	4048b6 <xQueueGenericReceive+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404866:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404868:	3310      	adds	r3, #16
  40486a:	4618      	mov	r0, r3
  40486c:	4b4f      	ldr	r3, [pc, #316]	; (4049ac <xQueueGenericReceive+0x220>)
  40486e:	4798      	blx	r3
  404870:	4603      	mov	r3, r0
  404872:	2b01      	cmp	r3, #1
  404874:	d11f      	bne.n	4048b6 <xQueueGenericReceive+0x12a>
						{
							queueYIELD_IF_USING_PREEMPTION();
  404876:	4b4e      	ldr	r3, [pc, #312]	; (4049b0 <xQueueGenericReceive+0x224>)
  404878:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40487c:	601a      	str	r2, [r3, #0]
  40487e:	f3bf 8f4f 	dsb	sy
  404882:	f3bf 8f6f 	isb	sy
  404886:	e016      	b.n	4048b6 <xQueueGenericReceive+0x12a>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  404888:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40488a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40488c:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40488e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404892:	2b00      	cmp	r3, #0
  404894:	d00f      	beq.n	4048b6 <xQueueGenericReceive+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404896:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404898:	3324      	adds	r3, #36	; 0x24
  40489a:	4618      	mov	r0, r3
  40489c:	4b43      	ldr	r3, [pc, #268]	; (4049ac <xQueueGenericReceive+0x220>)
  40489e:	4798      	blx	r3
  4048a0:	4603      	mov	r3, r0
  4048a2:	2b00      	cmp	r3, #0
  4048a4:	d007      	beq.n	4048b6 <xQueueGenericReceive+0x12a>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  4048a6:	4b42      	ldr	r3, [pc, #264]	; (4049b0 <xQueueGenericReceive+0x224>)
  4048a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4048ac:	601a      	str	r2, [r3, #0]
  4048ae:	f3bf 8f4f 	dsb	sy
  4048b2:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  4048b6:	4b3f      	ldr	r3, [pc, #252]	; (4049b4 <xQueueGenericReceive+0x228>)
  4048b8:	4798      	blx	r3
				return pdPASS;
  4048ba:	2301      	movs	r3, #1
  4048bc:	e06a      	b.n	404994 <xQueueGenericReceive+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4048be:	687b      	ldr	r3, [r7, #4]
  4048c0:	2b00      	cmp	r3, #0
  4048c2:	d103      	bne.n	4048cc <xQueueGenericReceive+0x140>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4048c4:	4b3b      	ldr	r3, [pc, #236]	; (4049b4 <xQueueGenericReceive+0x228>)
  4048c6:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  4048c8:	2300      	movs	r3, #0
  4048ca:	e063      	b.n	404994 <xQueueGenericReceive+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
  4048cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4048ce:	2b00      	cmp	r3, #0
  4048d0:	d106      	bne.n	4048e0 <xQueueGenericReceive+0x154>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4048d2:	f107 0310 	add.w	r3, r7, #16
  4048d6:	4618      	mov	r0, r3
  4048d8:	4b37      	ldr	r3, [pc, #220]	; (4049b8 <xQueueGenericReceive+0x22c>)
  4048da:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4048dc:	2301      	movs	r3, #1
  4048de:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  4048e0:	4b34      	ldr	r3, [pc, #208]	; (4049b4 <xQueueGenericReceive+0x228>)
  4048e2:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4048e4:	4b35      	ldr	r3, [pc, #212]	; (4049bc <xQueueGenericReceive+0x230>)
  4048e6:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4048e8:	4b2d      	ldr	r3, [pc, #180]	; (4049a0 <xQueueGenericReceive+0x214>)
  4048ea:	4798      	blx	r3
  4048ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4048ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4048f0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4048f4:	d102      	bne.n	4048fc <xQueueGenericReceive+0x170>
  4048f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4048f8:	2200      	movs	r2, #0
  4048fa:	645a      	str	r2, [r3, #68]	; 0x44
  4048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4048fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404900:	f1b3 3fff 	cmp.w	r3, #4294967295
  404904:	d102      	bne.n	40490c <xQueueGenericReceive+0x180>
  404906:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404908:	2200      	movs	r2, #0
  40490a:	649a      	str	r2, [r3, #72]	; 0x48
  40490c:	4b29      	ldr	r3, [pc, #164]	; (4049b4 <xQueueGenericReceive+0x228>)
  40490e:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404910:	1d3a      	adds	r2, r7, #4
  404912:	f107 0310 	add.w	r3, r7, #16
  404916:	4611      	mov	r1, r2
  404918:	4618      	mov	r0, r3
  40491a:	4b29      	ldr	r3, [pc, #164]	; (4049c0 <xQueueGenericReceive+0x234>)
  40491c:	4798      	blx	r3
  40491e:	4603      	mov	r3, r0
  404920:	2b00      	cmp	r3, #0
  404922:	d131      	bne.n	404988 <xQueueGenericReceive+0x1fc>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  404924:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  404926:	4b27      	ldr	r3, [pc, #156]	; (4049c4 <xQueueGenericReceive+0x238>)
  404928:	4798      	blx	r3
  40492a:	4603      	mov	r3, r0
  40492c:	2b00      	cmp	r3, #0
  40492e:	d025      	beq.n	40497c <xQueueGenericReceive+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404930:	6abb      	ldr	r3, [r7, #40]	; 0x28
  404932:	681b      	ldr	r3, [r3, #0]
  404934:	2b00      	cmp	r3, #0
  404936:	d108      	bne.n	40494a <xQueueGenericReceive+0x1be>
					{
						taskENTER_CRITICAL();
  404938:	4b19      	ldr	r3, [pc, #100]	; (4049a0 <xQueueGenericReceive+0x214>)
  40493a:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  40493c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40493e:	685b      	ldr	r3, [r3, #4]
  404940:	4618      	mov	r0, r3
  404942:	4b21      	ldr	r3, [pc, #132]	; (4049c8 <xQueueGenericReceive+0x23c>)
  404944:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  404946:	4b1b      	ldr	r3, [pc, #108]	; (4049b4 <xQueueGenericReceive+0x228>)
  404948:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40494a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40494c:	3324      	adds	r3, #36	; 0x24
  40494e:	687a      	ldr	r2, [r7, #4]
  404950:	4611      	mov	r1, r2
  404952:	4618      	mov	r0, r3
  404954:	4b1d      	ldr	r3, [pc, #116]	; (4049cc <xQueueGenericReceive+0x240>)
  404956:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40495a:	4b1d      	ldr	r3, [pc, #116]	; (4049d0 <xQueueGenericReceive+0x244>)
  40495c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40495e:	4b1d      	ldr	r3, [pc, #116]	; (4049d4 <xQueueGenericReceive+0x248>)
  404960:	4798      	blx	r3
  404962:	4603      	mov	r3, r0
  404964:	2b00      	cmp	r3, #0
  404966:	f47f af5c 	bne.w	404822 <xQueueGenericReceive+0x96>
				{
					portYIELD_WITHIN_API();
  40496a:	4b11      	ldr	r3, [pc, #68]	; (4049b0 <xQueueGenericReceive+0x224>)
  40496c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404970:	601a      	str	r2, [r3, #0]
  404972:	f3bf 8f4f 	dsb	sy
  404976:	f3bf 8f6f 	isb	sy
  40497a:	e752      	b.n	404822 <xQueueGenericReceive+0x96>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40497c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40497e:	4b14      	ldr	r3, [pc, #80]	; (4049d0 <xQueueGenericReceive+0x244>)
  404980:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404982:	4b14      	ldr	r3, [pc, #80]	; (4049d4 <xQueueGenericReceive+0x248>)
  404984:	4798      	blx	r3
  404986:	e74c      	b.n	404822 <xQueueGenericReceive+0x96>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  404988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40498a:	4b11      	ldr	r3, [pc, #68]	; (4049d0 <xQueueGenericReceive+0x244>)
  40498c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40498e:	4b11      	ldr	r3, [pc, #68]	; (4049d4 <xQueueGenericReceive+0x248>)
  404990:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  404992:	2300      	movs	r3, #0
		}
	}
}
  404994:	4618      	mov	r0, r3
  404996:	3730      	adds	r7, #48	; 0x30
  404998:	46bd      	mov	sp, r7
  40499a:	bd80      	pop	{r7, pc}
  40499c:	00405e15 	.word	0x00405e15
  4049a0:	00403de1 	.word	0x00403de1
  4049a4:	00404ab9 	.word	0x00404ab9
  4049a8:	004061c5 	.word	0x004061c5
  4049ac:	00405771 	.word	0x00405771
  4049b0:	e000ed04 	.word	0xe000ed04
  4049b4:	00403e45 	.word	0x00403e45
  4049b8:	00405841 	.word	0x00405841
  4049bc:	004050d9 	.word	0x004050d9
  4049c0:	0040588d 	.word	0x0040588d
  4049c4:	00404bd1 	.word	0x00404bd1
  4049c8:	00405e51 	.word	0x00405e51
  4049cc:	00405615 	.word	0x00405615
  4049d0:	00404b09 	.word	0x00404b09
  4049d4:	004050f5 	.word	0x004050f5

004049d8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4049d8:	b580      	push	{r7, lr}
  4049da:	b086      	sub	sp, #24
  4049dc:	af00      	add	r7, sp, #0
  4049de:	60f8      	str	r0, [r7, #12]
  4049e0:	60b9      	str	r1, [r7, #8]
  4049e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
  4049e4:	2300      	movs	r3, #0
  4049e6:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4049e8:	68fb      	ldr	r3, [r7, #12]
  4049ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4049ec:	2b00      	cmp	r3, #0
  4049ee:	d10d      	bne.n	404a0c <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4049f0:	68fb      	ldr	r3, [r7, #12]
  4049f2:	681b      	ldr	r3, [r3, #0]
  4049f4:	2b00      	cmp	r3, #0
  4049f6:	d150      	bne.n	404a9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4049f8:	68fb      	ldr	r3, [r7, #12]
  4049fa:	685b      	ldr	r3, [r3, #4]
  4049fc:	4618      	mov	r0, r3
  4049fe:	4b2c      	ldr	r3, [pc, #176]	; (404ab0 <prvCopyDataToQueue+0xd8>)
  404a00:	4798      	blx	r3
  404a02:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
  404a04:	68fb      	ldr	r3, [r7, #12]
  404a06:	2200      	movs	r2, #0
  404a08:	605a      	str	r2, [r3, #4]
  404a0a:	e046      	b.n	404a9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  404a0c:	687b      	ldr	r3, [r7, #4]
  404a0e:	2b00      	cmp	r3, #0
  404a10:	d119      	bne.n	404a46 <prvCopyDataToQueue+0x6e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  404a12:	68fb      	ldr	r3, [r7, #12]
  404a14:	6898      	ldr	r0, [r3, #8]
  404a16:	68fb      	ldr	r3, [r7, #12]
  404a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404a1a:	461a      	mov	r2, r3
  404a1c:	68b9      	ldr	r1, [r7, #8]
  404a1e:	4b25      	ldr	r3, [pc, #148]	; (404ab4 <prvCopyDataToQueue+0xdc>)
  404a20:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  404a22:	68fb      	ldr	r3, [r7, #12]
  404a24:	689a      	ldr	r2, [r3, #8]
  404a26:	68fb      	ldr	r3, [r7, #12]
  404a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404a2a:	441a      	add	r2, r3
  404a2c:	68fb      	ldr	r3, [r7, #12]
  404a2e:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  404a30:	68fb      	ldr	r3, [r7, #12]
  404a32:	689a      	ldr	r2, [r3, #8]
  404a34:	68fb      	ldr	r3, [r7, #12]
  404a36:	685b      	ldr	r3, [r3, #4]
  404a38:	429a      	cmp	r2, r3
  404a3a:	d32e      	bcc.n	404a9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  404a3c:	68fb      	ldr	r3, [r7, #12]
  404a3e:	681a      	ldr	r2, [r3, #0]
  404a40:	68fb      	ldr	r3, [r7, #12]
  404a42:	609a      	str	r2, [r3, #8]
  404a44:	e029      	b.n	404a9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404a46:	68fb      	ldr	r3, [r7, #12]
  404a48:	68d8      	ldr	r0, [r3, #12]
  404a4a:	68fb      	ldr	r3, [r7, #12]
  404a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404a4e:	461a      	mov	r2, r3
  404a50:	68b9      	ldr	r1, [r7, #8]
  404a52:	4b18      	ldr	r3, [pc, #96]	; (404ab4 <prvCopyDataToQueue+0xdc>)
  404a54:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  404a56:	68fb      	ldr	r3, [r7, #12]
  404a58:	68da      	ldr	r2, [r3, #12]
  404a5a:	68fb      	ldr	r3, [r7, #12]
  404a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404a5e:	425b      	negs	r3, r3
  404a60:	441a      	add	r2, r3
  404a62:	68fb      	ldr	r3, [r7, #12]
  404a64:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  404a66:	68fb      	ldr	r3, [r7, #12]
  404a68:	68da      	ldr	r2, [r3, #12]
  404a6a:	68fb      	ldr	r3, [r7, #12]
  404a6c:	681b      	ldr	r3, [r3, #0]
  404a6e:	429a      	cmp	r2, r3
  404a70:	d207      	bcs.n	404a82 <prvCopyDataToQueue+0xaa>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  404a72:	68fb      	ldr	r3, [r7, #12]
  404a74:	685a      	ldr	r2, [r3, #4]
  404a76:	68fb      	ldr	r3, [r7, #12]
  404a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404a7a:	425b      	negs	r3, r3
  404a7c:	441a      	add	r2, r3
  404a7e:	68fb      	ldr	r3, [r7, #12]
  404a80:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  404a82:	687b      	ldr	r3, [r7, #4]
  404a84:	2b02      	cmp	r3, #2
  404a86:	d108      	bne.n	404a9a <prvCopyDataToQueue+0xc2>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  404a88:	68fb      	ldr	r3, [r7, #12]
  404a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404a8c:	2b00      	cmp	r3, #0
  404a8e:	d004      	beq.n	404a9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  404a90:	68fb      	ldr	r3, [r7, #12]
  404a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404a94:	1e5a      	subs	r2, r3, #1
  404a96:	68fb      	ldr	r3, [r7, #12]
  404a98:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  404a9a:	68fb      	ldr	r3, [r7, #12]
  404a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404a9e:	1c5a      	adds	r2, r3, #1
  404aa0:	68fb      	ldr	r3, [r7, #12]
  404aa2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
  404aa4:	697b      	ldr	r3, [r7, #20]
}
  404aa6:	4618      	mov	r0, r3
  404aa8:	3718      	adds	r7, #24
  404aaa:	46bd      	mov	sp, r7
  404aac:	bd80      	pop	{r7, pc}
  404aae:	bf00      	nop
  404ab0:	00405f45 	.word	0x00405f45
  404ab4:	00407fc5 	.word	0x00407fc5

00404ab8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  404ab8:	b580      	push	{r7, lr}
  404aba:	b082      	sub	sp, #8
  404abc:	af00      	add	r7, sp, #0
  404abe:	6078      	str	r0, [r7, #4]
  404ac0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  404ac2:	687b      	ldr	r3, [r7, #4]
  404ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404ac6:	2b00      	cmp	r3, #0
  404ac8:	d018      	beq.n	404afc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  404aca:	687b      	ldr	r3, [r7, #4]
  404acc:	68da      	ldr	r2, [r3, #12]
  404ace:	687b      	ldr	r3, [r7, #4]
  404ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404ad2:	441a      	add	r2, r3
  404ad4:	687b      	ldr	r3, [r7, #4]
  404ad6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  404ad8:	687b      	ldr	r3, [r7, #4]
  404ada:	68da      	ldr	r2, [r3, #12]
  404adc:	687b      	ldr	r3, [r7, #4]
  404ade:	685b      	ldr	r3, [r3, #4]
  404ae0:	429a      	cmp	r2, r3
  404ae2:	d303      	bcc.n	404aec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  404ae4:	687b      	ldr	r3, [r7, #4]
  404ae6:	681a      	ldr	r2, [r3, #0]
  404ae8:	687b      	ldr	r3, [r7, #4]
  404aea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  404aec:	687b      	ldr	r3, [r7, #4]
  404aee:	68d9      	ldr	r1, [r3, #12]
  404af0:	687b      	ldr	r3, [r7, #4]
  404af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404af4:	461a      	mov	r2, r3
  404af6:	6838      	ldr	r0, [r7, #0]
  404af8:	4b02      	ldr	r3, [pc, #8]	; (404b04 <prvCopyDataFromQueue+0x4c>)
  404afa:	4798      	blx	r3
	}
}
  404afc:	bf00      	nop
  404afe:	3708      	adds	r7, #8
  404b00:	46bd      	mov	sp, r7
  404b02:	bd80      	pop	{r7, pc}
  404b04:	00407fc5 	.word	0x00407fc5

00404b08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  404b08:	b580      	push	{r7, lr}
  404b0a:	b082      	sub	sp, #8
  404b0c:	af00      	add	r7, sp, #0
  404b0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  404b10:	4b2a      	ldr	r3, [pc, #168]	; (404bbc <prvUnlockQueue+0xb4>)
  404b12:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404b14:	e020      	b.n	404b58 <prvUnlockQueue+0x50>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  404b16:	687b      	ldr	r3, [r7, #4]
  404b18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  404b1a:	2b00      	cmp	r3, #0
  404b1c:	d009      	beq.n	404b32 <prvUnlockQueue+0x2a>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  404b1e:	2100      	movs	r1, #0
  404b20:	6878      	ldr	r0, [r7, #4]
  404b22:	4b27      	ldr	r3, [pc, #156]	; (404bc0 <prvUnlockQueue+0xb8>)
  404b24:	4798      	blx	r3
  404b26:	4603      	mov	r3, r0
  404b28:	2b01      	cmp	r3, #1
  404b2a:	d110      	bne.n	404b4e <prvUnlockQueue+0x46>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  404b2c:	4b25      	ldr	r3, [pc, #148]	; (404bc4 <prvUnlockQueue+0xbc>)
  404b2e:	4798      	blx	r3
  404b30:	e00d      	b.n	404b4e <prvUnlockQueue+0x46>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404b32:	687b      	ldr	r3, [r7, #4]
  404b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404b36:	2b00      	cmp	r3, #0
  404b38:	d013      	beq.n	404b62 <prvUnlockQueue+0x5a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404b3a:	687b      	ldr	r3, [r7, #4]
  404b3c:	3324      	adds	r3, #36	; 0x24
  404b3e:	4618      	mov	r0, r3
  404b40:	4b21      	ldr	r3, [pc, #132]	; (404bc8 <prvUnlockQueue+0xc0>)
  404b42:	4798      	blx	r3
  404b44:	4603      	mov	r3, r0
  404b46:	2b00      	cmp	r3, #0
  404b48:	d001      	beq.n	404b4e <prvUnlockQueue+0x46>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  404b4a:	4b1e      	ldr	r3, [pc, #120]	; (404bc4 <prvUnlockQueue+0xbc>)
  404b4c:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  404b4e:	687b      	ldr	r3, [r7, #4]
  404b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404b52:	1e5a      	subs	r2, r3, #1
  404b54:	687b      	ldr	r3, [r7, #4]
  404b56:	649a      	str	r2, [r3, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404b58:	687b      	ldr	r3, [r7, #4]
  404b5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404b5c:	2b00      	cmp	r3, #0
  404b5e:	dcda      	bgt.n	404b16 <prvUnlockQueue+0xe>
  404b60:	e000      	b.n	404b64 <prvUnlockQueue+0x5c>
						break;
  404b62:	bf00      	nop
		}

		pxQueue->xTxLock = queueUNLOCKED;
  404b64:	687b      	ldr	r3, [r7, #4]
  404b66:	f04f 32ff 	mov.w	r2, #4294967295
  404b6a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  404b6c:	4b17      	ldr	r3, [pc, #92]	; (404bcc <prvUnlockQueue+0xc4>)
  404b6e:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  404b70:	4b12      	ldr	r3, [pc, #72]	; (404bbc <prvUnlockQueue+0xb4>)
  404b72:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404b74:	e012      	b.n	404b9c <prvUnlockQueue+0x94>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404b76:	687b      	ldr	r3, [r7, #4]
  404b78:	691b      	ldr	r3, [r3, #16]
  404b7a:	2b00      	cmp	r3, #0
  404b7c:	d013      	beq.n	404ba6 <prvUnlockQueue+0x9e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404b7e:	687b      	ldr	r3, [r7, #4]
  404b80:	3310      	adds	r3, #16
  404b82:	4618      	mov	r0, r3
  404b84:	4b10      	ldr	r3, [pc, #64]	; (404bc8 <prvUnlockQueue+0xc0>)
  404b86:	4798      	blx	r3
  404b88:	4603      	mov	r3, r0
  404b8a:	2b00      	cmp	r3, #0
  404b8c:	d001      	beq.n	404b92 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
  404b8e:	4b0d      	ldr	r3, [pc, #52]	; (404bc4 <prvUnlockQueue+0xbc>)
  404b90:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  404b92:	687b      	ldr	r3, [r7, #4]
  404b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404b96:	1e5a      	subs	r2, r3, #1
  404b98:	687b      	ldr	r3, [r7, #4]
  404b9a:	645a      	str	r2, [r3, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404b9c:	687b      	ldr	r3, [r7, #4]
  404b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404ba0:	2b00      	cmp	r3, #0
  404ba2:	dce8      	bgt.n	404b76 <prvUnlockQueue+0x6e>
  404ba4:	e000      	b.n	404ba8 <prvUnlockQueue+0xa0>
			}
			else
			{
				break;
  404ba6:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  404ba8:	687b      	ldr	r3, [r7, #4]
  404baa:	f04f 32ff 	mov.w	r2, #4294967295
  404bae:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  404bb0:	4b06      	ldr	r3, [pc, #24]	; (404bcc <prvUnlockQueue+0xc4>)
  404bb2:	4798      	blx	r3
}
  404bb4:	bf00      	nop
  404bb6:	3708      	adds	r7, #8
  404bb8:	46bd      	mov	sp, r7
  404bba:	bd80      	pop	{r7, pc}
  404bbc:	00403de1 	.word	0x00403de1
  404bc0:	00404cf9 	.word	0x00404cf9
  404bc4:	0040595d 	.word	0x0040595d
  404bc8:	00405771 	.word	0x00405771
  404bcc:	00403e45 	.word	0x00403e45

00404bd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
  404bd0:	b580      	push	{r7, lr}
  404bd2:	b084      	sub	sp, #16
  404bd4:	af00      	add	r7, sp, #0
  404bd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
  404bd8:	4b08      	ldr	r3, [pc, #32]	; (404bfc <prvIsQueueEmpty+0x2c>)
  404bda:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  404bdc:	687b      	ldr	r3, [r7, #4]
  404bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404be0:	2b00      	cmp	r3, #0
  404be2:	d102      	bne.n	404bea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
  404be4:	2301      	movs	r3, #1
  404be6:	60fb      	str	r3, [r7, #12]
  404be8:	e001      	b.n	404bee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
  404bea:	2300      	movs	r3, #0
  404bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  404bee:	4b04      	ldr	r3, [pc, #16]	; (404c00 <prvIsQueueEmpty+0x30>)
  404bf0:	4798      	blx	r3

	return xReturn;
  404bf2:	68fb      	ldr	r3, [r7, #12]
}
  404bf4:	4618      	mov	r0, r3
  404bf6:	3710      	adds	r7, #16
  404bf8:	46bd      	mov	sp, r7
  404bfa:	bd80      	pop	{r7, pc}
  404bfc:	00403de1 	.word	0x00403de1
  404c00:	00403e45 	.word	0x00403e45

00404c04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
  404c04:	b580      	push	{r7, lr}
  404c06:	b084      	sub	sp, #16
  404c08:	af00      	add	r7, sp, #0
  404c0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
  404c0c:	4b09      	ldr	r3, [pc, #36]	; (404c34 <prvIsQueueFull+0x30>)
  404c0e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  404c10:	687b      	ldr	r3, [r7, #4]
  404c12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404c14:	687b      	ldr	r3, [r7, #4]
  404c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404c18:	429a      	cmp	r2, r3
  404c1a:	d102      	bne.n	404c22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
  404c1c:	2301      	movs	r3, #1
  404c1e:	60fb      	str	r3, [r7, #12]
  404c20:	e001      	b.n	404c26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
  404c22:	2300      	movs	r3, #0
  404c24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  404c26:	4b04      	ldr	r3, [pc, #16]	; (404c38 <prvIsQueueFull+0x34>)
  404c28:	4798      	blx	r3

	return xReturn;
  404c2a:	68fb      	ldr	r3, [r7, #12]
}
  404c2c:	4618      	mov	r0, r3
  404c2e:	3710      	adds	r7, #16
  404c30:	46bd      	mov	sp, r7
  404c32:	bd80      	pop	{r7, pc}
  404c34:	00403de1 	.word	0x00403de1
  404c38:	00403e45 	.word	0x00403e45

00404c3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  404c3c:	b480      	push	{r7}
  404c3e:	b085      	sub	sp, #20
  404c40:	af00      	add	r7, sp, #0
  404c42:	6078      	str	r0, [r7, #4]
  404c44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  404c46:	2300      	movs	r3, #0
  404c48:	60fb      	str	r3, [r7, #12]
  404c4a:	e014      	b.n	404c76 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  404c4c:	4a0e      	ldr	r2, [pc, #56]	; (404c88 <vQueueAddToRegistry+0x4c>)
  404c4e:	68fb      	ldr	r3, [r7, #12]
  404c50:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  404c54:	2b00      	cmp	r3, #0
  404c56:	d10b      	bne.n	404c70 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  404c58:	490b      	ldr	r1, [pc, #44]	; (404c88 <vQueueAddToRegistry+0x4c>)
  404c5a:	68fb      	ldr	r3, [r7, #12]
  404c5c:	683a      	ldr	r2, [r7, #0]
  404c5e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  404c62:	4a09      	ldr	r2, [pc, #36]	; (404c88 <vQueueAddToRegistry+0x4c>)
  404c64:	68fb      	ldr	r3, [r7, #12]
  404c66:	00db      	lsls	r3, r3, #3
  404c68:	4413      	add	r3, r2
  404c6a:	687a      	ldr	r2, [r7, #4]
  404c6c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  404c6e:	e005      	b.n	404c7c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  404c70:	68fb      	ldr	r3, [r7, #12]
  404c72:	3301      	adds	r3, #1
  404c74:	60fb      	str	r3, [r7, #12]
  404c76:	68fb      	ldr	r3, [r7, #12]
  404c78:	2b07      	cmp	r3, #7
  404c7a:	d9e7      	bls.n	404c4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  404c7c:	bf00      	nop
  404c7e:	3714      	adds	r7, #20
  404c80:	46bd      	mov	sp, r7
  404c82:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c86:	4770      	bx	lr
  404c88:	2040c928 	.word	0x2040c928

00404c8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  404c8c:	b580      	push	{r7, lr}
  404c8e:	b086      	sub	sp, #24
  404c90:	af00      	add	r7, sp, #0
  404c92:	60f8      	str	r0, [r7, #12]
  404c94:	60b9      	str	r1, [r7, #8]
  404c96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  404c98:	68fb      	ldr	r3, [r7, #12]
  404c9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  404c9c:	4b12      	ldr	r3, [pc, #72]	; (404ce8 <vQueueWaitForMessageRestricted+0x5c>)
  404c9e:	4798      	blx	r3
  404ca0:	697b      	ldr	r3, [r7, #20]
  404ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ca8:	d102      	bne.n	404cb0 <vQueueWaitForMessageRestricted+0x24>
  404caa:	697b      	ldr	r3, [r7, #20]
  404cac:	2200      	movs	r2, #0
  404cae:	645a      	str	r2, [r3, #68]	; 0x44
  404cb0:	697b      	ldr	r3, [r7, #20]
  404cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
  404cb8:	d102      	bne.n	404cc0 <vQueueWaitForMessageRestricted+0x34>
  404cba:	697b      	ldr	r3, [r7, #20]
  404cbc:	2200      	movs	r2, #0
  404cbe:	649a      	str	r2, [r3, #72]	; 0x48
  404cc0:	4b0a      	ldr	r3, [pc, #40]	; (404cec <vQueueWaitForMessageRestricted+0x60>)
  404cc2:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  404cc4:	697b      	ldr	r3, [r7, #20]
  404cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404cc8:	2b00      	cmp	r3, #0
  404cca:	d106      	bne.n	404cda <vQueueWaitForMessageRestricted+0x4e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  404ccc:	697b      	ldr	r3, [r7, #20]
  404cce:	3324      	adds	r3, #36	; 0x24
  404cd0:	687a      	ldr	r2, [r7, #4]
  404cd2:	68b9      	ldr	r1, [r7, #8]
  404cd4:	4618      	mov	r0, r3
  404cd6:	4b06      	ldr	r3, [pc, #24]	; (404cf0 <vQueueWaitForMessageRestricted+0x64>)
  404cd8:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  404cda:	6978      	ldr	r0, [r7, #20]
  404cdc:	4b05      	ldr	r3, [pc, #20]	; (404cf4 <vQueueWaitForMessageRestricted+0x68>)
  404cde:	4798      	blx	r3
	}
  404ce0:	bf00      	nop
  404ce2:	3718      	adds	r7, #24
  404ce4:	46bd      	mov	sp, r7
  404ce6:	bd80      	pop	{r7, pc}
  404ce8:	00403de1 	.word	0x00403de1
  404cec:	00403e45 	.word	0x00403e45
  404cf0:	004056c5 	.word	0x004056c5
  404cf4:	00404b09 	.word	0x00404b09

00404cf8 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  404cf8:	b580      	push	{r7, lr}
  404cfa:	b086      	sub	sp, #24
  404cfc:	af00      	add	r7, sp, #0
  404cfe:	6078      	str	r0, [r7, #4]
  404d00:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  404d02:	687b      	ldr	r3, [r7, #4]
  404d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  404d06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
  404d08:	2300      	movs	r3, #0
  404d0a:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  404d0c:	693b      	ldr	r3, [r7, #16]
  404d0e:	2b00      	cmp	r3, #0
  404d10:	d10b      	bne.n	404d2a <prvNotifyQueueSetContainer+0x32>
  404d12:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d16:	b672      	cpsid	i
  404d18:	f383 8811 	msr	BASEPRI, r3
  404d1c:	f3bf 8f6f 	isb	sy
  404d20:	f3bf 8f4f 	dsb	sy
  404d24:	b662      	cpsie	i
  404d26:	60fb      	str	r3, [r7, #12]
  404d28:	e7fe      	b.n	404d28 <prvNotifyQueueSetContainer+0x30>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  404d2a:	693b      	ldr	r3, [r7, #16]
  404d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404d2e:	693b      	ldr	r3, [r7, #16]
  404d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404d32:	429a      	cmp	r2, r3
  404d34:	d30b      	bcc.n	404d4e <prvNotifyQueueSetContainer+0x56>
  404d36:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d3a:	b672      	cpsid	i
  404d3c:	f383 8811 	msr	BASEPRI, r3
  404d40:	f3bf 8f6f 	isb	sy
  404d44:	f3bf 8f4f 	dsb	sy
  404d48:	b662      	cpsie	i
  404d4a:	60bb      	str	r3, [r7, #8]
  404d4c:	e7fe      	b.n	404d4c <prvNotifyQueueSetContainer+0x54>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  404d4e:	693b      	ldr	r3, [r7, #16]
  404d50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404d52:	693b      	ldr	r3, [r7, #16]
  404d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404d56:	429a      	cmp	r2, r3
  404d58:	d21f      	bcs.n	404d9a <prvNotifyQueueSetContainer+0xa2>
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  404d5a:	1d3b      	adds	r3, r7, #4
  404d5c:	683a      	ldr	r2, [r7, #0]
  404d5e:	4619      	mov	r1, r3
  404d60:	6938      	ldr	r0, [r7, #16]
  404d62:	4b10      	ldr	r3, [pc, #64]	; (404da4 <prvNotifyQueueSetContainer+0xac>)
  404d64:	4798      	blx	r3
  404d66:	6178      	str	r0, [r7, #20]

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  404d68:	693b      	ldr	r3, [r7, #16]
  404d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
  404d70:	d10e      	bne.n	404d90 <prvNotifyQueueSetContainer+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  404d72:	693b      	ldr	r3, [r7, #16]
  404d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404d76:	2b00      	cmp	r3, #0
  404d78:	d00f      	beq.n	404d9a <prvNotifyQueueSetContainer+0xa2>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  404d7a:	693b      	ldr	r3, [r7, #16]
  404d7c:	3324      	adds	r3, #36	; 0x24
  404d7e:	4618      	mov	r0, r3
  404d80:	4b09      	ldr	r3, [pc, #36]	; (404da8 <prvNotifyQueueSetContainer+0xb0>)
  404d82:	4798      	blx	r3
  404d84:	4603      	mov	r3, r0
  404d86:	2b00      	cmp	r3, #0
  404d88:	d007      	beq.n	404d9a <prvNotifyQueueSetContainer+0xa2>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  404d8a:	2301      	movs	r3, #1
  404d8c:	617b      	str	r3, [r7, #20]
  404d8e:	e004      	b.n	404d9a <prvNotifyQueueSetContainer+0xa2>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  404d90:	693b      	ldr	r3, [r7, #16]
  404d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404d94:	1c5a      	adds	r2, r3, #1
  404d96:	693b      	ldr	r3, [r7, #16]
  404d98:	649a      	str	r2, [r3, #72]	; 0x48
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
  404d9a:	697b      	ldr	r3, [r7, #20]
	}
  404d9c:	4618      	mov	r0, r3
  404d9e:	3718      	adds	r7, #24
  404da0:	46bd      	mov	sp, r7
  404da2:	bd80      	pop	{r7, pc}
  404da4:	004049d9 	.word	0x004049d9
  404da8:	00405771 	.word	0x00405771

00404dac <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  404dac:	b590      	push	{r4, r7, lr}
  404dae:	b08d      	sub	sp, #52	; 0x34
  404db0:	af02      	add	r7, sp, #8
  404db2:	60f8      	str	r0, [r7, #12]
  404db4:	60b9      	str	r1, [r7, #8]
  404db6:	603b      	str	r3, [r7, #0]
  404db8:	4613      	mov	r3, r2
  404dba:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  404dbc:	68fb      	ldr	r3, [r7, #12]
  404dbe:	2b00      	cmp	r3, #0
  404dc0:	d10b      	bne.n	404dda <xTaskGenericCreate+0x2e>
  404dc2:	f04f 0380 	mov.w	r3, #128	; 0x80
  404dc6:	b672      	cpsid	i
  404dc8:	f383 8811 	msr	BASEPRI, r3
  404dcc:	f3bf 8f6f 	isb	sy
  404dd0:	f3bf 8f4f 	dsb	sy
  404dd4:	b662      	cpsie	i
  404dd6:	61bb      	str	r3, [r7, #24]
  404dd8:	e7fe      	b.n	404dd8 <xTaskGenericCreate+0x2c>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  404dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  404ddc:	2b04      	cmp	r3, #4
  404dde:	d90b      	bls.n	404df8 <xTaskGenericCreate+0x4c>
  404de0:	f04f 0380 	mov.w	r3, #128	; 0x80
  404de4:	b672      	cpsid	i
  404de6:	f383 8811 	msr	BASEPRI, r3
  404dea:	f3bf 8f6f 	isb	sy
  404dee:	f3bf 8f4f 	dsb	sy
  404df2:	b662      	cpsie	i
  404df4:	617b      	str	r3, [r7, #20]
  404df6:	e7fe      	b.n	404df6 <xTaskGenericCreate+0x4a>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  404df8:	88fb      	ldrh	r3, [r7, #6]
  404dfa:	6c39      	ldr	r1, [r7, #64]	; 0x40
  404dfc:	4618      	mov	r0, r3
  404dfe:	4b4f      	ldr	r3, [pc, #316]	; (404f3c <xTaskGenericCreate+0x190>)
  404e00:	4798      	blx	r3
  404e02:	6238      	str	r0, [r7, #32]

	if( pxNewTCB != NULL )
  404e04:	6a3b      	ldr	r3, [r7, #32]
  404e06:	2b00      	cmp	r3, #0
  404e08:	d07a      	beq.n	404f00 <xTaskGenericCreate+0x154>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  404e0a:	6a3b      	ldr	r3, [r7, #32]
  404e0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  404e0e:	88f9      	ldrh	r1, [r7, #6]
  404e10:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  404e14:	440b      	add	r3, r1
  404e16:	009b      	lsls	r3, r3, #2
  404e18:	4413      	add	r3, r2
  404e1a:	61fb      	str	r3, [r7, #28]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  404e1c:	69fb      	ldr	r3, [r7, #28]
  404e1e:	f023 0307 	bic.w	r3, r3, #7
  404e22:	61fb      	str	r3, [r7, #28]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  404e24:	69fb      	ldr	r3, [r7, #28]
  404e26:	f003 0307 	and.w	r3, r3, #7
  404e2a:	2b00      	cmp	r3, #0
  404e2c:	d00b      	beq.n	404e46 <xTaskGenericCreate+0x9a>
  404e2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404e32:	b672      	cpsid	i
  404e34:	f383 8811 	msr	BASEPRI, r3
  404e38:	f3bf 8f6f 	isb	sy
  404e3c:	f3bf 8f4f 	dsb	sy
  404e40:	b662      	cpsie	i
  404e42:	613b      	str	r3, [r7, #16]
  404e44:	e7fe      	b.n	404e44 <xTaskGenericCreate+0x98>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  404e46:	88fb      	ldrh	r3, [r7, #6]
  404e48:	9300      	str	r3, [sp, #0]
  404e4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  404e4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
  404e4e:	68b9      	ldr	r1, [r7, #8]
  404e50:	6a38      	ldr	r0, [r7, #32]
  404e52:	4c3b      	ldr	r4, [pc, #236]	; (404f40 <xTaskGenericCreate+0x194>)
  404e54:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  404e56:	683a      	ldr	r2, [r7, #0]
  404e58:	68f9      	ldr	r1, [r7, #12]
  404e5a:	69f8      	ldr	r0, [r7, #28]
  404e5c:	4b39      	ldr	r3, [pc, #228]	; (404f44 <xTaskGenericCreate+0x198>)
  404e5e:	4798      	blx	r3
  404e60:	4602      	mov	r2, r0
  404e62:	6a3b      	ldr	r3, [r7, #32]
  404e64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  404e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  404e68:	2b00      	cmp	r3, #0
  404e6a:	d002      	beq.n	404e72 <xTaskGenericCreate+0xc6>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  404e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  404e6e:	6a3a      	ldr	r2, [r7, #32]
  404e70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  404e72:	4b35      	ldr	r3, [pc, #212]	; (404f48 <xTaskGenericCreate+0x19c>)
  404e74:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  404e76:	4b35      	ldr	r3, [pc, #212]	; (404f4c <xTaskGenericCreate+0x1a0>)
  404e78:	681b      	ldr	r3, [r3, #0]
  404e7a:	3301      	adds	r3, #1
  404e7c:	4a33      	ldr	r2, [pc, #204]	; (404f4c <xTaskGenericCreate+0x1a0>)
  404e7e:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  404e80:	4b33      	ldr	r3, [pc, #204]	; (404f50 <xTaskGenericCreate+0x1a4>)
  404e82:	681b      	ldr	r3, [r3, #0]
  404e84:	2b00      	cmp	r3, #0
  404e86:	d109      	bne.n	404e9c <xTaskGenericCreate+0xf0>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  404e88:	4a31      	ldr	r2, [pc, #196]	; (404f50 <xTaskGenericCreate+0x1a4>)
  404e8a:	6a3b      	ldr	r3, [r7, #32]
  404e8c:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  404e8e:	4b2f      	ldr	r3, [pc, #188]	; (404f4c <xTaskGenericCreate+0x1a0>)
  404e90:	681b      	ldr	r3, [r3, #0]
  404e92:	2b01      	cmp	r3, #1
  404e94:	d10f      	bne.n	404eb6 <xTaskGenericCreate+0x10a>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  404e96:	4b2f      	ldr	r3, [pc, #188]	; (404f54 <xTaskGenericCreate+0x1a8>)
  404e98:	4798      	blx	r3
  404e9a:	e00c      	b.n	404eb6 <xTaskGenericCreate+0x10a>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  404e9c:	4b2e      	ldr	r3, [pc, #184]	; (404f58 <xTaskGenericCreate+0x1ac>)
  404e9e:	681b      	ldr	r3, [r3, #0]
  404ea0:	2b00      	cmp	r3, #0
  404ea2:	d108      	bne.n	404eb6 <xTaskGenericCreate+0x10a>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  404ea4:	4b2a      	ldr	r3, [pc, #168]	; (404f50 <xTaskGenericCreate+0x1a4>)
  404ea6:	681b      	ldr	r3, [r3, #0]
  404ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  404eac:	429a      	cmp	r2, r3
  404eae:	d802      	bhi.n	404eb6 <xTaskGenericCreate+0x10a>
					{
						pxCurrentTCB = pxNewTCB;
  404eb0:	4a27      	ldr	r2, [pc, #156]	; (404f50 <xTaskGenericCreate+0x1a4>)
  404eb2:	6a3b      	ldr	r3, [r7, #32]
  404eb4:	6013      	str	r3, [r2, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  404eb6:	4b29      	ldr	r3, [pc, #164]	; (404f5c <xTaskGenericCreate+0x1b0>)
  404eb8:	681b      	ldr	r3, [r3, #0]
  404eba:	3301      	adds	r3, #1
  404ebc:	4a27      	ldr	r2, [pc, #156]	; (404f5c <xTaskGenericCreate+0x1b0>)
  404ebe:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  404ec0:	4b26      	ldr	r3, [pc, #152]	; (404f5c <xTaskGenericCreate+0x1b0>)
  404ec2:	681a      	ldr	r2, [r3, #0]
  404ec4:	6a3b      	ldr	r3, [r7, #32]
  404ec6:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  404ec8:	6a3b      	ldr	r3, [r7, #32]
  404eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  404ecc:	2201      	movs	r2, #1
  404ece:	409a      	lsls	r2, r3
  404ed0:	4b23      	ldr	r3, [pc, #140]	; (404f60 <xTaskGenericCreate+0x1b4>)
  404ed2:	681b      	ldr	r3, [r3, #0]
  404ed4:	4313      	orrs	r3, r2
  404ed6:	4a22      	ldr	r2, [pc, #136]	; (404f60 <xTaskGenericCreate+0x1b4>)
  404ed8:	6013      	str	r3, [r2, #0]
  404eda:	6a3b      	ldr	r3, [r7, #32]
  404edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404ede:	4613      	mov	r3, r2
  404ee0:	009b      	lsls	r3, r3, #2
  404ee2:	4413      	add	r3, r2
  404ee4:	009b      	lsls	r3, r3, #2
  404ee6:	4a1f      	ldr	r2, [pc, #124]	; (404f64 <xTaskGenericCreate+0x1b8>)
  404ee8:	441a      	add	r2, r3
  404eea:	6a3b      	ldr	r3, [r7, #32]
  404eec:	3304      	adds	r3, #4
  404eee:	4619      	mov	r1, r3
  404ef0:	4610      	mov	r0, r2
  404ef2:	4b1d      	ldr	r3, [pc, #116]	; (404f68 <xTaskGenericCreate+0x1bc>)
  404ef4:	4798      	blx	r3

			xReturn = pdPASS;
  404ef6:	2301      	movs	r3, #1
  404ef8:	627b      	str	r3, [r7, #36]	; 0x24
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  404efa:	4b1c      	ldr	r3, [pc, #112]	; (404f6c <xTaskGenericCreate+0x1c0>)
  404efc:	4798      	blx	r3
  404efe:	e002      	b.n	404f06 <xTaskGenericCreate+0x15a>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  404f00:	f04f 33ff 	mov.w	r3, #4294967295
  404f04:	627b      	str	r3, [r7, #36]	; 0x24
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  404f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404f08:	2b01      	cmp	r3, #1
  404f0a:	d111      	bne.n	404f30 <xTaskGenericCreate+0x184>
	{
		if( xSchedulerRunning != pdFALSE )
  404f0c:	4b12      	ldr	r3, [pc, #72]	; (404f58 <xTaskGenericCreate+0x1ac>)
  404f0e:	681b      	ldr	r3, [r3, #0]
  404f10:	2b00      	cmp	r3, #0
  404f12:	d00d      	beq.n	404f30 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  404f14:	4b0e      	ldr	r3, [pc, #56]	; (404f50 <xTaskGenericCreate+0x1a4>)
  404f16:	681b      	ldr	r3, [r3, #0]
  404f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  404f1c:	429a      	cmp	r2, r3
  404f1e:	d207      	bcs.n	404f30 <xTaskGenericCreate+0x184>
			{
				taskYIELD_IF_USING_PREEMPTION();
  404f20:	4b13      	ldr	r3, [pc, #76]	; (404f70 <xTaskGenericCreate+0x1c4>)
  404f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404f26:	601a      	str	r2, [r3, #0]
  404f28:	f3bf 8f4f 	dsb	sy
  404f2c:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
  404f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
  404f32:	4618      	mov	r0, r3
  404f34:	372c      	adds	r7, #44	; 0x2c
  404f36:	46bd      	mov	sp, r7
  404f38:	bd90      	pop	{r4, r7, pc}
  404f3a:	bf00      	nop
  404f3c:	00405bd9 	.word	0x00405bd9
  404f40:	004059a9 	.word	0x004059a9
  404f44:	00403c09 	.word	0x00403c09
  404f48:	00403de1 	.word	0x00403de1
  404f4c:	2040c708 	.word	0x2040c708
  404f50:	2040c630 	.word	0x2040c630
  404f54:	00405a55 	.word	0x00405a55
  404f58:	2040c714 	.word	0x2040c714
  404f5c:	2040c724 	.word	0x2040c724
  404f60:	2040c710 	.word	0x2040c710
  404f64:	2040c634 	.word	0x2040c634
  404f68:	00403afb 	.word	0x00403afb
  404f6c:	00403e45 	.word	0x00403e45
  404f70:	e000ed04 	.word	0xe000ed04

00404f74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  404f74:	b580      	push	{r7, lr}
  404f76:	b086      	sub	sp, #24
  404f78:	af00      	add	r7, sp, #0
  404f7a:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
  404f7c:	2300      	movs	r3, #0
  404f7e:	617b      	str	r3, [r7, #20]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  404f80:	687b      	ldr	r3, [r7, #4]
  404f82:	2b00      	cmp	r3, #0
  404f84:	d031      	beq.n	404fea <vTaskDelay+0x76>
		{
			configASSERT( uxSchedulerSuspended == 0 );
  404f86:	4b20      	ldr	r3, [pc, #128]	; (405008 <vTaskDelay+0x94>)
  404f88:	681b      	ldr	r3, [r3, #0]
  404f8a:	2b00      	cmp	r3, #0
  404f8c:	d00b      	beq.n	404fa6 <vTaskDelay+0x32>
  404f8e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f92:	b672      	cpsid	i
  404f94:	f383 8811 	msr	BASEPRI, r3
  404f98:	f3bf 8f6f 	isb	sy
  404f9c:	f3bf 8f4f 	dsb	sy
  404fa0:	b662      	cpsie	i
  404fa2:	60fb      	str	r3, [r7, #12]
  404fa4:	e7fe      	b.n	404fa4 <vTaskDelay+0x30>
			vTaskSuspendAll();
  404fa6:	4b19      	ldr	r3, [pc, #100]	; (40500c <vTaskDelay+0x98>)
  404fa8:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  404faa:	4b19      	ldr	r3, [pc, #100]	; (405010 <vTaskDelay+0x9c>)
  404fac:	681a      	ldr	r2, [r3, #0]
  404fae:	687b      	ldr	r3, [r7, #4]
  404fb0:	4413      	add	r3, r2
  404fb2:	613b      	str	r3, [r7, #16]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  404fb4:	4b17      	ldr	r3, [pc, #92]	; (405014 <vTaskDelay+0xa0>)
  404fb6:	681b      	ldr	r3, [r3, #0]
  404fb8:	3304      	adds	r3, #4
  404fba:	4618      	mov	r0, r3
  404fbc:	4b16      	ldr	r3, [pc, #88]	; (405018 <vTaskDelay+0xa4>)
  404fbe:	4798      	blx	r3
  404fc0:	4603      	mov	r3, r0
  404fc2:	2b00      	cmp	r3, #0
  404fc4:	d10b      	bne.n	404fde <vTaskDelay+0x6a>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  404fc6:	4b13      	ldr	r3, [pc, #76]	; (405014 <vTaskDelay+0xa0>)
  404fc8:	681b      	ldr	r3, [r3, #0]
  404fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  404fcc:	2201      	movs	r2, #1
  404fce:	fa02 f303 	lsl.w	r3, r2, r3
  404fd2:	43da      	mvns	r2, r3
  404fd4:	4b11      	ldr	r3, [pc, #68]	; (40501c <vTaskDelay+0xa8>)
  404fd6:	681b      	ldr	r3, [r3, #0]
  404fd8:	4013      	ands	r3, r2
  404fda:	4a10      	ldr	r2, [pc, #64]	; (40501c <vTaskDelay+0xa8>)
  404fdc:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  404fde:	6938      	ldr	r0, [r7, #16]
  404fe0:	4b0f      	ldr	r3, [pc, #60]	; (405020 <vTaskDelay+0xac>)
  404fe2:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  404fe4:	4b0f      	ldr	r3, [pc, #60]	; (405024 <vTaskDelay+0xb0>)
  404fe6:	4798      	blx	r3
  404fe8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  404fea:	697b      	ldr	r3, [r7, #20]
  404fec:	2b00      	cmp	r3, #0
  404fee:	d107      	bne.n	405000 <vTaskDelay+0x8c>
		{
			portYIELD_WITHIN_API();
  404ff0:	4b0d      	ldr	r3, [pc, #52]	; (405028 <vTaskDelay+0xb4>)
  404ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404ff6:	601a      	str	r2, [r3, #0]
  404ff8:	f3bf 8f4f 	dsb	sy
  404ffc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  405000:	bf00      	nop
  405002:	3718      	adds	r7, #24
  405004:	46bd      	mov	sp, r7
  405006:	bd80      	pop	{r7, pc}
  405008:	2040c72c 	.word	0x2040c72c
  40500c:	004050d9 	.word	0x004050d9
  405010:	2040c70c 	.word	0x2040c70c
  405014:	2040c630 	.word	0x2040c630
  405018:	00403bb5 	.word	0x00403bb5
  40501c:	2040c710 	.word	0x2040c710
  405020:	00405b69 	.word	0x00405b69
  405024:	004050f5 	.word	0x004050f5
  405028:	e000ed04 	.word	0xe000ed04

0040502c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  40502c:	b590      	push	{r4, r7, lr}
  40502e:	b089      	sub	sp, #36	; 0x24
  405030:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  405032:	2300      	movs	r3, #0
  405034:	9303      	str	r3, [sp, #12]
  405036:	2300      	movs	r3, #0
  405038:	9302      	str	r3, [sp, #8]
  40503a:	2300      	movs	r3, #0
  40503c:	9301      	str	r3, [sp, #4]
  40503e:	2300      	movs	r3, #0
  405040:	9300      	str	r3, [sp, #0]
  405042:	2300      	movs	r3, #0
  405044:	2282      	movs	r2, #130	; 0x82
  405046:	491c      	ldr	r1, [pc, #112]	; (4050b8 <vTaskStartScheduler+0x8c>)
  405048:	481c      	ldr	r0, [pc, #112]	; (4050bc <vTaskStartScheduler+0x90>)
  40504a:	4c1d      	ldr	r4, [pc, #116]	; (4050c0 <vTaskStartScheduler+0x94>)
  40504c:	47a0      	blx	r4
  40504e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  405050:	68fb      	ldr	r3, [r7, #12]
  405052:	2b01      	cmp	r3, #1
  405054:	d102      	bne.n	40505c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  405056:	4b1b      	ldr	r3, [pc, #108]	; (4050c4 <vTaskStartScheduler+0x98>)
  405058:	4798      	blx	r3
  40505a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  40505c:	68fb      	ldr	r3, [r7, #12]
  40505e:	2b01      	cmp	r3, #1
  405060:	d117      	bne.n	405092 <vTaskStartScheduler+0x66>
  405062:	f04f 0380 	mov.w	r3, #128	; 0x80
  405066:	b672      	cpsid	i
  405068:	f383 8811 	msr	BASEPRI, r3
  40506c:	f3bf 8f6f 	isb	sy
  405070:	f3bf 8f4f 	dsb	sy
  405074:	b662      	cpsie	i
  405076:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  405078:	4b13      	ldr	r3, [pc, #76]	; (4050c8 <vTaskStartScheduler+0x9c>)
  40507a:	f04f 32ff 	mov.w	r2, #4294967295
  40507e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  405080:	4b12      	ldr	r3, [pc, #72]	; (4050cc <vTaskStartScheduler+0xa0>)
  405082:	2201      	movs	r2, #1
  405084:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  405086:	4b12      	ldr	r3, [pc, #72]	; (4050d0 <vTaskStartScheduler+0xa4>)
  405088:	2200      	movs	r2, #0
  40508a:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  40508c:	4b11      	ldr	r3, [pc, #68]	; (4050d4 <vTaskStartScheduler+0xa8>)
  40508e:	4798      	blx	r3
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
  405090:	e00e      	b.n	4050b0 <vTaskStartScheduler+0x84>
		configASSERT( xReturn );
  405092:	68fb      	ldr	r3, [r7, #12]
  405094:	2b00      	cmp	r3, #0
  405096:	d10b      	bne.n	4050b0 <vTaskStartScheduler+0x84>
  405098:	f04f 0380 	mov.w	r3, #128	; 0x80
  40509c:	b672      	cpsid	i
  40509e:	f383 8811 	msr	BASEPRI, r3
  4050a2:	f3bf 8f6f 	isb	sy
  4050a6:	f3bf 8f4f 	dsb	sy
  4050aa:	b662      	cpsie	i
  4050ac:	607b      	str	r3, [r7, #4]
  4050ae:	e7fe      	b.n	4050ae <vTaskStartScheduler+0x82>
}
  4050b0:	bf00      	nop
  4050b2:	3714      	adds	r7, #20
  4050b4:	46bd      	mov	sp, r7
  4050b6:	bd90      	pop	{r4, r7, pc}
  4050b8:	0040dbfc 	.word	0x0040dbfc
  4050bc:	00405975 	.word	0x00405975
  4050c0:	00404dad 	.word	0x00404dad
  4050c4:	004061ed 	.word	0x004061ed
  4050c8:	2040c728 	.word	0x2040c728
  4050cc:	2040c714 	.word	0x2040c714
  4050d0:	2040c70c 	.word	0x2040c70c
  4050d4:	00403d01 	.word	0x00403d01

004050d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  4050d8:	b480      	push	{r7}
  4050da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  4050dc:	4b04      	ldr	r3, [pc, #16]	; (4050f0 <vTaskSuspendAll+0x18>)
  4050de:	681b      	ldr	r3, [r3, #0]
  4050e0:	3301      	adds	r3, #1
  4050e2:	4a03      	ldr	r2, [pc, #12]	; (4050f0 <vTaskSuspendAll+0x18>)
  4050e4:	6013      	str	r3, [r2, #0]
}
  4050e6:	bf00      	nop
  4050e8:	46bd      	mov	sp, r7
  4050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050ee:	4770      	bx	lr
  4050f0:	2040c72c 	.word	0x2040c72c

004050f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  4050f4:	b580      	push	{r7, lr}
  4050f6:	b084      	sub	sp, #16
  4050f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  4050fa:	2300      	movs	r3, #0
  4050fc:	60fb      	str	r3, [r7, #12]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4050fe:	4b3f      	ldr	r3, [pc, #252]	; (4051fc <xTaskResumeAll+0x108>)
  405100:	681b      	ldr	r3, [r3, #0]
  405102:	2b00      	cmp	r3, #0
  405104:	d10b      	bne.n	40511e <xTaskResumeAll+0x2a>
  405106:	f04f 0380 	mov.w	r3, #128	; 0x80
  40510a:	b672      	cpsid	i
  40510c:	f383 8811 	msr	BASEPRI, r3
  405110:	f3bf 8f6f 	isb	sy
  405114:	f3bf 8f4f 	dsb	sy
  405118:	b662      	cpsie	i
  40511a:	607b      	str	r3, [r7, #4]
  40511c:	e7fe      	b.n	40511c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  40511e:	4b38      	ldr	r3, [pc, #224]	; (405200 <xTaskResumeAll+0x10c>)
  405120:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  405122:	4b36      	ldr	r3, [pc, #216]	; (4051fc <xTaskResumeAll+0x108>)
  405124:	681b      	ldr	r3, [r3, #0]
  405126:	3b01      	subs	r3, #1
  405128:	4a34      	ldr	r2, [pc, #208]	; (4051fc <xTaskResumeAll+0x108>)
  40512a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40512c:	4b33      	ldr	r3, [pc, #204]	; (4051fc <xTaskResumeAll+0x108>)
  40512e:	681b      	ldr	r3, [r3, #0]
  405130:	2b00      	cmp	r3, #0
  405132:	d15b      	bne.n	4051ec <xTaskResumeAll+0xf8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  405134:	4b33      	ldr	r3, [pc, #204]	; (405204 <xTaskResumeAll+0x110>)
  405136:	681b      	ldr	r3, [r3, #0]
  405138:	2b00      	cmp	r3, #0
  40513a:	d057      	beq.n	4051ec <xTaskResumeAll+0xf8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40513c:	e02e      	b.n	40519c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40513e:	4b32      	ldr	r3, [pc, #200]	; (405208 <xTaskResumeAll+0x114>)
  405140:	68db      	ldr	r3, [r3, #12]
  405142:	68db      	ldr	r3, [r3, #12]
  405144:	60bb      	str	r3, [r7, #8]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  405146:	68bb      	ldr	r3, [r7, #8]
  405148:	3318      	adds	r3, #24
  40514a:	4618      	mov	r0, r3
  40514c:	4b2f      	ldr	r3, [pc, #188]	; (40520c <xTaskResumeAll+0x118>)
  40514e:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405150:	68bb      	ldr	r3, [r7, #8]
  405152:	3304      	adds	r3, #4
  405154:	4618      	mov	r0, r3
  405156:	4b2d      	ldr	r3, [pc, #180]	; (40520c <xTaskResumeAll+0x118>)
  405158:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  40515a:	68bb      	ldr	r3, [r7, #8]
  40515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40515e:	2201      	movs	r2, #1
  405160:	409a      	lsls	r2, r3
  405162:	4b2b      	ldr	r3, [pc, #172]	; (405210 <xTaskResumeAll+0x11c>)
  405164:	681b      	ldr	r3, [r3, #0]
  405166:	4313      	orrs	r3, r2
  405168:	4a29      	ldr	r2, [pc, #164]	; (405210 <xTaskResumeAll+0x11c>)
  40516a:	6013      	str	r3, [r2, #0]
  40516c:	68bb      	ldr	r3, [r7, #8]
  40516e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405170:	4613      	mov	r3, r2
  405172:	009b      	lsls	r3, r3, #2
  405174:	4413      	add	r3, r2
  405176:	009b      	lsls	r3, r3, #2
  405178:	4a26      	ldr	r2, [pc, #152]	; (405214 <xTaskResumeAll+0x120>)
  40517a:	441a      	add	r2, r3
  40517c:	68bb      	ldr	r3, [r7, #8]
  40517e:	3304      	adds	r3, #4
  405180:	4619      	mov	r1, r3
  405182:	4610      	mov	r0, r2
  405184:	4b24      	ldr	r3, [pc, #144]	; (405218 <xTaskResumeAll+0x124>)
  405186:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405188:	68bb      	ldr	r3, [r7, #8]
  40518a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40518c:	4b23      	ldr	r3, [pc, #140]	; (40521c <xTaskResumeAll+0x128>)
  40518e:	681b      	ldr	r3, [r3, #0]
  405190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405192:	429a      	cmp	r2, r3
  405194:	d302      	bcc.n	40519c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
  405196:	4b22      	ldr	r3, [pc, #136]	; (405220 <xTaskResumeAll+0x12c>)
  405198:	2201      	movs	r2, #1
  40519a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40519c:	4b1a      	ldr	r3, [pc, #104]	; (405208 <xTaskResumeAll+0x114>)
  40519e:	681b      	ldr	r3, [r3, #0]
  4051a0:	2b00      	cmp	r3, #0
  4051a2:	d1cc      	bne.n	40513e <xTaskResumeAll+0x4a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4051a4:	4b1f      	ldr	r3, [pc, #124]	; (405224 <xTaskResumeAll+0x130>)
  4051a6:	681b      	ldr	r3, [r3, #0]
  4051a8:	2b00      	cmp	r3, #0
  4051aa:	d011      	beq.n	4051d0 <xTaskResumeAll+0xdc>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4051ac:	e00c      	b.n	4051c8 <xTaskResumeAll+0xd4>
					{
						if( xTaskIncrementTick() != pdFALSE )
  4051ae:	4b1e      	ldr	r3, [pc, #120]	; (405228 <xTaskResumeAll+0x134>)
  4051b0:	4798      	blx	r3
  4051b2:	4603      	mov	r3, r0
  4051b4:	2b00      	cmp	r3, #0
  4051b6:	d002      	beq.n	4051be <xTaskResumeAll+0xca>
						{
							xYieldPending = pdTRUE;
  4051b8:	4b19      	ldr	r3, [pc, #100]	; (405220 <xTaskResumeAll+0x12c>)
  4051ba:	2201      	movs	r2, #1
  4051bc:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  4051be:	4b19      	ldr	r3, [pc, #100]	; (405224 <xTaskResumeAll+0x130>)
  4051c0:	681b      	ldr	r3, [r3, #0]
  4051c2:	3b01      	subs	r3, #1
  4051c4:	4a17      	ldr	r2, [pc, #92]	; (405224 <xTaskResumeAll+0x130>)
  4051c6:	6013      	str	r3, [r2, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4051c8:	4b16      	ldr	r3, [pc, #88]	; (405224 <xTaskResumeAll+0x130>)
  4051ca:	681b      	ldr	r3, [r3, #0]
  4051cc:	2b00      	cmp	r3, #0
  4051ce:	d1ee      	bne.n	4051ae <xTaskResumeAll+0xba>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  4051d0:	4b13      	ldr	r3, [pc, #76]	; (405220 <xTaskResumeAll+0x12c>)
  4051d2:	681b      	ldr	r3, [r3, #0]
  4051d4:	2b01      	cmp	r3, #1
  4051d6:	d109      	bne.n	4051ec <xTaskResumeAll+0xf8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  4051d8:	2301      	movs	r3, #1
  4051da:	60fb      	str	r3, [r7, #12]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  4051dc:	4b13      	ldr	r3, [pc, #76]	; (40522c <xTaskResumeAll+0x138>)
  4051de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4051e2:	601a      	str	r2, [r3, #0]
  4051e4:	f3bf 8f4f 	dsb	sy
  4051e8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4051ec:	4b10      	ldr	r3, [pc, #64]	; (405230 <xTaskResumeAll+0x13c>)
  4051ee:	4798      	blx	r3

	return xAlreadyYielded;
  4051f0:	68fb      	ldr	r3, [r7, #12]
}
  4051f2:	4618      	mov	r0, r3
  4051f4:	3710      	adds	r7, #16
  4051f6:	46bd      	mov	sp, r7
  4051f8:	bd80      	pop	{r7, pc}
  4051fa:	bf00      	nop
  4051fc:	2040c72c 	.word	0x2040c72c
  405200:	00403de1 	.word	0x00403de1
  405204:	2040c708 	.word	0x2040c708
  405208:	2040c6c8 	.word	0x2040c6c8
  40520c:	00403bb5 	.word	0x00403bb5
  405210:	2040c710 	.word	0x2040c710
  405214:	2040c634 	.word	0x2040c634
  405218:	00403afb 	.word	0x00403afb
  40521c:	2040c630 	.word	0x2040c630
  405220:	2040c71c 	.word	0x2040c71c
  405224:	2040c718 	.word	0x2040c718
  405228:	0040536d 	.word	0x0040536d
  40522c:	e000ed04 	.word	0xe000ed04
  405230:	00403e45 	.word	0x00403e45

00405234 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
  405234:	b480      	push	{r7}
  405236:	b083      	sub	sp, #12
  405238:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  40523a:	4b05      	ldr	r3, [pc, #20]	; (405250 <xTaskGetTickCount+0x1c>)
  40523c:	681b      	ldr	r3, [r3, #0]
  40523e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
  405240:	687b      	ldr	r3, [r7, #4]
}
  405242:	4618      	mov	r0, r3
  405244:	370c      	adds	r7, #12
  405246:	46bd      	mov	sp, r7
  405248:	f85d 7b04 	ldr.w	r7, [sp], #4
  40524c:	4770      	bx	lr
  40524e:	bf00      	nop
  405250:	2040c70c 	.word	0x2040c70c

00405254 <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
  405254:	b480      	push	{r7}
  405256:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
  405258:	4b03      	ldr	r3, [pc, #12]	; (405268 <uxTaskGetNumberOfTasks+0x14>)
  40525a:	681b      	ldr	r3, [r3, #0]
}
  40525c:	4618      	mov	r0, r3
  40525e:	46bd      	mov	sp, r7
  405260:	f85d 7b04 	ldr.w	r7, [sp], #4
  405264:	4770      	bx	lr
  405266:	bf00      	nop
  405268:	2040c708 	.word	0x2040c708

0040526c <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
  40526c:	b580      	push	{r7, lr}
  40526e:	b086      	sub	sp, #24
  405270:	af00      	add	r7, sp, #0
  405272:	60f8      	str	r0, [r7, #12]
  405274:	60b9      	str	r1, [r7, #8]
  405276:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
  405278:	2300      	movs	r3, #0
  40527a:	617b      	str	r3, [r7, #20]
  40527c:	2305      	movs	r3, #5
  40527e:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
  405280:	4b31      	ldr	r3, [pc, #196]	; (405348 <uxTaskGetSystemState+0xdc>)
  405282:	4798      	blx	r3
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
  405284:	4b31      	ldr	r3, [pc, #196]	; (40534c <uxTaskGetSystemState+0xe0>)
  405286:	681b      	ldr	r3, [r3, #0]
  405288:	68ba      	ldr	r2, [r7, #8]
  40528a:	429a      	cmp	r2, r3
  40528c:	d354      	bcc.n	405338 <uxTaskGetSystemState+0xcc>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
  40528e:	693b      	ldr	r3, [r7, #16]
  405290:	3b01      	subs	r3, #1
  405292:	613b      	str	r3, [r7, #16]
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
  405294:	697b      	ldr	r3, [r7, #20]
  405296:	015b      	lsls	r3, r3, #5
  405298:	68fa      	ldr	r2, [r7, #12]
  40529a:	18d0      	adds	r0, r2, r3
  40529c:	693a      	ldr	r2, [r7, #16]
  40529e:	4613      	mov	r3, r2
  4052a0:	009b      	lsls	r3, r3, #2
  4052a2:	4413      	add	r3, r2
  4052a4:	009b      	lsls	r3, r3, #2
  4052a6:	4a2a      	ldr	r2, [pc, #168]	; (405350 <uxTaskGetSystemState+0xe4>)
  4052a8:	4413      	add	r3, r2
  4052aa:	2201      	movs	r2, #1
  4052ac:	4619      	mov	r1, r3
  4052ae:	4b29      	ldr	r3, [pc, #164]	; (405354 <uxTaskGetSystemState+0xe8>)
  4052b0:	4798      	blx	r3
  4052b2:	4602      	mov	r2, r0
  4052b4:	697b      	ldr	r3, [r7, #20]
  4052b6:	4413      	add	r3, r2
  4052b8:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4052ba:	693b      	ldr	r3, [r7, #16]
  4052bc:	2b00      	cmp	r3, #0
  4052be:	d1e6      	bne.n	40528e <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
  4052c0:	697b      	ldr	r3, [r7, #20]
  4052c2:	015b      	lsls	r3, r3, #5
  4052c4:	68fa      	ldr	r2, [r7, #12]
  4052c6:	18d0      	adds	r0, r2, r3
  4052c8:	4b23      	ldr	r3, [pc, #140]	; (405358 <uxTaskGetSystemState+0xec>)
  4052ca:	681b      	ldr	r3, [r3, #0]
  4052cc:	2202      	movs	r2, #2
  4052ce:	4619      	mov	r1, r3
  4052d0:	4b20      	ldr	r3, [pc, #128]	; (405354 <uxTaskGetSystemState+0xe8>)
  4052d2:	4798      	blx	r3
  4052d4:	4602      	mov	r2, r0
  4052d6:	697b      	ldr	r3, [r7, #20]
  4052d8:	4413      	add	r3, r2
  4052da:	617b      	str	r3, [r7, #20]
				uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
  4052dc:	697b      	ldr	r3, [r7, #20]
  4052de:	015b      	lsls	r3, r3, #5
  4052e0:	68fa      	ldr	r2, [r7, #12]
  4052e2:	18d0      	adds	r0, r2, r3
  4052e4:	4b1d      	ldr	r3, [pc, #116]	; (40535c <uxTaskGetSystemState+0xf0>)
  4052e6:	681b      	ldr	r3, [r3, #0]
  4052e8:	2202      	movs	r2, #2
  4052ea:	4619      	mov	r1, r3
  4052ec:	4b19      	ldr	r3, [pc, #100]	; (405354 <uxTaskGetSystemState+0xe8>)
  4052ee:	4798      	blx	r3
  4052f0:	4602      	mov	r2, r0
  4052f2:	697b      	ldr	r3, [r7, #20]
  4052f4:	4413      	add	r3, r2
  4052f6:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
  4052f8:	697b      	ldr	r3, [r7, #20]
  4052fa:	015b      	lsls	r3, r3, #5
  4052fc:	68fa      	ldr	r2, [r7, #12]
  4052fe:	4413      	add	r3, r2
  405300:	2204      	movs	r2, #4
  405302:	4917      	ldr	r1, [pc, #92]	; (405360 <uxTaskGetSystemState+0xf4>)
  405304:	4618      	mov	r0, r3
  405306:	4b13      	ldr	r3, [pc, #76]	; (405354 <uxTaskGetSystemState+0xe8>)
  405308:	4798      	blx	r3
  40530a:	4602      	mov	r2, r0
  40530c:	697b      	ldr	r3, [r7, #20]
  40530e:	4413      	add	r3, r2
  405310:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTaskWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
  405312:	697b      	ldr	r3, [r7, #20]
  405314:	015b      	lsls	r3, r3, #5
  405316:	68fa      	ldr	r2, [r7, #12]
  405318:	4413      	add	r3, r2
  40531a:	2203      	movs	r2, #3
  40531c:	4911      	ldr	r1, [pc, #68]	; (405364 <uxTaskGetSystemState+0xf8>)
  40531e:	4618      	mov	r0, r3
  405320:	4b0c      	ldr	r3, [pc, #48]	; (405354 <uxTaskGetSystemState+0xe8>)
  405322:	4798      	blx	r3
  405324:	4602      	mov	r2, r0
  405326:	697b      	ldr	r3, [r7, #20]
  405328:	4413      	add	r3, r2
  40532a:	617b      	str	r3, [r7, #20]
						#endif
					}
				}
				#else
				{
					if( pulTotalRunTime != NULL )
  40532c:	687b      	ldr	r3, [r7, #4]
  40532e:	2b00      	cmp	r3, #0
  405330:	d002      	beq.n	405338 <uxTaskGetSystemState+0xcc>
					{
						*pulTotalRunTime = 0;
  405332:	687b      	ldr	r3, [r7, #4]
  405334:	2200      	movs	r2, #0
  405336:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
  405338:	4b0b      	ldr	r3, [pc, #44]	; (405368 <uxTaskGetSystemState+0xfc>)
  40533a:	4798      	blx	r3

		return uxTask;
  40533c:	697b      	ldr	r3, [r7, #20]
	}
  40533e:	4618      	mov	r0, r3
  405340:	3718      	adds	r7, #24
  405342:	46bd      	mov	sp, r7
  405344:	bd80      	pop	{r7, pc}
  405346:	bf00      	nop
  405348:	004050d9 	.word	0x004050d9
  40534c:	2040c708 	.word	0x2040c708
  405350:	2040c634 	.word	0x2040c634
  405354:	00405c51 	.word	0x00405c51
  405358:	2040c6c0 	.word	0x2040c6c0
  40535c:	2040c6c4 	.word	0x2040c6c4
  405360:	2040c6dc 	.word	0x2040c6dc
  405364:	2040c6f4 	.word	0x2040c6f4
  405368:	004050f5 	.word	0x004050f5

0040536c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  40536c:	b580      	push	{r7, lr}
  40536e:	b086      	sub	sp, #24
  405370:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  405372:	2300      	movs	r3, #0
  405374:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405376:	4b56      	ldr	r3, [pc, #344]	; (4054d0 <xTaskIncrementTick+0x164>)
  405378:	681b      	ldr	r3, [r3, #0]
  40537a:	2b00      	cmp	r3, #0
  40537c:	f040 8095 	bne.w	4054aa <xTaskIncrementTick+0x13e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  405380:	4b54      	ldr	r3, [pc, #336]	; (4054d4 <xTaskIncrementTick+0x168>)
  405382:	681b      	ldr	r3, [r3, #0]
  405384:	3301      	adds	r3, #1
  405386:	4a53      	ldr	r2, [pc, #332]	; (4054d4 <xTaskIncrementTick+0x168>)
  405388:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  40538a:	4b52      	ldr	r3, [pc, #328]	; (4054d4 <xTaskIncrementTick+0x168>)
  40538c:	681b      	ldr	r3, [r3, #0]
  40538e:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
  405390:	693b      	ldr	r3, [r7, #16]
  405392:	2b00      	cmp	r3, #0
  405394:	d121      	bne.n	4053da <xTaskIncrementTick+0x6e>
			{
				taskSWITCH_DELAYED_LISTS();
  405396:	4b50      	ldr	r3, [pc, #320]	; (4054d8 <xTaskIncrementTick+0x16c>)
  405398:	681b      	ldr	r3, [r3, #0]
  40539a:	681b      	ldr	r3, [r3, #0]
  40539c:	2b00      	cmp	r3, #0
  40539e:	d00b      	beq.n	4053b8 <xTaskIncrementTick+0x4c>
  4053a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4053a4:	b672      	cpsid	i
  4053a6:	f383 8811 	msr	BASEPRI, r3
  4053aa:	f3bf 8f6f 	isb	sy
  4053ae:	f3bf 8f4f 	dsb	sy
  4053b2:	b662      	cpsie	i
  4053b4:	603b      	str	r3, [r7, #0]
  4053b6:	e7fe      	b.n	4053b6 <xTaskIncrementTick+0x4a>
  4053b8:	4b47      	ldr	r3, [pc, #284]	; (4054d8 <xTaskIncrementTick+0x16c>)
  4053ba:	681b      	ldr	r3, [r3, #0]
  4053bc:	60fb      	str	r3, [r7, #12]
  4053be:	4b47      	ldr	r3, [pc, #284]	; (4054dc <xTaskIncrementTick+0x170>)
  4053c0:	681b      	ldr	r3, [r3, #0]
  4053c2:	4a45      	ldr	r2, [pc, #276]	; (4054d8 <xTaskIncrementTick+0x16c>)
  4053c4:	6013      	str	r3, [r2, #0]
  4053c6:	4a45      	ldr	r2, [pc, #276]	; (4054dc <xTaskIncrementTick+0x170>)
  4053c8:	68fb      	ldr	r3, [r7, #12]
  4053ca:	6013      	str	r3, [r2, #0]
  4053cc:	4b44      	ldr	r3, [pc, #272]	; (4054e0 <xTaskIncrementTick+0x174>)
  4053ce:	681b      	ldr	r3, [r3, #0]
  4053d0:	3301      	adds	r3, #1
  4053d2:	4a43      	ldr	r2, [pc, #268]	; (4054e0 <xTaskIncrementTick+0x174>)
  4053d4:	6013      	str	r3, [r2, #0]
  4053d6:	4b43      	ldr	r3, [pc, #268]	; (4054e4 <xTaskIncrementTick+0x178>)
  4053d8:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  4053da:	4b43      	ldr	r3, [pc, #268]	; (4054e8 <xTaskIncrementTick+0x17c>)
  4053dc:	681b      	ldr	r3, [r3, #0]
  4053de:	693a      	ldr	r2, [r7, #16]
  4053e0:	429a      	cmp	r2, r3
  4053e2:	d34d      	bcc.n	405480 <xTaskIncrementTick+0x114>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4053e4:	4b3c      	ldr	r3, [pc, #240]	; (4054d8 <xTaskIncrementTick+0x16c>)
  4053e6:	681b      	ldr	r3, [r3, #0]
  4053e8:	681b      	ldr	r3, [r3, #0]
  4053ea:	2b00      	cmp	r3, #0
  4053ec:	d101      	bne.n	4053f2 <xTaskIncrementTick+0x86>
  4053ee:	2301      	movs	r3, #1
  4053f0:	e000      	b.n	4053f4 <xTaskIncrementTick+0x88>
  4053f2:	2300      	movs	r3, #0
  4053f4:	2b00      	cmp	r3, #0
  4053f6:	d004      	beq.n	405402 <xTaskIncrementTick+0x96>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  4053f8:	4b3b      	ldr	r3, [pc, #236]	; (4054e8 <xTaskIncrementTick+0x17c>)
  4053fa:	f04f 32ff 	mov.w	r2, #4294967295
  4053fe:	601a      	str	r2, [r3, #0]
						break;
  405400:	e03e      	b.n	405480 <xTaskIncrementTick+0x114>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405402:	4b35      	ldr	r3, [pc, #212]	; (4054d8 <xTaskIncrementTick+0x16c>)
  405404:	681b      	ldr	r3, [r3, #0]
  405406:	68db      	ldr	r3, [r3, #12]
  405408:	68db      	ldr	r3, [r3, #12]
  40540a:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40540c:	68bb      	ldr	r3, [r7, #8]
  40540e:	685b      	ldr	r3, [r3, #4]
  405410:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
  405412:	693a      	ldr	r2, [r7, #16]
  405414:	687b      	ldr	r3, [r7, #4]
  405416:	429a      	cmp	r2, r3
  405418:	d203      	bcs.n	405422 <xTaskIncrementTick+0xb6>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  40541a:	4a33      	ldr	r2, [pc, #204]	; (4054e8 <xTaskIncrementTick+0x17c>)
  40541c:	687b      	ldr	r3, [r7, #4]
  40541e:	6013      	str	r3, [r2, #0]
							break;
  405420:	e02e      	b.n	405480 <xTaskIncrementTick+0x114>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405422:	68bb      	ldr	r3, [r7, #8]
  405424:	3304      	adds	r3, #4
  405426:	4618      	mov	r0, r3
  405428:	4b30      	ldr	r3, [pc, #192]	; (4054ec <xTaskIncrementTick+0x180>)
  40542a:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40542c:	68bb      	ldr	r3, [r7, #8]
  40542e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405430:	2b00      	cmp	r3, #0
  405432:	d004      	beq.n	40543e <xTaskIncrementTick+0xd2>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  405434:	68bb      	ldr	r3, [r7, #8]
  405436:	3318      	adds	r3, #24
  405438:	4618      	mov	r0, r3
  40543a:	4b2c      	ldr	r3, [pc, #176]	; (4054ec <xTaskIncrementTick+0x180>)
  40543c:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  40543e:	68bb      	ldr	r3, [r7, #8]
  405440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405442:	2201      	movs	r2, #1
  405444:	409a      	lsls	r2, r3
  405446:	4b2a      	ldr	r3, [pc, #168]	; (4054f0 <xTaskIncrementTick+0x184>)
  405448:	681b      	ldr	r3, [r3, #0]
  40544a:	4313      	orrs	r3, r2
  40544c:	4a28      	ldr	r2, [pc, #160]	; (4054f0 <xTaskIncrementTick+0x184>)
  40544e:	6013      	str	r3, [r2, #0]
  405450:	68bb      	ldr	r3, [r7, #8]
  405452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405454:	4613      	mov	r3, r2
  405456:	009b      	lsls	r3, r3, #2
  405458:	4413      	add	r3, r2
  40545a:	009b      	lsls	r3, r3, #2
  40545c:	4a25      	ldr	r2, [pc, #148]	; (4054f4 <xTaskIncrementTick+0x188>)
  40545e:	441a      	add	r2, r3
  405460:	68bb      	ldr	r3, [r7, #8]
  405462:	3304      	adds	r3, #4
  405464:	4619      	mov	r1, r3
  405466:	4610      	mov	r0, r2
  405468:	4b23      	ldr	r3, [pc, #140]	; (4054f8 <xTaskIncrementTick+0x18c>)
  40546a:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40546c:	68bb      	ldr	r3, [r7, #8]
  40546e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405470:	4b22      	ldr	r3, [pc, #136]	; (4054fc <xTaskIncrementTick+0x190>)
  405472:	681b      	ldr	r3, [r3, #0]
  405474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405476:	429a      	cmp	r2, r3
  405478:	d3b4      	bcc.n	4053e4 <xTaskIncrementTick+0x78>
							{
								xSwitchRequired = pdTRUE;
  40547a:	2301      	movs	r3, #1
  40547c:	617b      	str	r3, [r7, #20]
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40547e:	e7b1      	b.n	4053e4 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  405480:	4b1e      	ldr	r3, [pc, #120]	; (4054fc <xTaskIncrementTick+0x190>)
  405482:	681b      	ldr	r3, [r3, #0]
  405484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405486:	491b      	ldr	r1, [pc, #108]	; (4054f4 <xTaskIncrementTick+0x188>)
  405488:	4613      	mov	r3, r2
  40548a:	009b      	lsls	r3, r3, #2
  40548c:	4413      	add	r3, r2
  40548e:	009b      	lsls	r3, r3, #2
  405490:	440b      	add	r3, r1
  405492:	681b      	ldr	r3, [r3, #0]
  405494:	2b01      	cmp	r3, #1
  405496:	d901      	bls.n	40549c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
  405498:	2301      	movs	r3, #1
  40549a:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  40549c:	4b18      	ldr	r3, [pc, #96]	; (405500 <xTaskIncrementTick+0x194>)
  40549e:	681b      	ldr	r3, [r3, #0]
  4054a0:	2b00      	cmp	r3, #0
  4054a2:	d109      	bne.n	4054b8 <xTaskIncrementTick+0x14c>
			{
				vApplicationTickHook();
  4054a4:	4b17      	ldr	r3, [pc, #92]	; (405504 <xTaskIncrementTick+0x198>)
  4054a6:	4798      	blx	r3
  4054a8:	e006      	b.n	4054b8 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  4054aa:	4b15      	ldr	r3, [pc, #84]	; (405500 <xTaskIncrementTick+0x194>)
  4054ac:	681b      	ldr	r3, [r3, #0]
  4054ae:	3301      	adds	r3, #1
  4054b0:	4a13      	ldr	r2, [pc, #76]	; (405500 <xTaskIncrementTick+0x194>)
  4054b2:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  4054b4:	4b13      	ldr	r3, [pc, #76]	; (405504 <xTaskIncrementTick+0x198>)
  4054b6:	4798      	blx	r3
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  4054b8:	4b13      	ldr	r3, [pc, #76]	; (405508 <xTaskIncrementTick+0x19c>)
  4054ba:	681b      	ldr	r3, [r3, #0]
  4054bc:	2b00      	cmp	r3, #0
  4054be:	d001      	beq.n	4054c4 <xTaskIncrementTick+0x158>
		{
			xSwitchRequired = pdTRUE;
  4054c0:	2301      	movs	r3, #1
  4054c2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
  4054c4:	697b      	ldr	r3, [r7, #20]
}
  4054c6:	4618      	mov	r0, r3
  4054c8:	3718      	adds	r7, #24
  4054ca:	46bd      	mov	sp, r7
  4054cc:	bd80      	pop	{r7, pc}
  4054ce:	bf00      	nop
  4054d0:	2040c72c 	.word	0x2040c72c
  4054d4:	2040c70c 	.word	0x2040c70c
  4054d8:	2040c6c0 	.word	0x2040c6c0
  4054dc:	2040c6c4 	.word	0x2040c6c4
  4054e0:	2040c720 	.word	0x2040c720
  4054e4:	00405dc9 	.word	0x00405dc9
  4054e8:	2040c728 	.word	0x2040c728
  4054ec:	00403bb5 	.word	0x00403bb5
  4054f0:	2040c710 	.word	0x2040c710
  4054f4:	2040c634 	.word	0x2040c634
  4054f8:	00403afb 	.word	0x00403afb
  4054fc:	2040c630 	.word	0x2040c630
  405500:	2040c718 	.word	0x2040c718
  405504:	00406fc9 	.word	0x00406fc9
  405508:	2040c71c 	.word	0x2040c71c

0040550c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40550c:	b580      	push	{r7, lr}
  40550e:	b088      	sub	sp, #32
  405510:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  405512:	4b3a      	ldr	r3, [pc, #232]	; (4055fc <vTaskSwitchContext+0xf0>)
  405514:	681b      	ldr	r3, [r3, #0]
  405516:	2b00      	cmp	r3, #0
  405518:	d003      	beq.n	405522 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  40551a:	4b39      	ldr	r3, [pc, #228]	; (405600 <vTaskSwitchContext+0xf4>)
  40551c:	2201      	movs	r2, #1
  40551e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
  405520:	e067      	b.n	4055f2 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
  405522:	4b37      	ldr	r3, [pc, #220]	; (405600 <vTaskSwitchContext+0xf4>)
  405524:	2200      	movs	r2, #0
  405526:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  405528:	4b36      	ldr	r3, [pc, #216]	; (405604 <vTaskSwitchContext+0xf8>)
  40552a:	681b      	ldr	r3, [r3, #0]
  40552c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40552e:	61fb      	str	r3, [r7, #28]
  405530:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
  405534:	61bb      	str	r3, [r7, #24]
  405536:	69fb      	ldr	r3, [r7, #28]
  405538:	681a      	ldr	r2, [r3, #0]
  40553a:	69bb      	ldr	r3, [r7, #24]
  40553c:	429a      	cmp	r2, r3
  40553e:	d111      	bne.n	405564 <vTaskSwitchContext+0x58>
  405540:	69fb      	ldr	r3, [r7, #28]
  405542:	3304      	adds	r3, #4
  405544:	681a      	ldr	r2, [r3, #0]
  405546:	69bb      	ldr	r3, [r7, #24]
  405548:	429a      	cmp	r2, r3
  40554a:	d10b      	bne.n	405564 <vTaskSwitchContext+0x58>
  40554c:	69fb      	ldr	r3, [r7, #28]
  40554e:	3308      	adds	r3, #8
  405550:	681a      	ldr	r2, [r3, #0]
  405552:	69bb      	ldr	r3, [r7, #24]
  405554:	429a      	cmp	r2, r3
  405556:	d105      	bne.n	405564 <vTaskSwitchContext+0x58>
  405558:	69fb      	ldr	r3, [r7, #28]
  40555a:	330c      	adds	r3, #12
  40555c:	681a      	ldr	r2, [r3, #0]
  40555e:	69bb      	ldr	r3, [r7, #24]
  405560:	429a      	cmp	r2, r3
  405562:	d008      	beq.n	405576 <vTaskSwitchContext+0x6a>
  405564:	4b27      	ldr	r3, [pc, #156]	; (405604 <vTaskSwitchContext+0xf8>)
  405566:	681a      	ldr	r2, [r3, #0]
  405568:	4b26      	ldr	r3, [pc, #152]	; (405604 <vTaskSwitchContext+0xf8>)
  40556a:	681b      	ldr	r3, [r3, #0]
  40556c:	3334      	adds	r3, #52	; 0x34
  40556e:	4619      	mov	r1, r3
  405570:	4610      	mov	r0, r2
  405572:	4b25      	ldr	r3, [pc, #148]	; (405608 <vTaskSwitchContext+0xfc>)
  405574:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  405576:	4b25      	ldr	r3, [pc, #148]	; (40560c <vTaskSwitchContext+0x100>)
  405578:	681b      	ldr	r3, [r3, #0]
  40557a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40557c:	68fb      	ldr	r3, [r7, #12]
  40557e:	fab3 f383 	clz	r3, r3
  405582:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
  405584:	7afb      	ldrb	r3, [r7, #11]
  405586:	f1c3 031f 	rsb	r3, r3, #31
  40558a:	617b      	str	r3, [r7, #20]
  40558c:	4920      	ldr	r1, [pc, #128]	; (405610 <vTaskSwitchContext+0x104>)
  40558e:	697a      	ldr	r2, [r7, #20]
  405590:	4613      	mov	r3, r2
  405592:	009b      	lsls	r3, r3, #2
  405594:	4413      	add	r3, r2
  405596:	009b      	lsls	r3, r3, #2
  405598:	440b      	add	r3, r1
  40559a:	681b      	ldr	r3, [r3, #0]
  40559c:	2b00      	cmp	r3, #0
  40559e:	d10b      	bne.n	4055b8 <vTaskSwitchContext+0xac>
	__asm volatile
  4055a0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4055a4:	b672      	cpsid	i
  4055a6:	f383 8811 	msr	BASEPRI, r3
  4055aa:	f3bf 8f6f 	isb	sy
  4055ae:	f3bf 8f4f 	dsb	sy
  4055b2:	b662      	cpsie	i
  4055b4:	607b      	str	r3, [r7, #4]
  4055b6:	e7fe      	b.n	4055b6 <vTaskSwitchContext+0xaa>
  4055b8:	697a      	ldr	r2, [r7, #20]
  4055ba:	4613      	mov	r3, r2
  4055bc:	009b      	lsls	r3, r3, #2
  4055be:	4413      	add	r3, r2
  4055c0:	009b      	lsls	r3, r3, #2
  4055c2:	4a13      	ldr	r2, [pc, #76]	; (405610 <vTaskSwitchContext+0x104>)
  4055c4:	4413      	add	r3, r2
  4055c6:	613b      	str	r3, [r7, #16]
  4055c8:	693b      	ldr	r3, [r7, #16]
  4055ca:	685b      	ldr	r3, [r3, #4]
  4055cc:	685a      	ldr	r2, [r3, #4]
  4055ce:	693b      	ldr	r3, [r7, #16]
  4055d0:	605a      	str	r2, [r3, #4]
  4055d2:	693b      	ldr	r3, [r7, #16]
  4055d4:	685a      	ldr	r2, [r3, #4]
  4055d6:	693b      	ldr	r3, [r7, #16]
  4055d8:	3308      	adds	r3, #8
  4055da:	429a      	cmp	r2, r3
  4055dc:	d104      	bne.n	4055e8 <vTaskSwitchContext+0xdc>
  4055de:	693b      	ldr	r3, [r7, #16]
  4055e0:	685b      	ldr	r3, [r3, #4]
  4055e2:	685a      	ldr	r2, [r3, #4]
  4055e4:	693b      	ldr	r3, [r7, #16]
  4055e6:	605a      	str	r2, [r3, #4]
  4055e8:	693b      	ldr	r3, [r7, #16]
  4055ea:	685b      	ldr	r3, [r3, #4]
  4055ec:	68db      	ldr	r3, [r3, #12]
  4055ee:	4a05      	ldr	r2, [pc, #20]	; (405604 <vTaskSwitchContext+0xf8>)
  4055f0:	6013      	str	r3, [r2, #0]
}
  4055f2:	bf00      	nop
  4055f4:	3720      	adds	r7, #32
  4055f6:	46bd      	mov	sp, r7
  4055f8:	bd80      	pop	{r7, pc}
  4055fa:	bf00      	nop
  4055fc:	2040c72c 	.word	0x2040c72c
  405600:	2040c71c 	.word	0x2040c71c
  405604:	2040c630 	.word	0x2040c630
  405608:	00406fa9 	.word	0x00406fa9
  40560c:	2040c710 	.word	0x2040c710
  405610:	2040c634 	.word	0x2040c634

00405614 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  405614:	b580      	push	{r7, lr}
  405616:	b084      	sub	sp, #16
  405618:	af00      	add	r7, sp, #0
  40561a:	6078      	str	r0, [r7, #4]
  40561c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  40561e:	687b      	ldr	r3, [r7, #4]
  405620:	2b00      	cmp	r3, #0
  405622:	d10b      	bne.n	40563c <vTaskPlaceOnEventList+0x28>
  405624:	f04f 0380 	mov.w	r3, #128	; 0x80
  405628:	b672      	cpsid	i
  40562a:	f383 8811 	msr	BASEPRI, r3
  40562e:	f3bf 8f6f 	isb	sy
  405632:	f3bf 8f4f 	dsb	sy
  405636:	b662      	cpsie	i
  405638:	60bb      	str	r3, [r7, #8]
  40563a:	e7fe      	b.n	40563a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40563c:	4b19      	ldr	r3, [pc, #100]	; (4056a4 <vTaskPlaceOnEventList+0x90>)
  40563e:	681b      	ldr	r3, [r3, #0]
  405640:	3318      	adds	r3, #24
  405642:	4619      	mov	r1, r3
  405644:	6878      	ldr	r0, [r7, #4]
  405646:	4b18      	ldr	r3, [pc, #96]	; (4056a8 <vTaskPlaceOnEventList+0x94>)
  405648:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40564a:	4b16      	ldr	r3, [pc, #88]	; (4056a4 <vTaskPlaceOnEventList+0x90>)
  40564c:	681b      	ldr	r3, [r3, #0]
  40564e:	3304      	adds	r3, #4
  405650:	4618      	mov	r0, r3
  405652:	4b16      	ldr	r3, [pc, #88]	; (4056ac <vTaskPlaceOnEventList+0x98>)
  405654:	4798      	blx	r3
  405656:	4603      	mov	r3, r0
  405658:	2b00      	cmp	r3, #0
  40565a:	d10b      	bne.n	405674 <vTaskPlaceOnEventList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40565c:	4b11      	ldr	r3, [pc, #68]	; (4056a4 <vTaskPlaceOnEventList+0x90>)
  40565e:	681b      	ldr	r3, [r3, #0]
  405660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405662:	2201      	movs	r2, #1
  405664:	fa02 f303 	lsl.w	r3, r2, r3
  405668:	43da      	mvns	r2, r3
  40566a:	4b11      	ldr	r3, [pc, #68]	; (4056b0 <vTaskPlaceOnEventList+0x9c>)
  40566c:	681b      	ldr	r3, [r3, #0]
  40566e:	4013      	ands	r3, r2
  405670:	4a0f      	ldr	r2, [pc, #60]	; (4056b0 <vTaskPlaceOnEventList+0x9c>)
  405672:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  405674:	683b      	ldr	r3, [r7, #0]
  405676:	f1b3 3fff 	cmp.w	r3, #4294967295
  40567a:	d107      	bne.n	40568c <vTaskPlaceOnEventList+0x78>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40567c:	4b09      	ldr	r3, [pc, #36]	; (4056a4 <vTaskPlaceOnEventList+0x90>)
  40567e:	681b      	ldr	r3, [r3, #0]
  405680:	3304      	adds	r3, #4
  405682:	4619      	mov	r1, r3
  405684:	480b      	ldr	r0, [pc, #44]	; (4056b4 <vTaskPlaceOnEventList+0xa0>)
  405686:	4b0c      	ldr	r3, [pc, #48]	; (4056b8 <vTaskPlaceOnEventList+0xa4>)
  405688:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
  40568a:	e007      	b.n	40569c <vTaskPlaceOnEventList+0x88>
			xTimeToWake = xTickCount + xTicksToWait;
  40568c:	4b0b      	ldr	r3, [pc, #44]	; (4056bc <vTaskPlaceOnEventList+0xa8>)
  40568e:	681a      	ldr	r2, [r3, #0]
  405690:	683b      	ldr	r3, [r7, #0]
  405692:	4413      	add	r3, r2
  405694:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  405696:	68f8      	ldr	r0, [r7, #12]
  405698:	4b09      	ldr	r3, [pc, #36]	; (4056c0 <vTaskPlaceOnEventList+0xac>)
  40569a:	4798      	blx	r3
}
  40569c:	bf00      	nop
  40569e:	3710      	adds	r7, #16
  4056a0:	46bd      	mov	sp, r7
  4056a2:	bd80      	pop	{r7, pc}
  4056a4:	2040c630 	.word	0x2040c630
  4056a8:	00403b43 	.word	0x00403b43
  4056ac:	00403bb5 	.word	0x00403bb5
  4056b0:	2040c710 	.word	0x2040c710
  4056b4:	2040c6f4 	.word	0x2040c6f4
  4056b8:	00403afb 	.word	0x00403afb
  4056bc:	2040c70c 	.word	0x2040c70c
  4056c0:	00405b69 	.word	0x00405b69

004056c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  4056c4:	b580      	push	{r7, lr}
  4056c6:	b086      	sub	sp, #24
  4056c8:	af00      	add	r7, sp, #0
  4056ca:	60f8      	str	r0, [r7, #12]
  4056cc:	60b9      	str	r1, [r7, #8]
  4056ce:	607a      	str	r2, [r7, #4]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  4056d0:	68fb      	ldr	r3, [r7, #12]
  4056d2:	2b00      	cmp	r3, #0
  4056d4:	d10b      	bne.n	4056ee <vTaskPlaceOnEventListRestricted+0x2a>
  4056d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4056da:	b672      	cpsid	i
  4056dc:	f383 8811 	msr	BASEPRI, r3
  4056e0:	f3bf 8f6f 	isb	sy
  4056e4:	f3bf 8f4f 	dsb	sy
  4056e8:	b662      	cpsie	i
  4056ea:	613b      	str	r3, [r7, #16]
  4056ec:	e7fe      	b.n	4056ec <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4056ee:	4b19      	ldr	r3, [pc, #100]	; (405754 <vTaskPlaceOnEventListRestricted+0x90>)
  4056f0:	681b      	ldr	r3, [r3, #0]
  4056f2:	3318      	adds	r3, #24
  4056f4:	4619      	mov	r1, r3
  4056f6:	68f8      	ldr	r0, [r7, #12]
  4056f8:	4b17      	ldr	r3, [pc, #92]	; (405758 <vTaskPlaceOnEventListRestricted+0x94>)
  4056fa:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4056fc:	4b15      	ldr	r3, [pc, #84]	; (405754 <vTaskPlaceOnEventListRestricted+0x90>)
  4056fe:	681b      	ldr	r3, [r3, #0]
  405700:	3304      	adds	r3, #4
  405702:	4618      	mov	r0, r3
  405704:	4b15      	ldr	r3, [pc, #84]	; (40575c <vTaskPlaceOnEventListRestricted+0x98>)
  405706:	4798      	blx	r3
  405708:	4603      	mov	r3, r0
  40570a:	2b00      	cmp	r3, #0
  40570c:	d10b      	bne.n	405726 <vTaskPlaceOnEventListRestricted+0x62>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40570e:	4b11      	ldr	r3, [pc, #68]	; (405754 <vTaskPlaceOnEventListRestricted+0x90>)
  405710:	681b      	ldr	r3, [r3, #0]
  405712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405714:	2201      	movs	r2, #1
  405716:	fa02 f303 	lsl.w	r3, r2, r3
  40571a:	43da      	mvns	r2, r3
  40571c:	4b10      	ldr	r3, [pc, #64]	; (405760 <vTaskPlaceOnEventListRestricted+0x9c>)
  40571e:	681b      	ldr	r3, [r3, #0]
  405720:	4013      	ands	r3, r2
  405722:	4a0f      	ldr	r2, [pc, #60]	; (405760 <vTaskPlaceOnEventListRestricted+0x9c>)
  405724:	6013      	str	r3, [r2, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  405726:	687b      	ldr	r3, [r7, #4]
  405728:	2b01      	cmp	r3, #1
  40572a:	d107      	bne.n	40573c <vTaskPlaceOnEventListRestricted+0x78>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40572c:	4b09      	ldr	r3, [pc, #36]	; (405754 <vTaskPlaceOnEventListRestricted+0x90>)
  40572e:	681b      	ldr	r3, [r3, #0]
  405730:	3304      	adds	r3, #4
  405732:	4619      	mov	r1, r3
  405734:	480b      	ldr	r0, [pc, #44]	; (405764 <vTaskPlaceOnEventListRestricted+0xa0>)
  405736:	4b08      	ldr	r3, [pc, #32]	; (405758 <vTaskPlaceOnEventListRestricted+0x94>)
  405738:	4798      	blx	r3
			/* Remove compiler warnings when INCLUDE_vTaskSuspend() is not
			defined. */
			( void ) xWaitIndefinitely;
		}
		#endif
	}
  40573a:	e007      	b.n	40574c <vTaskPlaceOnEventListRestricted+0x88>
				xTimeToWake = xTickCount + xTicksToWait;
  40573c:	4b0a      	ldr	r3, [pc, #40]	; (405768 <vTaskPlaceOnEventListRestricted+0xa4>)
  40573e:	681a      	ldr	r2, [r3, #0]
  405740:	68bb      	ldr	r3, [r7, #8]
  405742:	4413      	add	r3, r2
  405744:	617b      	str	r3, [r7, #20]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  405746:	6978      	ldr	r0, [r7, #20]
  405748:	4b08      	ldr	r3, [pc, #32]	; (40576c <vTaskPlaceOnEventListRestricted+0xa8>)
  40574a:	4798      	blx	r3
	}
  40574c:	bf00      	nop
  40574e:	3718      	adds	r7, #24
  405750:	46bd      	mov	sp, r7
  405752:	bd80      	pop	{r7, pc}
  405754:	2040c630 	.word	0x2040c630
  405758:	00403afb 	.word	0x00403afb
  40575c:	00403bb5 	.word	0x00403bb5
  405760:	2040c710 	.word	0x2040c710
  405764:	2040c6f4 	.word	0x2040c6f4
  405768:	2040c70c 	.word	0x2040c70c
  40576c:	00405b69 	.word	0x00405b69

00405770 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  405770:	b580      	push	{r7, lr}
  405772:	b086      	sub	sp, #24
  405774:	af00      	add	r7, sp, #0
  405776:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  405778:	687b      	ldr	r3, [r7, #4]
  40577a:	68db      	ldr	r3, [r3, #12]
  40577c:	68db      	ldr	r3, [r3, #12]
  40577e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
  405780:	693b      	ldr	r3, [r7, #16]
  405782:	2b00      	cmp	r3, #0
  405784:	d10b      	bne.n	40579e <xTaskRemoveFromEventList+0x2e>
  405786:	f04f 0380 	mov.w	r3, #128	; 0x80
  40578a:	b672      	cpsid	i
  40578c:	f383 8811 	msr	BASEPRI, r3
  405790:	f3bf 8f6f 	isb	sy
  405794:	f3bf 8f4f 	dsb	sy
  405798:	b662      	cpsie	i
  40579a:	60fb      	str	r3, [r7, #12]
  40579c:	e7fe      	b.n	40579c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40579e:	693b      	ldr	r3, [r7, #16]
  4057a0:	3318      	adds	r3, #24
  4057a2:	4618      	mov	r0, r3
  4057a4:	4b1e      	ldr	r3, [pc, #120]	; (405820 <xTaskRemoveFromEventList+0xb0>)
  4057a6:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4057a8:	4b1e      	ldr	r3, [pc, #120]	; (405824 <xTaskRemoveFromEventList+0xb4>)
  4057aa:	681b      	ldr	r3, [r3, #0]
  4057ac:	2b00      	cmp	r3, #0
  4057ae:	d11c      	bne.n	4057ea <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4057b0:	693b      	ldr	r3, [r7, #16]
  4057b2:	3304      	adds	r3, #4
  4057b4:	4618      	mov	r0, r3
  4057b6:	4b1a      	ldr	r3, [pc, #104]	; (405820 <xTaskRemoveFromEventList+0xb0>)
  4057b8:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4057ba:	693b      	ldr	r3, [r7, #16]
  4057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4057be:	2201      	movs	r2, #1
  4057c0:	409a      	lsls	r2, r3
  4057c2:	4b19      	ldr	r3, [pc, #100]	; (405828 <xTaskRemoveFromEventList+0xb8>)
  4057c4:	681b      	ldr	r3, [r3, #0]
  4057c6:	4313      	orrs	r3, r2
  4057c8:	4a17      	ldr	r2, [pc, #92]	; (405828 <xTaskRemoveFromEventList+0xb8>)
  4057ca:	6013      	str	r3, [r2, #0]
  4057cc:	693b      	ldr	r3, [r7, #16]
  4057ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4057d0:	4613      	mov	r3, r2
  4057d2:	009b      	lsls	r3, r3, #2
  4057d4:	4413      	add	r3, r2
  4057d6:	009b      	lsls	r3, r3, #2
  4057d8:	4a14      	ldr	r2, [pc, #80]	; (40582c <xTaskRemoveFromEventList+0xbc>)
  4057da:	441a      	add	r2, r3
  4057dc:	693b      	ldr	r3, [r7, #16]
  4057de:	3304      	adds	r3, #4
  4057e0:	4619      	mov	r1, r3
  4057e2:	4610      	mov	r0, r2
  4057e4:	4b12      	ldr	r3, [pc, #72]	; (405830 <xTaskRemoveFromEventList+0xc0>)
  4057e6:	4798      	blx	r3
  4057e8:	e005      	b.n	4057f6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4057ea:	693b      	ldr	r3, [r7, #16]
  4057ec:	3318      	adds	r3, #24
  4057ee:	4619      	mov	r1, r3
  4057f0:	4810      	ldr	r0, [pc, #64]	; (405834 <xTaskRemoveFromEventList+0xc4>)
  4057f2:	4b0f      	ldr	r3, [pc, #60]	; (405830 <xTaskRemoveFromEventList+0xc0>)
  4057f4:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4057f6:	693b      	ldr	r3, [r7, #16]
  4057f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4057fa:	4b0f      	ldr	r3, [pc, #60]	; (405838 <xTaskRemoveFromEventList+0xc8>)
  4057fc:	681b      	ldr	r3, [r3, #0]
  4057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405800:	429a      	cmp	r2, r3
  405802:	d905      	bls.n	405810 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
  405804:	2301      	movs	r3, #1
  405806:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  405808:	4b0c      	ldr	r3, [pc, #48]	; (40583c <xTaskRemoveFromEventList+0xcc>)
  40580a:	2201      	movs	r2, #1
  40580c:	601a      	str	r2, [r3, #0]
  40580e:	e001      	b.n	405814 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
  405810:	2300      	movs	r3, #0
  405812:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
  405814:	697b      	ldr	r3, [r7, #20]
}
  405816:	4618      	mov	r0, r3
  405818:	3718      	adds	r7, #24
  40581a:	46bd      	mov	sp, r7
  40581c:	bd80      	pop	{r7, pc}
  40581e:	bf00      	nop
  405820:	00403bb5 	.word	0x00403bb5
  405824:	2040c72c 	.word	0x2040c72c
  405828:	2040c710 	.word	0x2040c710
  40582c:	2040c634 	.word	0x2040c634
  405830:	00403afb 	.word	0x00403afb
  405834:	2040c6c8 	.word	0x2040c6c8
  405838:	2040c630 	.word	0x2040c630
  40583c:	2040c71c 	.word	0x2040c71c

00405840 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
  405840:	b480      	push	{r7}
  405842:	b085      	sub	sp, #20
  405844:	af00      	add	r7, sp, #0
  405846:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  405848:	687b      	ldr	r3, [r7, #4]
  40584a:	2b00      	cmp	r3, #0
  40584c:	d10b      	bne.n	405866 <vTaskSetTimeOutState+0x26>
  40584e:	f04f 0380 	mov.w	r3, #128	; 0x80
  405852:	b672      	cpsid	i
  405854:	f383 8811 	msr	BASEPRI, r3
  405858:	f3bf 8f6f 	isb	sy
  40585c:	f3bf 8f4f 	dsb	sy
  405860:	b662      	cpsie	i
  405862:	60fb      	str	r3, [r7, #12]
  405864:	e7fe      	b.n	405864 <vTaskSetTimeOutState+0x24>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  405866:	4b07      	ldr	r3, [pc, #28]	; (405884 <vTaskSetTimeOutState+0x44>)
  405868:	681a      	ldr	r2, [r3, #0]
  40586a:	687b      	ldr	r3, [r7, #4]
  40586c:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40586e:	4b06      	ldr	r3, [pc, #24]	; (405888 <vTaskSetTimeOutState+0x48>)
  405870:	681a      	ldr	r2, [r3, #0]
  405872:	687b      	ldr	r3, [r7, #4]
  405874:	605a      	str	r2, [r3, #4]
}
  405876:	bf00      	nop
  405878:	3714      	adds	r7, #20
  40587a:	46bd      	mov	sp, r7
  40587c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405880:	4770      	bx	lr
  405882:	bf00      	nop
  405884:	2040c720 	.word	0x2040c720
  405888:	2040c70c 	.word	0x2040c70c

0040588c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  40588c:	b580      	push	{r7, lr}
  40588e:	b086      	sub	sp, #24
  405890:	af00      	add	r7, sp, #0
  405892:	6078      	str	r0, [r7, #4]
  405894:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  405896:	687b      	ldr	r3, [r7, #4]
  405898:	2b00      	cmp	r3, #0
  40589a:	d10b      	bne.n	4058b4 <xTaskCheckForTimeOut+0x28>
  40589c:	f04f 0380 	mov.w	r3, #128	; 0x80
  4058a0:	b672      	cpsid	i
  4058a2:	f383 8811 	msr	BASEPRI, r3
  4058a6:	f3bf 8f6f 	isb	sy
  4058aa:	f3bf 8f4f 	dsb	sy
  4058ae:	b662      	cpsie	i
  4058b0:	60fb      	str	r3, [r7, #12]
  4058b2:	e7fe      	b.n	4058b2 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
  4058b4:	683b      	ldr	r3, [r7, #0]
  4058b6:	2b00      	cmp	r3, #0
  4058b8:	d10b      	bne.n	4058d2 <xTaskCheckForTimeOut+0x46>
  4058ba:	f04f 0380 	mov.w	r3, #128	; 0x80
  4058be:	b672      	cpsid	i
  4058c0:	f383 8811 	msr	BASEPRI, r3
  4058c4:	f3bf 8f6f 	isb	sy
  4058c8:	f3bf 8f4f 	dsb	sy
  4058cc:	b662      	cpsie	i
  4058ce:	60bb      	str	r3, [r7, #8]
  4058d0:	e7fe      	b.n	4058d0 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
  4058d2:	4b1d      	ldr	r3, [pc, #116]	; (405948 <xTaskCheckForTimeOut+0xbc>)
  4058d4:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  4058d6:	4b1d      	ldr	r3, [pc, #116]	; (40594c <xTaskCheckForTimeOut+0xc0>)
  4058d8:	681b      	ldr	r3, [r3, #0]
  4058da:	613b      	str	r3, [r7, #16]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4058dc:	683b      	ldr	r3, [r7, #0]
  4058de:	681b      	ldr	r3, [r3, #0]
  4058e0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4058e4:	d102      	bne.n	4058ec <xTaskCheckForTimeOut+0x60>
			{
				xReturn = pdFALSE;
  4058e6:	2300      	movs	r3, #0
  4058e8:	617b      	str	r3, [r7, #20]
  4058ea:	e026      	b.n	40593a <xTaskCheckForTimeOut+0xae>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4058ec:	687b      	ldr	r3, [r7, #4]
  4058ee:	681a      	ldr	r2, [r3, #0]
  4058f0:	4b17      	ldr	r3, [pc, #92]	; (405950 <xTaskCheckForTimeOut+0xc4>)
  4058f2:	681b      	ldr	r3, [r3, #0]
  4058f4:	429a      	cmp	r2, r3
  4058f6:	d007      	beq.n	405908 <xTaskCheckForTimeOut+0x7c>
  4058f8:	687b      	ldr	r3, [r7, #4]
  4058fa:	685a      	ldr	r2, [r3, #4]
  4058fc:	693b      	ldr	r3, [r7, #16]
  4058fe:	429a      	cmp	r2, r3
  405900:	d802      	bhi.n	405908 <xTaskCheckForTimeOut+0x7c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  405902:	2301      	movs	r3, #1
  405904:	617b      	str	r3, [r7, #20]
  405906:	e018      	b.n	40593a <xTaskCheckForTimeOut+0xae>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  405908:	687b      	ldr	r3, [r7, #4]
  40590a:	685b      	ldr	r3, [r3, #4]
  40590c:	693a      	ldr	r2, [r7, #16]
  40590e:	1ad2      	subs	r2, r2, r3
  405910:	683b      	ldr	r3, [r7, #0]
  405912:	681b      	ldr	r3, [r3, #0]
  405914:	429a      	cmp	r2, r3
  405916:	d20e      	bcs.n	405936 <xTaskCheckForTimeOut+0xaa>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  405918:	683b      	ldr	r3, [r7, #0]
  40591a:	681a      	ldr	r2, [r3, #0]
  40591c:	687b      	ldr	r3, [r7, #4]
  40591e:	6859      	ldr	r1, [r3, #4]
  405920:	693b      	ldr	r3, [r7, #16]
  405922:	1acb      	subs	r3, r1, r3
  405924:	441a      	add	r2, r3
  405926:	683b      	ldr	r3, [r7, #0]
  405928:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40592a:	6878      	ldr	r0, [r7, #4]
  40592c:	4b09      	ldr	r3, [pc, #36]	; (405954 <xTaskCheckForTimeOut+0xc8>)
  40592e:	4798      	blx	r3
			xReturn = pdFALSE;
  405930:	2300      	movs	r3, #0
  405932:	617b      	str	r3, [r7, #20]
  405934:	e001      	b.n	40593a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			xReturn = pdTRUE;
  405936:	2301      	movs	r3, #1
  405938:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
  40593a:	4b07      	ldr	r3, [pc, #28]	; (405958 <xTaskCheckForTimeOut+0xcc>)
  40593c:	4798      	blx	r3

	return xReturn;
  40593e:	697b      	ldr	r3, [r7, #20]
}
  405940:	4618      	mov	r0, r3
  405942:	3718      	adds	r7, #24
  405944:	46bd      	mov	sp, r7
  405946:	bd80      	pop	{r7, pc}
  405948:	00403de1 	.word	0x00403de1
  40594c:	2040c70c 	.word	0x2040c70c
  405950:	2040c720 	.word	0x2040c720
  405954:	00405841 	.word	0x00405841
  405958:	00403e45 	.word	0x00403e45

0040595c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  40595c:	b480      	push	{r7}
  40595e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
  405960:	4b03      	ldr	r3, [pc, #12]	; (405970 <vTaskMissedYield+0x14>)
  405962:	2201      	movs	r2, #1
  405964:	601a      	str	r2, [r3, #0]
}
  405966:	bf00      	nop
  405968:	46bd      	mov	sp, r7
  40596a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40596e:	4770      	bx	lr
  405970:	2040c71c 	.word	0x2040c71c

00405974 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  405974:	b580      	push	{r7, lr}
  405976:	b082      	sub	sp, #8
  405978:	af00      	add	r7, sp, #0
  40597a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  40597c:	4b07      	ldr	r3, [pc, #28]	; (40599c <prvIdleTask+0x28>)
  40597e:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  405980:	4b07      	ldr	r3, [pc, #28]	; (4059a0 <prvIdleTask+0x2c>)
  405982:	681b      	ldr	r3, [r3, #0]
  405984:	2b01      	cmp	r3, #1
  405986:	d9f9      	bls.n	40597c <prvIdleTask+0x8>
			{
				taskYIELD();
  405988:	4b06      	ldr	r3, [pc, #24]	; (4059a4 <prvIdleTask+0x30>)
  40598a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40598e:	601a      	str	r2, [r3, #0]
  405990:	f3bf 8f4f 	dsb	sy
  405994:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
  405998:	e7f0      	b.n	40597c <prvIdleTask+0x8>
  40599a:	bf00      	nop
  40599c:	00405ad9 	.word	0x00405ad9
  4059a0:	2040c634 	.word	0x2040c634
  4059a4:	e000ed04 	.word	0xe000ed04

004059a8 <prvInitialiseTCBVariables>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  4059a8:	b580      	push	{r7, lr}
  4059aa:	b086      	sub	sp, #24
  4059ac:	af00      	add	r7, sp, #0
  4059ae:	60f8      	str	r0, [r7, #12]
  4059b0:	60b9      	str	r1, [r7, #8]
  4059b2:	607a      	str	r2, [r7, #4]
  4059b4:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4059b6:	2300      	movs	r3, #0
  4059b8:	617b      	str	r3, [r7, #20]
  4059ba:	e012      	b.n	4059e2 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4059bc:	68ba      	ldr	r2, [r7, #8]
  4059be:	697b      	ldr	r3, [r7, #20]
  4059c0:	4413      	add	r3, r2
  4059c2:	7819      	ldrb	r1, [r3, #0]
  4059c4:	68fa      	ldr	r2, [r7, #12]
  4059c6:	697b      	ldr	r3, [r7, #20]
  4059c8:	4413      	add	r3, r2
  4059ca:	3334      	adds	r3, #52	; 0x34
  4059cc:	460a      	mov	r2, r1
  4059ce:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  4059d0:	68ba      	ldr	r2, [r7, #8]
  4059d2:	697b      	ldr	r3, [r7, #20]
  4059d4:	4413      	add	r3, r2
  4059d6:	781b      	ldrb	r3, [r3, #0]
  4059d8:	2b00      	cmp	r3, #0
  4059da:	d006      	beq.n	4059ea <prvInitialiseTCBVariables+0x42>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4059dc:	697b      	ldr	r3, [r7, #20]
  4059de:	3301      	adds	r3, #1
  4059e0:	617b      	str	r3, [r7, #20]
  4059e2:	697b      	ldr	r3, [r7, #20]
  4059e4:	2b09      	cmp	r3, #9
  4059e6:	d9e9      	bls.n	4059bc <prvInitialiseTCBVariables+0x14>
  4059e8:	e000      	b.n	4059ec <prvInitialiseTCBVariables+0x44>
		{
			break;
  4059ea:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4059ec:	68fb      	ldr	r3, [r7, #12]
  4059ee:	2200      	movs	r2, #0
  4059f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
  4059f4:	687b      	ldr	r3, [r7, #4]
  4059f6:	2b04      	cmp	r3, #4
  4059f8:	d901      	bls.n	4059fe <prvInitialiseTCBVariables+0x56>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
  4059fa:	2304      	movs	r3, #4
  4059fc:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  4059fe:	68fb      	ldr	r3, [r7, #12]
  405a00:	687a      	ldr	r2, [r7, #4]
  405a02:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  405a04:	68fb      	ldr	r3, [r7, #12]
  405a06:	687a      	ldr	r2, [r7, #4]
  405a08:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  405a0a:	68fb      	ldr	r3, [r7, #12]
  405a0c:	2200      	movs	r2, #0
  405a0e:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  405a10:	68fb      	ldr	r3, [r7, #12]
  405a12:	3304      	adds	r3, #4
  405a14:	4618      	mov	r0, r3
  405a16:	4b0e      	ldr	r3, [pc, #56]	; (405a50 <prvInitialiseTCBVariables+0xa8>)
  405a18:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  405a1a:	68fb      	ldr	r3, [r7, #12]
  405a1c:	3318      	adds	r3, #24
  405a1e:	4618      	mov	r0, r3
  405a20:	4b0b      	ldr	r3, [pc, #44]	; (405a50 <prvInitialiseTCBVariables+0xa8>)
  405a22:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  405a24:	68fb      	ldr	r3, [r7, #12]
  405a26:	68fa      	ldr	r2, [r7, #12]
  405a28:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405a2a:	687b      	ldr	r3, [r7, #4]
  405a2c:	f1c3 0205 	rsb	r2, r3, #5
  405a30:	68fb      	ldr	r3, [r7, #12]
  405a32:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  405a34:	68fb      	ldr	r3, [r7, #12]
  405a36:	68fa      	ldr	r2, [r7, #12]
  405a38:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  405a3a:	68fb      	ldr	r3, [r7, #12]
  405a3c:	2200      	movs	r2, #0
  405a3e:	651a      	str	r2, [r3, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  405a40:	68fb      	ldr	r3, [r7, #12]
  405a42:	2200      	movs	r2, #0
  405a44:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
  405a48:	bf00      	nop
  405a4a:	3718      	adds	r7, #24
  405a4c:	46bd      	mov	sp, r7
  405a4e:	bd80      	pop	{r7, pc}
  405a50:	00403ae1 	.word	0x00403ae1

00405a54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
  405a54:	b580      	push	{r7, lr}
  405a56:	b082      	sub	sp, #8
  405a58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  405a5a:	2300      	movs	r3, #0
  405a5c:	607b      	str	r3, [r7, #4]
  405a5e:	e00c      	b.n	405a7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  405a60:	687a      	ldr	r2, [r7, #4]
  405a62:	4613      	mov	r3, r2
  405a64:	009b      	lsls	r3, r3, #2
  405a66:	4413      	add	r3, r2
  405a68:	009b      	lsls	r3, r3, #2
  405a6a:	4a12      	ldr	r2, [pc, #72]	; (405ab4 <prvInitialiseTaskLists+0x60>)
  405a6c:	4413      	add	r3, r2
  405a6e:	4618      	mov	r0, r3
  405a70:	4b11      	ldr	r3, [pc, #68]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a72:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  405a74:	687b      	ldr	r3, [r7, #4]
  405a76:	3301      	adds	r3, #1
  405a78:	607b      	str	r3, [r7, #4]
  405a7a:	687b      	ldr	r3, [r7, #4]
  405a7c:	2b04      	cmp	r3, #4
  405a7e:	d9ef      	bls.n	405a60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
  405a80:	480e      	ldr	r0, [pc, #56]	; (405abc <prvInitialiseTaskLists+0x68>)
  405a82:	4b0d      	ldr	r3, [pc, #52]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a84:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
  405a86:	480e      	ldr	r0, [pc, #56]	; (405ac0 <prvInitialiseTaskLists+0x6c>)
  405a88:	4b0b      	ldr	r3, [pc, #44]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a8a:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
  405a8c:	480d      	ldr	r0, [pc, #52]	; (405ac4 <prvInitialiseTaskLists+0x70>)
  405a8e:	4b0a      	ldr	r3, [pc, #40]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a90:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  405a92:	480d      	ldr	r0, [pc, #52]	; (405ac8 <prvInitialiseTaskLists+0x74>)
  405a94:	4b08      	ldr	r3, [pc, #32]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a96:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  405a98:	480c      	ldr	r0, [pc, #48]	; (405acc <prvInitialiseTaskLists+0x78>)
  405a9a:	4b07      	ldr	r3, [pc, #28]	; (405ab8 <prvInitialiseTaskLists+0x64>)
  405a9c:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  405a9e:	4b0c      	ldr	r3, [pc, #48]	; (405ad0 <prvInitialiseTaskLists+0x7c>)
  405aa0:	4a06      	ldr	r2, [pc, #24]	; (405abc <prvInitialiseTaskLists+0x68>)
  405aa2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  405aa4:	4b0b      	ldr	r3, [pc, #44]	; (405ad4 <prvInitialiseTaskLists+0x80>)
  405aa6:	4a06      	ldr	r2, [pc, #24]	; (405ac0 <prvInitialiseTaskLists+0x6c>)
  405aa8:	601a      	str	r2, [r3, #0]
}
  405aaa:	bf00      	nop
  405aac:	3708      	adds	r7, #8
  405aae:	46bd      	mov	sp, r7
  405ab0:	bd80      	pop	{r7, pc}
  405ab2:	bf00      	nop
  405ab4:	2040c634 	.word	0x2040c634
  405ab8:	00403aa1 	.word	0x00403aa1
  405abc:	2040c698 	.word	0x2040c698
  405ac0:	2040c6ac 	.word	0x2040c6ac
  405ac4:	2040c6c8 	.word	0x2040c6c8
  405ac8:	2040c6dc 	.word	0x2040c6dc
  405acc:	2040c6f4 	.word	0x2040c6f4
  405ad0:	2040c6c0 	.word	0x2040c6c0
  405ad4:	2040c6c4 	.word	0x2040c6c4

00405ad8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  405ad8:	b580      	push	{r7, lr}
  405ada:	b082      	sub	sp, #8
  405adc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  405ade:	e028      	b.n	405b32 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  405ae0:	4b18      	ldr	r3, [pc, #96]	; (405b44 <prvCheckTasksWaitingTermination+0x6c>)
  405ae2:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  405ae4:	4b18      	ldr	r3, [pc, #96]	; (405b48 <prvCheckTasksWaitingTermination+0x70>)
  405ae6:	681b      	ldr	r3, [r3, #0]
  405ae8:	2b00      	cmp	r3, #0
  405aea:	bf0c      	ite	eq
  405aec:	2301      	moveq	r3, #1
  405aee:	2300      	movne	r3, #0
  405af0:	b2db      	uxtb	r3, r3
  405af2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
  405af4:	4b15      	ldr	r3, [pc, #84]	; (405b4c <prvCheckTasksWaitingTermination+0x74>)
  405af6:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  405af8:	687b      	ldr	r3, [r7, #4]
  405afa:	2b00      	cmp	r3, #0
  405afc:	d119      	bne.n	405b32 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  405afe:	4b14      	ldr	r3, [pc, #80]	; (405b50 <prvCheckTasksWaitingTermination+0x78>)
  405b00:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  405b02:	4b11      	ldr	r3, [pc, #68]	; (405b48 <prvCheckTasksWaitingTermination+0x70>)
  405b04:	68db      	ldr	r3, [r3, #12]
  405b06:	68db      	ldr	r3, [r3, #12]
  405b08:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  405b0a:	683b      	ldr	r3, [r7, #0]
  405b0c:	3304      	adds	r3, #4
  405b0e:	4618      	mov	r0, r3
  405b10:	4b10      	ldr	r3, [pc, #64]	; (405b54 <prvCheckTasksWaitingTermination+0x7c>)
  405b12:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  405b14:	4b10      	ldr	r3, [pc, #64]	; (405b58 <prvCheckTasksWaitingTermination+0x80>)
  405b16:	681b      	ldr	r3, [r3, #0]
  405b18:	3b01      	subs	r3, #1
  405b1a:	4a0f      	ldr	r2, [pc, #60]	; (405b58 <prvCheckTasksWaitingTermination+0x80>)
  405b1c:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  405b1e:	4b0f      	ldr	r3, [pc, #60]	; (405b5c <prvCheckTasksWaitingTermination+0x84>)
  405b20:	681b      	ldr	r3, [r3, #0]
  405b22:	3b01      	subs	r3, #1
  405b24:	4a0d      	ldr	r2, [pc, #52]	; (405b5c <prvCheckTasksWaitingTermination+0x84>)
  405b26:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  405b28:	4b0d      	ldr	r3, [pc, #52]	; (405b60 <prvCheckTasksWaitingTermination+0x88>)
  405b2a:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  405b2c:	6838      	ldr	r0, [r7, #0]
  405b2e:	4b0d      	ldr	r3, [pc, #52]	; (405b64 <prvCheckTasksWaitingTermination+0x8c>)
  405b30:	4798      	blx	r3
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  405b32:	4b0a      	ldr	r3, [pc, #40]	; (405b5c <prvCheckTasksWaitingTermination+0x84>)
  405b34:	681b      	ldr	r3, [r3, #0]
  405b36:	2b00      	cmp	r3, #0
  405b38:	d1d2      	bne.n	405ae0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
  405b3a:	bf00      	nop
  405b3c:	3708      	adds	r7, #8
  405b3e:	46bd      	mov	sp, r7
  405b40:	bd80      	pop	{r7, pc}
  405b42:	bf00      	nop
  405b44:	004050d9 	.word	0x004050d9
  405b48:	2040c6dc 	.word	0x2040c6dc
  405b4c:	004050f5 	.word	0x004050f5
  405b50:	00403de1 	.word	0x00403de1
  405b54:	00403bb5 	.word	0x00403bb5
  405b58:	2040c708 	.word	0x2040c708
  405b5c:	2040c6f0 	.word	0x2040c6f0
  405b60:	00403e45 	.word	0x00403e45
  405b64:	00405da5 	.word	0x00405da5

00405b68 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  405b68:	b580      	push	{r7, lr}
  405b6a:	b082      	sub	sp, #8
  405b6c:	af00      	add	r7, sp, #0
  405b6e:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  405b70:	4b13      	ldr	r3, [pc, #76]	; (405bc0 <prvAddCurrentTaskToDelayedList+0x58>)
  405b72:	681b      	ldr	r3, [r3, #0]
  405b74:	687a      	ldr	r2, [r7, #4]
  405b76:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  405b78:	4b12      	ldr	r3, [pc, #72]	; (405bc4 <prvAddCurrentTaskToDelayedList+0x5c>)
  405b7a:	681b      	ldr	r3, [r3, #0]
  405b7c:	687a      	ldr	r2, [r7, #4]
  405b7e:	429a      	cmp	r2, r3
  405b80:	d209      	bcs.n	405b96 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405b82:	4b11      	ldr	r3, [pc, #68]	; (405bc8 <prvAddCurrentTaskToDelayedList+0x60>)
  405b84:	681a      	ldr	r2, [r3, #0]
  405b86:	4b0e      	ldr	r3, [pc, #56]	; (405bc0 <prvAddCurrentTaskToDelayedList+0x58>)
  405b88:	681b      	ldr	r3, [r3, #0]
  405b8a:	3304      	adds	r3, #4
  405b8c:	4619      	mov	r1, r3
  405b8e:	4610      	mov	r0, r2
  405b90:	4b0e      	ldr	r3, [pc, #56]	; (405bcc <prvAddCurrentTaskToDelayedList+0x64>)
  405b92:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
  405b94:	e010      	b.n	405bb8 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  405b96:	4b0e      	ldr	r3, [pc, #56]	; (405bd0 <prvAddCurrentTaskToDelayedList+0x68>)
  405b98:	681a      	ldr	r2, [r3, #0]
  405b9a:	4b09      	ldr	r3, [pc, #36]	; (405bc0 <prvAddCurrentTaskToDelayedList+0x58>)
  405b9c:	681b      	ldr	r3, [r3, #0]
  405b9e:	3304      	adds	r3, #4
  405ba0:	4619      	mov	r1, r3
  405ba2:	4610      	mov	r0, r2
  405ba4:	4b09      	ldr	r3, [pc, #36]	; (405bcc <prvAddCurrentTaskToDelayedList+0x64>)
  405ba6:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  405ba8:	4b0a      	ldr	r3, [pc, #40]	; (405bd4 <prvAddCurrentTaskToDelayedList+0x6c>)
  405baa:	681b      	ldr	r3, [r3, #0]
  405bac:	687a      	ldr	r2, [r7, #4]
  405bae:	429a      	cmp	r2, r3
  405bb0:	d202      	bcs.n	405bb8 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
  405bb2:	4a08      	ldr	r2, [pc, #32]	; (405bd4 <prvAddCurrentTaskToDelayedList+0x6c>)
  405bb4:	687b      	ldr	r3, [r7, #4]
  405bb6:	6013      	str	r3, [r2, #0]
}
  405bb8:	bf00      	nop
  405bba:	3708      	adds	r7, #8
  405bbc:	46bd      	mov	sp, r7
  405bbe:	bd80      	pop	{r7, pc}
  405bc0:	2040c630 	.word	0x2040c630
  405bc4:	2040c70c 	.word	0x2040c70c
  405bc8:	2040c6c4 	.word	0x2040c6c4
  405bcc:	00403b43 	.word	0x00403b43
  405bd0:	2040c6c0 	.word	0x2040c6c0
  405bd4:	2040c728 	.word	0x2040c728

00405bd8 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
  405bd8:	b580      	push	{r7, lr}
  405bda:	b084      	sub	sp, #16
  405bdc:	af00      	add	r7, sp, #0
  405bde:	4603      	mov	r3, r0
  405be0:	6039      	str	r1, [r7, #0]
  405be2:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405be4:	683b      	ldr	r3, [r7, #0]
  405be6:	2b00      	cmp	r3, #0
  405be8:	d106      	bne.n	405bf8 <prvAllocateTCBAndStack+0x20>
  405bea:	88fb      	ldrh	r3, [r7, #6]
  405bec:	009b      	lsls	r3, r3, #2
  405bee:	4618      	mov	r0, r3
  405bf0:	4b14      	ldr	r3, [pc, #80]	; (405c44 <prvAllocateTCBAndStack+0x6c>)
  405bf2:	4798      	blx	r3
  405bf4:	4603      	mov	r3, r0
  405bf6:	e000      	b.n	405bfa <prvAllocateTCBAndStack+0x22>
  405bf8:	683b      	ldr	r3, [r7, #0]
  405bfa:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
  405bfc:	68bb      	ldr	r3, [r7, #8]
  405bfe:	2b00      	cmp	r3, #0
  405c00:	d00e      	beq.n	405c20 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  405c02:	2058      	movs	r0, #88	; 0x58
  405c04:	4b0f      	ldr	r3, [pc, #60]	; (405c44 <prvAllocateTCBAndStack+0x6c>)
  405c06:	4798      	blx	r3
  405c08:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
  405c0a:	68fb      	ldr	r3, [r7, #12]
  405c0c:	2b00      	cmp	r3, #0
  405c0e:	d003      	beq.n	405c18 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  405c10:	68fb      	ldr	r3, [r7, #12]
  405c12:	68ba      	ldr	r2, [r7, #8]
  405c14:	631a      	str	r2, [r3, #48]	; 0x30
  405c16:	e005      	b.n	405c24 <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  405c18:	68b8      	ldr	r0, [r7, #8]
  405c1a:	4b0b      	ldr	r3, [pc, #44]	; (405c48 <prvAllocateTCBAndStack+0x70>)
  405c1c:	4798      	blx	r3
  405c1e:	e001      	b.n	405c24 <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
  405c20:	2300      	movs	r3, #0
  405c22:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
  405c24:	68fb      	ldr	r3, [r7, #12]
  405c26:	2b00      	cmp	r3, #0
  405c28:	d007      	beq.n	405c3a <prvAllocateTCBAndStack+0x62>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  405c2a:	68fb      	ldr	r3, [r7, #12]
  405c2c:	6b18      	ldr	r0, [r3, #48]	; 0x30
  405c2e:	88fb      	ldrh	r3, [r7, #6]
  405c30:	009b      	lsls	r3, r3, #2
  405c32:	461a      	mov	r2, r3
  405c34:	21a5      	movs	r1, #165	; 0xa5
  405c36:	4b05      	ldr	r3, [pc, #20]	; (405c4c <prvAllocateTCBAndStack+0x74>)
  405c38:	4798      	blx	r3
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
  405c3a:	68fb      	ldr	r3, [r7, #12]
}
  405c3c:	4618      	mov	r0, r3
  405c3e:	3710      	adds	r7, #16
  405c40:	46bd      	mov	sp, r7
  405c42:	bd80      	pop	{r7, pc}
  405c44:	0040401d 	.word	0x0040401d
  405c48:	004040bd 	.word	0x004040bd
  405c4c:	004080f9 	.word	0x004080f9

00405c50 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
  405c50:	b590      	push	{r4, r7, lr}
  405c52:	b08b      	sub	sp, #44	; 0x2c
  405c54:	af00      	add	r7, sp, #0
  405c56:	60f8      	str	r0, [r7, #12]
  405c58:	60b9      	str	r1, [r7, #8]
  405c5a:	4613      	mov	r3, r2
  405c5c:	71fb      	strb	r3, [r7, #7]
	volatile TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
  405c5e:	2300      	movs	r3, #0
  405c60:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
  405c62:	68bb      	ldr	r3, [r7, #8]
  405c64:	681b      	ldr	r3, [r3, #0]
  405c66:	2b00      	cmp	r3, #0
  405c68:	d078      	beq.n	405d5c <prvListTaskWithinSingleList+0x10c>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  405c6a:	68bb      	ldr	r3, [r7, #8]
  405c6c:	623b      	str	r3, [r7, #32]
  405c6e:	6a3b      	ldr	r3, [r7, #32]
  405c70:	685b      	ldr	r3, [r3, #4]
  405c72:	685a      	ldr	r2, [r3, #4]
  405c74:	6a3b      	ldr	r3, [r7, #32]
  405c76:	605a      	str	r2, [r3, #4]
  405c78:	6a3b      	ldr	r3, [r7, #32]
  405c7a:	685a      	ldr	r2, [r3, #4]
  405c7c:	6a3b      	ldr	r3, [r7, #32]
  405c7e:	3308      	adds	r3, #8
  405c80:	429a      	cmp	r2, r3
  405c82:	d104      	bne.n	405c8e <prvListTaskWithinSingleList+0x3e>
  405c84:	6a3b      	ldr	r3, [r7, #32]
  405c86:	685b      	ldr	r3, [r3, #4]
  405c88:	685a      	ldr	r2, [r3, #4]
  405c8a:	6a3b      	ldr	r3, [r7, #32]
  405c8c:	605a      	str	r2, [r3, #4]
  405c8e:	6a3b      	ldr	r3, [r7, #32]
  405c90:	685b      	ldr	r3, [r3, #4]
  405c92:	68db      	ldr	r3, [r3, #12]
  405c94:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  405c96:	68bb      	ldr	r3, [r7, #8]
  405c98:	61bb      	str	r3, [r7, #24]
  405c9a:	69bb      	ldr	r3, [r7, #24]
  405c9c:	685b      	ldr	r3, [r3, #4]
  405c9e:	685a      	ldr	r2, [r3, #4]
  405ca0:	69bb      	ldr	r3, [r7, #24]
  405ca2:	605a      	str	r2, [r3, #4]
  405ca4:	69bb      	ldr	r3, [r7, #24]
  405ca6:	685a      	ldr	r2, [r3, #4]
  405ca8:	69bb      	ldr	r3, [r7, #24]
  405caa:	3308      	adds	r3, #8
  405cac:	429a      	cmp	r2, r3
  405cae:	d104      	bne.n	405cba <prvListTaskWithinSingleList+0x6a>
  405cb0:	69bb      	ldr	r3, [r7, #24]
  405cb2:	685b      	ldr	r3, [r3, #4]
  405cb4:	685a      	ldr	r2, [r3, #4]
  405cb6:	69bb      	ldr	r3, [r7, #24]
  405cb8:	605a      	str	r2, [r3, #4]
  405cba:	69bb      	ldr	r3, [r7, #24]
  405cbc:	685b      	ldr	r3, [r3, #4]
  405cbe:	68db      	ldr	r3, [r3, #12]
  405cc0:	617b      	str	r3, [r7, #20]

				pxTaskStatusArray[ uxTask ].xHandle = ( TaskHandle_t ) pxNextTCB;
  405cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405cc4:	015b      	lsls	r3, r3, #5
  405cc6:	68fa      	ldr	r2, [r7, #12]
  405cc8:	4413      	add	r3, r2
  405cca:	697a      	ldr	r2, [r7, #20]
  405ccc:	601a      	str	r2, [r3, #0]
				pxTaskStatusArray[ uxTask ].pcTaskName = ( const char * ) &( pxNextTCB->pcTaskName [ 0 ] );
  405cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405cd0:	015b      	lsls	r3, r3, #5
  405cd2:	68fa      	ldr	r2, [r7, #12]
  405cd4:	4413      	add	r3, r2
  405cd6:	697a      	ldr	r2, [r7, #20]
  405cd8:	3234      	adds	r2, #52	; 0x34
  405cda:	605a      	str	r2, [r3, #4]
				pxTaskStatusArray[ uxTask ].xTaskNumber = pxNextTCB->uxTCBNumber;
  405cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405cde:	015b      	lsls	r3, r3, #5
  405ce0:	68fa      	ldr	r2, [r7, #12]
  405ce2:	4413      	add	r3, r2
  405ce4:	697a      	ldr	r2, [r7, #20]
  405ce6:	6c12      	ldr	r2, [r2, #64]	; 0x40
  405ce8:	609a      	str	r2, [r3, #8]
				pxTaskStatusArray[ uxTask ].eCurrentState = eState;
  405cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405cec:	015b      	lsls	r3, r3, #5
  405cee:	68fa      	ldr	r2, [r7, #12]
  405cf0:	4413      	add	r3, r2
  405cf2:	79fa      	ldrb	r2, [r7, #7]
  405cf4:	731a      	strb	r2, [r3, #12]
				pxTaskStatusArray[ uxTask ].uxCurrentPriority = pxNextTCB->uxPriority;
  405cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405cf8:	015b      	lsls	r3, r3, #5
  405cfa:	68fa      	ldr	r2, [r7, #12]
  405cfc:	4413      	add	r3, r2
  405cfe:	697a      	ldr	r2, [r7, #20]
  405d00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  405d02:	611a      	str	r2, [r3, #16]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a chance
					it is actually just blocked indefinitely - so really it should
					be reported as being in the Blocked state. */
					if( eState == eSuspended )
  405d04:	79fb      	ldrb	r3, [r7, #7]
  405d06:	2b03      	cmp	r3, #3
  405d08:	d109      	bne.n	405d1e <prvListTaskWithinSingleList+0xce>
					{
						if( listLIST_ITEM_CONTAINER( &( pxNextTCB->xEventListItem ) ) != NULL )
  405d0a:	697b      	ldr	r3, [r7, #20]
  405d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405d0e:	2b00      	cmp	r3, #0
  405d10:	d005      	beq.n	405d1e <prvListTaskWithinSingleList+0xce>
						{
							pxTaskStatusArray[ uxTask ].eCurrentState = eBlocked;
  405d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405d14:	015b      	lsls	r3, r3, #5
  405d16:	68fa      	ldr	r2, [r7, #12]
  405d18:	4413      	add	r3, r2
  405d1a:	2202      	movs	r2, #2
  405d1c:	731a      	strb	r2, [r3, #12]
				}
				#endif /* INCLUDE_vTaskSuspend */

				#if ( configUSE_MUTEXES == 1 )
				{
					pxTaskStatusArray[ uxTask ].uxBasePriority = pxNextTCB->uxBasePriority;
  405d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405d20:	015b      	lsls	r3, r3, #5
  405d22:	68fa      	ldr	r2, [r7, #12]
  405d24:	4413      	add	r3, r2
  405d26:	697a      	ldr	r2, [r7, #20]
  405d28:	6c92      	ldr	r2, [r2, #72]	; 0x48
  405d2a:	615a      	str	r2, [r3, #20]
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = pxNextTCB->ulRunTimeCounter;
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].ulRunTimeCounter = 0;
  405d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405d2e:	015b      	lsls	r3, r3, #5
  405d30:	68fa      	ldr	r2, [r7, #12]
  405d32:	4413      	add	r3, r2
  405d34:	2200      	movs	r2, #0
  405d36:	619a      	str	r2, [r3, #24]
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxEndOfStack );
				}
				#else
				{
					pxTaskStatusArray[ uxTask ].usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxNextTCB->pxStack );
  405d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405d3a:	015b      	lsls	r3, r3, #5
  405d3c:	68fa      	ldr	r2, [r7, #12]
  405d3e:	18d4      	adds	r4, r2, r3
  405d40:	697b      	ldr	r3, [r7, #20]
  405d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405d44:	4618      	mov	r0, r3
  405d46:	4b08      	ldr	r3, [pc, #32]	; (405d68 <prvListTaskWithinSingleList+0x118>)
  405d48:	4798      	blx	r3
  405d4a:	4603      	mov	r3, r0
  405d4c:	83a3      	strh	r3, [r4, #28]
				}
				#endif

				uxTask++;
  405d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405d50:	3301      	adds	r3, #1
  405d52:	627b      	str	r3, [r7, #36]	; 0x24

			} while( pxNextTCB != pxFirstTCB );
  405d54:	697a      	ldr	r2, [r7, #20]
  405d56:	69fb      	ldr	r3, [r7, #28]
  405d58:	429a      	cmp	r2, r3
  405d5a:	d19c      	bne.n	405c96 <prvListTaskWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
  405d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
  405d5e:	4618      	mov	r0, r3
  405d60:	372c      	adds	r7, #44	; 0x2c
  405d62:	46bd      	mov	sp, r7
  405d64:	bd90      	pop	{r4, r7, pc}
  405d66:	bf00      	nop
  405d68:	00405d6d 	.word	0x00405d6d

00405d6c <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
  405d6c:	b480      	push	{r7}
  405d6e:	b085      	sub	sp, #20
  405d70:	af00      	add	r7, sp, #0
  405d72:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
  405d74:	2300      	movs	r3, #0
  405d76:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
  405d78:	e005      	b.n	405d86 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
  405d7a:	687b      	ldr	r3, [r7, #4]
  405d7c:	3301      	adds	r3, #1
  405d7e:	607b      	str	r3, [r7, #4]
			ulCount++;
  405d80:	68fb      	ldr	r3, [r7, #12]
  405d82:	3301      	adds	r3, #1
  405d84:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
  405d86:	687b      	ldr	r3, [r7, #4]
  405d88:	781b      	ldrb	r3, [r3, #0]
  405d8a:	2ba5      	cmp	r3, #165	; 0xa5
  405d8c:	d0f5      	beq.n	405d7a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
  405d8e:	68fb      	ldr	r3, [r7, #12]
  405d90:	089b      	lsrs	r3, r3, #2
  405d92:	60fb      	str	r3, [r7, #12]

		return ( uint16_t ) ulCount;
  405d94:	68fb      	ldr	r3, [r7, #12]
  405d96:	b29b      	uxth	r3, r3
	}
  405d98:	4618      	mov	r0, r3
  405d9a:	3714      	adds	r7, #20
  405d9c:	46bd      	mov	sp, r7
  405d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405da2:	4770      	bx	lr

00405da4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
  405da4:	b580      	push	{r7, lr}
  405da6:	b082      	sub	sp, #8
  405da8:	af00      	add	r7, sp, #0
  405daa:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  405dac:	687b      	ldr	r3, [r7, #4]
  405dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405db0:	4618      	mov	r0, r3
  405db2:	4b04      	ldr	r3, [pc, #16]	; (405dc4 <prvDeleteTCB+0x20>)
  405db4:	4798      	blx	r3
		}
		#endif

		vPortFree( pxTCB );
  405db6:	6878      	ldr	r0, [r7, #4]
  405db8:	4b02      	ldr	r3, [pc, #8]	; (405dc4 <prvDeleteTCB+0x20>)
  405dba:	4798      	blx	r3
	}
  405dbc:	bf00      	nop
  405dbe:	3708      	adds	r7, #8
  405dc0:	46bd      	mov	sp, r7
  405dc2:	bd80      	pop	{r7, pc}
  405dc4:	004040bd 	.word	0x004040bd

00405dc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
  405dc8:	b480      	push	{r7}
  405dca:	b083      	sub	sp, #12
  405dcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405dce:	4b0f      	ldr	r3, [pc, #60]	; (405e0c <prvResetNextTaskUnblockTime+0x44>)
  405dd0:	681b      	ldr	r3, [r3, #0]
  405dd2:	681b      	ldr	r3, [r3, #0]
  405dd4:	2b00      	cmp	r3, #0
  405dd6:	d101      	bne.n	405ddc <prvResetNextTaskUnblockTime+0x14>
  405dd8:	2301      	movs	r3, #1
  405dda:	e000      	b.n	405dde <prvResetNextTaskUnblockTime+0x16>
  405ddc:	2300      	movs	r3, #0
  405dde:	2b00      	cmp	r3, #0
  405de0:	d004      	beq.n	405dec <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  405de2:	4b0b      	ldr	r3, [pc, #44]	; (405e10 <prvResetNextTaskUnblockTime+0x48>)
  405de4:	f04f 32ff 	mov.w	r2, #4294967295
  405de8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
  405dea:	e008      	b.n	405dfe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405dec:	4b07      	ldr	r3, [pc, #28]	; (405e0c <prvResetNextTaskUnblockTime+0x44>)
  405dee:	681b      	ldr	r3, [r3, #0]
  405df0:	68db      	ldr	r3, [r3, #12]
  405df2:	68db      	ldr	r3, [r3, #12]
  405df4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  405df6:	687b      	ldr	r3, [r7, #4]
  405df8:	685b      	ldr	r3, [r3, #4]
  405dfa:	4a05      	ldr	r2, [pc, #20]	; (405e10 <prvResetNextTaskUnblockTime+0x48>)
  405dfc:	6013      	str	r3, [r2, #0]
}
  405dfe:	bf00      	nop
  405e00:	370c      	adds	r7, #12
  405e02:	46bd      	mov	sp, r7
  405e04:	f85d 7b04 	ldr.w	r7, [sp], #4
  405e08:	4770      	bx	lr
  405e0a:	bf00      	nop
  405e0c:	2040c6c0 	.word	0x2040c6c0
  405e10:	2040c728 	.word	0x2040c728

00405e14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
  405e14:	b480      	push	{r7}
  405e16:	b083      	sub	sp, #12
  405e18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  405e1a:	4b0b      	ldr	r3, [pc, #44]	; (405e48 <xTaskGetSchedulerState+0x34>)
  405e1c:	681b      	ldr	r3, [r3, #0]
  405e1e:	2b00      	cmp	r3, #0
  405e20:	d102      	bne.n	405e28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  405e22:	2301      	movs	r3, #1
  405e24:	607b      	str	r3, [r7, #4]
  405e26:	e008      	b.n	405e3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  405e28:	4b08      	ldr	r3, [pc, #32]	; (405e4c <xTaskGetSchedulerState+0x38>)
  405e2a:	681b      	ldr	r3, [r3, #0]
  405e2c:	2b00      	cmp	r3, #0
  405e2e:	d102      	bne.n	405e36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  405e30:	2302      	movs	r3, #2
  405e32:	607b      	str	r3, [r7, #4]
  405e34:	e001      	b.n	405e3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  405e36:	2300      	movs	r3, #0
  405e38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  405e3a:	687b      	ldr	r3, [r7, #4]
	}
  405e3c:	4618      	mov	r0, r3
  405e3e:	370c      	adds	r7, #12
  405e40:	46bd      	mov	sp, r7
  405e42:	f85d 7b04 	ldr.w	r7, [sp], #4
  405e46:	4770      	bx	lr
  405e48:	2040c714 	.word	0x2040c714
  405e4c:	2040c72c 	.word	0x2040c72c

00405e50 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  405e50:	b580      	push	{r7, lr}
  405e52:	b084      	sub	sp, #16
  405e54:	af00      	add	r7, sp, #0
  405e56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
  405e58:	687b      	ldr	r3, [r7, #4]
  405e5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  405e5c:	687b      	ldr	r3, [r7, #4]
  405e5e:	2b00      	cmp	r3, #0
  405e60:	d062      	beq.n	405f28 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  405e62:	68fb      	ldr	r3, [r7, #12]
  405e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405e66:	4b32      	ldr	r3, [pc, #200]	; (405f30 <vTaskPriorityInherit+0xe0>)
  405e68:	681b      	ldr	r3, [r3, #0]
  405e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405e6c:	429a      	cmp	r2, r3
  405e6e:	d25b      	bcs.n	405f28 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  405e70:	68fb      	ldr	r3, [r7, #12]
  405e72:	699b      	ldr	r3, [r3, #24]
  405e74:	2b00      	cmp	r3, #0
  405e76:	db06      	blt.n	405e86 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405e78:	4b2d      	ldr	r3, [pc, #180]	; (405f30 <vTaskPriorityInherit+0xe0>)
  405e7a:	681b      	ldr	r3, [r3, #0]
  405e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405e7e:	f1c3 0205 	rsb	r2, r3, #5
  405e82:	68fb      	ldr	r3, [r7, #12]
  405e84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  405e86:	68fb      	ldr	r3, [r7, #12]
  405e88:	6959      	ldr	r1, [r3, #20]
  405e8a:	68fb      	ldr	r3, [r7, #12]
  405e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405e8e:	4613      	mov	r3, r2
  405e90:	009b      	lsls	r3, r3, #2
  405e92:	4413      	add	r3, r2
  405e94:	009b      	lsls	r3, r3, #2
  405e96:	4a27      	ldr	r2, [pc, #156]	; (405f34 <vTaskPriorityInherit+0xe4>)
  405e98:	4413      	add	r3, r2
  405e9a:	4299      	cmp	r1, r3
  405e9c:	d101      	bne.n	405ea2 <vTaskPriorityInherit+0x52>
  405e9e:	2301      	movs	r3, #1
  405ea0:	e000      	b.n	405ea4 <vTaskPriorityInherit+0x54>
  405ea2:	2300      	movs	r3, #0
  405ea4:	2b00      	cmp	r3, #0
  405ea6:	d03a      	beq.n	405f1e <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405ea8:	68fb      	ldr	r3, [r7, #12]
  405eaa:	3304      	adds	r3, #4
  405eac:	4618      	mov	r0, r3
  405eae:	4b22      	ldr	r3, [pc, #136]	; (405f38 <vTaskPriorityInherit+0xe8>)
  405eb0:	4798      	blx	r3
  405eb2:	4603      	mov	r3, r0
  405eb4:	2b00      	cmp	r3, #0
  405eb6:	d115      	bne.n	405ee4 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405eb8:	68fb      	ldr	r3, [r7, #12]
  405eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405ebc:	491d      	ldr	r1, [pc, #116]	; (405f34 <vTaskPriorityInherit+0xe4>)
  405ebe:	4613      	mov	r3, r2
  405ec0:	009b      	lsls	r3, r3, #2
  405ec2:	4413      	add	r3, r2
  405ec4:	009b      	lsls	r3, r3, #2
  405ec6:	440b      	add	r3, r1
  405ec8:	681b      	ldr	r3, [r3, #0]
  405eca:	2b00      	cmp	r3, #0
  405ecc:	d10a      	bne.n	405ee4 <vTaskPriorityInherit+0x94>
  405ece:	68fb      	ldr	r3, [r7, #12]
  405ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405ed2:	2201      	movs	r2, #1
  405ed4:	fa02 f303 	lsl.w	r3, r2, r3
  405ed8:	43da      	mvns	r2, r3
  405eda:	4b18      	ldr	r3, [pc, #96]	; (405f3c <vTaskPriorityInherit+0xec>)
  405edc:	681b      	ldr	r3, [r3, #0]
  405ede:	4013      	ands	r3, r2
  405ee0:	4a16      	ldr	r2, [pc, #88]	; (405f3c <vTaskPriorityInherit+0xec>)
  405ee2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405ee4:	4b12      	ldr	r3, [pc, #72]	; (405f30 <vTaskPriorityInherit+0xe0>)
  405ee6:	681b      	ldr	r3, [r3, #0]
  405ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405eea:	68fb      	ldr	r3, [r7, #12]
  405eec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  405eee:	68fb      	ldr	r3, [r7, #12]
  405ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405ef2:	2201      	movs	r2, #1
  405ef4:	409a      	lsls	r2, r3
  405ef6:	4b11      	ldr	r3, [pc, #68]	; (405f3c <vTaskPriorityInherit+0xec>)
  405ef8:	681b      	ldr	r3, [r3, #0]
  405efa:	4313      	orrs	r3, r2
  405efc:	4a0f      	ldr	r2, [pc, #60]	; (405f3c <vTaskPriorityInherit+0xec>)
  405efe:	6013      	str	r3, [r2, #0]
  405f00:	68fb      	ldr	r3, [r7, #12]
  405f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405f04:	4613      	mov	r3, r2
  405f06:	009b      	lsls	r3, r3, #2
  405f08:	4413      	add	r3, r2
  405f0a:	009b      	lsls	r3, r3, #2
  405f0c:	4a09      	ldr	r2, [pc, #36]	; (405f34 <vTaskPriorityInherit+0xe4>)
  405f0e:	441a      	add	r2, r3
  405f10:	68fb      	ldr	r3, [r7, #12]
  405f12:	3304      	adds	r3, #4
  405f14:	4619      	mov	r1, r3
  405f16:	4610      	mov	r0, r2
  405f18:	4b09      	ldr	r3, [pc, #36]	; (405f40 <vTaskPriorityInherit+0xf0>)
  405f1a:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  405f1c:	e004      	b.n	405f28 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405f1e:	4b04      	ldr	r3, [pc, #16]	; (405f30 <vTaskPriorityInherit+0xe0>)
  405f20:	681b      	ldr	r3, [r3, #0]
  405f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405f24:	68fb      	ldr	r3, [r7, #12]
  405f26:	62da      	str	r2, [r3, #44]	; 0x2c
	}
  405f28:	bf00      	nop
  405f2a:	3710      	adds	r7, #16
  405f2c:	46bd      	mov	sp, r7
  405f2e:	bd80      	pop	{r7, pc}
  405f30:	2040c630 	.word	0x2040c630
  405f34:	2040c634 	.word	0x2040c634
  405f38:	00403bb5 	.word	0x00403bb5
  405f3c:	2040c710 	.word	0x2040c710
  405f40:	00403afb 	.word	0x00403afb

00405f44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  405f44:	b580      	push	{r7, lr}
  405f46:	b086      	sub	sp, #24
  405f48:	af00      	add	r7, sp, #0
  405f4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
  405f4c:	687b      	ldr	r3, [r7, #4]
  405f4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
  405f50:	2300      	movs	r3, #0
  405f52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
  405f54:	687b      	ldr	r3, [r7, #4]
  405f56:	2b00      	cmp	r3, #0
  405f58:	d070      	beq.n	40603c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  405f5a:	4b3b      	ldr	r3, [pc, #236]	; (406048 <xTaskPriorityDisinherit+0x104>)
  405f5c:	681b      	ldr	r3, [r3, #0]
  405f5e:	693a      	ldr	r2, [r7, #16]
  405f60:	429a      	cmp	r2, r3
  405f62:	d00b      	beq.n	405f7c <xTaskPriorityDisinherit+0x38>
  405f64:	f04f 0380 	mov.w	r3, #128	; 0x80
  405f68:	b672      	cpsid	i
  405f6a:	f383 8811 	msr	BASEPRI, r3
  405f6e:	f3bf 8f6f 	isb	sy
  405f72:	f3bf 8f4f 	dsb	sy
  405f76:	b662      	cpsie	i
  405f78:	60fb      	str	r3, [r7, #12]
  405f7a:	e7fe      	b.n	405f7a <xTaskPriorityDisinherit+0x36>

			configASSERT( pxTCB->uxMutexesHeld );
  405f7c:	693b      	ldr	r3, [r7, #16]
  405f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405f80:	2b00      	cmp	r3, #0
  405f82:	d10b      	bne.n	405f9c <xTaskPriorityDisinherit+0x58>
  405f84:	f04f 0380 	mov.w	r3, #128	; 0x80
  405f88:	b672      	cpsid	i
  405f8a:	f383 8811 	msr	BASEPRI, r3
  405f8e:	f3bf 8f6f 	isb	sy
  405f92:	f3bf 8f4f 	dsb	sy
  405f96:	b662      	cpsie	i
  405f98:	60bb      	str	r3, [r7, #8]
  405f9a:	e7fe      	b.n	405f9a <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
  405f9c:	693b      	ldr	r3, [r7, #16]
  405f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405fa0:	1e5a      	subs	r2, r3, #1
  405fa2:	693b      	ldr	r3, [r7, #16]
  405fa4:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  405fa6:	693b      	ldr	r3, [r7, #16]
  405fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405faa:	693b      	ldr	r3, [r7, #16]
  405fac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405fae:	429a      	cmp	r2, r3
  405fb0:	d044      	beq.n	40603c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  405fb2:	693b      	ldr	r3, [r7, #16]
  405fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  405fb6:	2b00      	cmp	r3, #0
  405fb8:	d140      	bne.n	40603c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  405fba:	693b      	ldr	r3, [r7, #16]
  405fbc:	3304      	adds	r3, #4
  405fbe:	4618      	mov	r0, r3
  405fc0:	4b22      	ldr	r3, [pc, #136]	; (40604c <xTaskPriorityDisinherit+0x108>)
  405fc2:	4798      	blx	r3
  405fc4:	4603      	mov	r3, r0
  405fc6:	2b00      	cmp	r3, #0
  405fc8:	d115      	bne.n	405ff6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  405fca:	693b      	ldr	r3, [r7, #16]
  405fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405fce:	4920      	ldr	r1, [pc, #128]	; (406050 <xTaskPriorityDisinherit+0x10c>)
  405fd0:	4613      	mov	r3, r2
  405fd2:	009b      	lsls	r3, r3, #2
  405fd4:	4413      	add	r3, r2
  405fd6:	009b      	lsls	r3, r3, #2
  405fd8:	440b      	add	r3, r1
  405fda:	681b      	ldr	r3, [r3, #0]
  405fdc:	2b00      	cmp	r3, #0
  405fde:	d10a      	bne.n	405ff6 <xTaskPriorityDisinherit+0xb2>
  405fe0:	693b      	ldr	r3, [r7, #16]
  405fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405fe4:	2201      	movs	r2, #1
  405fe6:	fa02 f303 	lsl.w	r3, r2, r3
  405fea:	43da      	mvns	r2, r3
  405fec:	4b19      	ldr	r3, [pc, #100]	; (406054 <xTaskPriorityDisinherit+0x110>)
  405fee:	681b      	ldr	r3, [r3, #0]
  405ff0:	4013      	ands	r3, r2
  405ff2:	4a18      	ldr	r2, [pc, #96]	; (406054 <xTaskPriorityDisinherit+0x110>)
  405ff4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  405ff6:	693b      	ldr	r3, [r7, #16]
  405ff8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  405ffa:	693b      	ldr	r3, [r7, #16]
  405ffc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  405ffe:	693b      	ldr	r3, [r7, #16]
  406000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406002:	f1c3 0205 	rsb	r2, r3, #5
  406006:	693b      	ldr	r3, [r7, #16]
  406008:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
  40600a:	693b      	ldr	r3, [r7, #16]
  40600c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40600e:	2201      	movs	r2, #1
  406010:	409a      	lsls	r2, r3
  406012:	4b10      	ldr	r3, [pc, #64]	; (406054 <xTaskPriorityDisinherit+0x110>)
  406014:	681b      	ldr	r3, [r3, #0]
  406016:	4313      	orrs	r3, r2
  406018:	4a0e      	ldr	r2, [pc, #56]	; (406054 <xTaskPriorityDisinherit+0x110>)
  40601a:	6013      	str	r3, [r2, #0]
  40601c:	693b      	ldr	r3, [r7, #16]
  40601e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406020:	4613      	mov	r3, r2
  406022:	009b      	lsls	r3, r3, #2
  406024:	4413      	add	r3, r2
  406026:	009b      	lsls	r3, r3, #2
  406028:	4a09      	ldr	r2, [pc, #36]	; (406050 <xTaskPriorityDisinherit+0x10c>)
  40602a:	441a      	add	r2, r3
  40602c:	693b      	ldr	r3, [r7, #16]
  40602e:	3304      	adds	r3, #4
  406030:	4619      	mov	r1, r3
  406032:	4610      	mov	r0, r2
  406034:	4b08      	ldr	r3, [pc, #32]	; (406058 <xTaskPriorityDisinherit+0x114>)
  406036:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  406038:	2301      	movs	r3, #1
  40603a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
  40603c:	697b      	ldr	r3, [r7, #20]
	}
  40603e:	4618      	mov	r0, r3
  406040:	3718      	adds	r7, #24
  406042:	46bd      	mov	sp, r7
  406044:	bd80      	pop	{r7, pc}
  406046:	bf00      	nop
  406048:	2040c630 	.word	0x2040c630
  40604c:	00403bb5 	.word	0x00403bb5
  406050:	2040c634 	.word	0x2040c634
  406054:	2040c710 	.word	0x2040c710
  406058:	00403afb 	.word	0x00403afb

0040605c <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
  40605c:	b580      	push	{r7, lr}
  40605e:	b084      	sub	sp, #16
  406060:	af00      	add	r7, sp, #0
  406062:	6078      	str	r0, [r7, #4]
  406064:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
  406066:	6839      	ldr	r1, [r7, #0]
  406068:	6878      	ldr	r0, [r7, #4]
  40606a:	4b0f      	ldr	r3, [pc, #60]	; (4060a8 <prvWriteNameToBuffer+0x4c>)
  40606c:	4798      	blx	r3

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  40606e:	6878      	ldr	r0, [r7, #4]
  406070:	4b0e      	ldr	r3, [pc, #56]	; (4060ac <prvWriteNameToBuffer+0x50>)
  406072:	4798      	blx	r3
  406074:	60f8      	str	r0, [r7, #12]
  406076:	e007      	b.n	406088 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
  406078:	687a      	ldr	r2, [r7, #4]
  40607a:	68fb      	ldr	r3, [r7, #12]
  40607c:	4413      	add	r3, r2
  40607e:	2220      	movs	r2, #32
  406080:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
  406082:	68fb      	ldr	r3, [r7, #12]
  406084:	3301      	adds	r3, #1
  406086:	60fb      	str	r3, [r7, #12]
  406088:	68fb      	ldr	r3, [r7, #12]
  40608a:	2b08      	cmp	r3, #8
  40608c:	d9f4      	bls.n	406078 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = 0x00;
  40608e:	687a      	ldr	r2, [r7, #4]
  406090:	68fb      	ldr	r3, [r7, #12]
  406092:	4413      	add	r3, r2
  406094:	2200      	movs	r2, #0
  406096:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
  406098:	687a      	ldr	r2, [r7, #4]
  40609a:	68fb      	ldr	r3, [r7, #12]
  40609c:	4413      	add	r3, r2
	}
  40609e:	4618      	mov	r0, r3
  4060a0:	3710      	adds	r7, #16
  4060a2:	46bd      	mov	sp, r7
  4060a4:	bd80      	pop	{r7, pc}
  4060a6:	bf00      	nop
  4060a8:	004083fd 	.word	0x004083fd
  4060ac:	004084c1 	.word	0x004084c1

004060b0 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	void vTaskList( char * pcWriteBuffer )
	{
  4060b0:	b590      	push	{r4, r7, lr}
  4060b2:	b089      	sub	sp, #36	; 0x24
  4060b4:	af02      	add	r7, sp, #8
  4060b6:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
  4060b8:	687b      	ldr	r3, [r7, #4]
  4060ba:	2200      	movs	r2, #0
  4060bc:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
  4060be:	4b39      	ldr	r3, [pc, #228]	; (4061a4 <vTaskList+0xf4>)
  4060c0:	681b      	ldr	r3, [r3, #0]
  4060c2:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
  4060c4:	4b37      	ldr	r3, [pc, #220]	; (4061a4 <vTaskList+0xf4>)
  4060c6:	681b      	ldr	r3, [r3, #0]
  4060c8:	015b      	lsls	r3, r3, #5
  4060ca:	4618      	mov	r0, r3
  4060cc:	4b36      	ldr	r3, [pc, #216]	; (4061a8 <vTaskList+0xf8>)
  4060ce:	4798      	blx	r3
  4060d0:	6138      	str	r0, [r7, #16]

		if( pxTaskStatusArray != NULL )
  4060d2:	693b      	ldr	r3, [r7, #16]
  4060d4:	2b00      	cmp	r3, #0
  4060d6:	d060      	beq.n	40619a <vTaskList+0xea>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
  4060d8:	68fb      	ldr	r3, [r7, #12]
  4060da:	2200      	movs	r2, #0
  4060dc:	4619      	mov	r1, r3
  4060de:	6938      	ldr	r0, [r7, #16]
  4060e0:	4b32      	ldr	r3, [pc, #200]	; (4061ac <vTaskList+0xfc>)
  4060e2:	4798      	blx	r3
  4060e4:	4603      	mov	r3, r0
  4060e6:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
  4060e8:	2300      	movs	r3, #0
  4060ea:	60bb      	str	r3, [r7, #8]
  4060ec:	e04e      	b.n	40618c <vTaskList+0xdc>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
  4060ee:	68bb      	ldr	r3, [r7, #8]
  4060f0:	015b      	lsls	r3, r3, #5
  4060f2:	693a      	ldr	r2, [r7, #16]
  4060f4:	4413      	add	r3, r2
  4060f6:	7b1b      	ldrb	r3, [r3, #12]
  4060f8:	3b01      	subs	r3, #1
  4060fa:	2b03      	cmp	r3, #3
  4060fc:	d816      	bhi.n	40612c <vTaskList+0x7c>
  4060fe:	a201      	add	r2, pc, #4	; (adr r2, 406104 <vTaskList+0x54>)
  406100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406104:	00406115 	.word	0x00406115
  406108:	0040611b 	.word	0x0040611b
  40610c:	00406121 	.word	0x00406121
  406110:	00406127 	.word	0x00406127
				{
					case eReady:		cStatus = tskREADY_CHAR;
  406114:	2352      	movs	r3, #82	; 0x52
  406116:	75fb      	strb	r3, [r7, #23]
										break;
  406118:	e00b      	b.n	406132 <vTaskList+0x82>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
  40611a:	2342      	movs	r3, #66	; 0x42
  40611c:	75fb      	strb	r3, [r7, #23]
										break;
  40611e:	e008      	b.n	406132 <vTaskList+0x82>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
  406120:	2353      	movs	r3, #83	; 0x53
  406122:	75fb      	strb	r3, [r7, #23]
										break;
  406124:	e005      	b.n	406132 <vTaskList+0x82>

					case eDeleted:		cStatus = tskDELETED_CHAR;
  406126:	2344      	movs	r3, #68	; 0x44
  406128:	75fb      	strb	r3, [r7, #23]
										break;
  40612a:	e002      	b.n	406132 <vTaskList+0x82>

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
  40612c:	2300      	movs	r3, #0
  40612e:	75fb      	strb	r3, [r7, #23]
										break;
  406130:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
  406132:	68bb      	ldr	r3, [r7, #8]
  406134:	015b      	lsls	r3, r3, #5
  406136:	693a      	ldr	r2, [r7, #16]
  406138:	4413      	add	r3, r2
  40613a:	685b      	ldr	r3, [r3, #4]
  40613c:	4619      	mov	r1, r3
  40613e:	6878      	ldr	r0, [r7, #4]
  406140:	4b1b      	ldr	r3, [pc, #108]	; (4061b0 <vTaskList+0x100>)
  406142:	4798      	blx	r3
  406144:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
  406146:	7df9      	ldrb	r1, [r7, #23]
  406148:	68bb      	ldr	r3, [r7, #8]
  40614a:	015b      	lsls	r3, r3, #5
  40614c:	693a      	ldr	r2, [r7, #16]
  40614e:	4413      	add	r3, r2
  406150:	6918      	ldr	r0, [r3, #16]
  406152:	68bb      	ldr	r3, [r7, #8]
  406154:	015b      	lsls	r3, r3, #5
  406156:	693a      	ldr	r2, [r7, #16]
  406158:	4413      	add	r3, r2
  40615a:	8b9b      	ldrh	r3, [r3, #28]
  40615c:	461c      	mov	r4, r3
  40615e:	68bb      	ldr	r3, [r7, #8]
  406160:	015b      	lsls	r3, r3, #5
  406162:	693a      	ldr	r2, [r7, #16]
  406164:	4413      	add	r3, r2
  406166:	689b      	ldr	r3, [r3, #8]
  406168:	9301      	str	r3, [sp, #4]
  40616a:	9400      	str	r4, [sp, #0]
  40616c:	4603      	mov	r3, r0
  40616e:	460a      	mov	r2, r1
  406170:	4910      	ldr	r1, [pc, #64]	; (4061b4 <vTaskList+0x104>)
  406172:	6878      	ldr	r0, [r7, #4]
  406174:	4c10      	ldr	r4, [pc, #64]	; (4061b8 <vTaskList+0x108>)
  406176:	47a0      	blx	r4
				pcWriteBuffer += strlen( pcWriteBuffer );
  406178:	6878      	ldr	r0, [r7, #4]
  40617a:	4b10      	ldr	r3, [pc, #64]	; (4061bc <vTaskList+0x10c>)
  40617c:	4798      	blx	r3
  40617e:	4602      	mov	r2, r0
  406180:	687b      	ldr	r3, [r7, #4]
  406182:	4413      	add	r3, r2
  406184:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
  406186:	68bb      	ldr	r3, [r7, #8]
  406188:	3301      	adds	r3, #1
  40618a:	60bb      	str	r3, [r7, #8]
  40618c:	68ba      	ldr	r2, [r7, #8]
  40618e:	68fb      	ldr	r3, [r7, #12]
  406190:	429a      	cmp	r2, r3
  406192:	d3ac      	bcc.n	4060ee <vTaskList+0x3e>
			}

			/* Free the array again. */
			vPortFree( pxTaskStatusArray );
  406194:	6938      	ldr	r0, [r7, #16]
  406196:	4b0a      	ldr	r3, [pc, #40]	; (4061c0 <vTaskList+0x110>)
  406198:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  40619a:	bf00      	nop
  40619c:	371c      	adds	r7, #28
  40619e:	46bd      	mov	sp, r7
  4061a0:	bd90      	pop	{r4, r7, pc}
  4061a2:	bf00      	nop
  4061a4:	2040c708 	.word	0x2040c708
  4061a8:	0040401d 	.word	0x0040401d
  4061ac:	0040526d 	.word	0x0040526d
  4061b0:	0040605d 	.word	0x0040605d
  4061b4:	0040dc04 	.word	0x0040dc04
  4061b8:	00408371 	.word	0x00408371
  4061bc:	004084c1 	.word	0x004084c1
  4061c0:	004040bd 	.word	0x004040bd

004061c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
  4061c4:	b480      	push	{r7}
  4061c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4061c8:	4b07      	ldr	r3, [pc, #28]	; (4061e8 <pvTaskIncrementMutexHeldCount+0x24>)
  4061ca:	681b      	ldr	r3, [r3, #0]
  4061cc:	2b00      	cmp	r3, #0
  4061ce:	d004      	beq.n	4061da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4061d0:	4b05      	ldr	r3, [pc, #20]	; (4061e8 <pvTaskIncrementMutexHeldCount+0x24>)
  4061d2:	681b      	ldr	r3, [r3, #0]
  4061d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  4061d6:	3201      	adds	r2, #1
  4061d8:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4061da:	4b03      	ldr	r3, [pc, #12]	; (4061e8 <pvTaskIncrementMutexHeldCount+0x24>)
  4061dc:	681b      	ldr	r3, [r3, #0]
	}
  4061de:	4618      	mov	r0, r3
  4061e0:	46bd      	mov	sp, r7
  4061e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4061e6:	4770      	bx	lr
  4061e8:	2040c630 	.word	0x2040c630

004061ec <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  4061ec:	b590      	push	{r4, r7, lr}
  4061ee:	b087      	sub	sp, #28
  4061f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
  4061f2:	2300      	movs	r3, #0
  4061f4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4061f6:	4b15      	ldr	r3, [pc, #84]	; (40624c <xTimerCreateTimerTask+0x60>)
  4061f8:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4061fa:	4b15      	ldr	r3, [pc, #84]	; (406250 <xTimerCreateTimerTask+0x64>)
  4061fc:	681b      	ldr	r3, [r3, #0]
  4061fe:	2b00      	cmp	r3, #0
  406200:	d00f      	beq.n	406222 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  406202:	2300      	movs	r3, #0
  406204:	9303      	str	r3, [sp, #12]
  406206:	2300      	movs	r3, #0
  406208:	9302      	str	r3, [sp, #8]
  40620a:	2300      	movs	r3, #0
  40620c:	9301      	str	r3, [sp, #4]
  40620e:	2304      	movs	r3, #4
  406210:	9300      	str	r3, [sp, #0]
  406212:	2300      	movs	r3, #0
  406214:	f44f 7282 	mov.w	r2, #260	; 0x104
  406218:	490e      	ldr	r1, [pc, #56]	; (406254 <xTimerCreateTimerTask+0x68>)
  40621a:	480f      	ldr	r0, [pc, #60]	; (406258 <xTimerCreateTimerTask+0x6c>)
  40621c:	4c0f      	ldr	r4, [pc, #60]	; (40625c <xTimerCreateTimerTask+0x70>)
  40621e:	47a0      	blx	r4
  406220:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  406222:	687b      	ldr	r3, [r7, #4]
  406224:	2b00      	cmp	r3, #0
  406226:	d10b      	bne.n	406240 <xTimerCreateTimerTask+0x54>
  406228:	f04f 0380 	mov.w	r3, #128	; 0x80
  40622c:	b672      	cpsid	i
  40622e:	f383 8811 	msr	BASEPRI, r3
  406232:	f3bf 8f6f 	isb	sy
  406236:	f3bf 8f4f 	dsb	sy
  40623a:	b662      	cpsie	i
  40623c:	603b      	str	r3, [r7, #0]
  40623e:	e7fe      	b.n	40623e <xTimerCreateTimerTask+0x52>
	return xReturn;
  406240:	687b      	ldr	r3, [r7, #4]
}
  406242:	4618      	mov	r0, r3
  406244:	370c      	adds	r7, #12
  406246:	46bd      	mov	sp, r7
  406248:	bd90      	pop	{r4, r7, pc}
  40624a:	bf00      	nop
  40624c:	004067d9 	.word	0x004067d9
  406250:	2040c760 	.word	0x2040c760
  406254:	0040dc14 	.word	0x0040dc14
  406258:	00406399 	.word	0x00406399
  40625c:	00404dad 	.word	0x00404dad

00406260 <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  406260:	b590      	push	{r4, r7, lr}
  406262:	b08b      	sub	sp, #44	; 0x2c
  406264:	af00      	add	r7, sp, #0
  406266:	60f8      	str	r0, [r7, #12]
  406268:	60b9      	str	r1, [r7, #8]
  40626a:	607a      	str	r2, [r7, #4]
  40626c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
  40626e:	2300      	movs	r3, #0
  406270:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  406272:	68fb      	ldr	r3, [r7, #12]
  406274:	2b00      	cmp	r3, #0
  406276:	d10b      	bne.n	406290 <xTimerGenericCommand+0x30>
  406278:	f04f 0380 	mov.w	r3, #128	; 0x80
  40627c:	b672      	cpsid	i
  40627e:	f383 8811 	msr	BASEPRI, r3
  406282:	f3bf 8f6f 	isb	sy
  406286:	f3bf 8f4f 	dsb	sy
  40628a:	b662      	cpsie	i
  40628c:	623b      	str	r3, [r7, #32]
  40628e:	e7fe      	b.n	40628e <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  406290:	4b19      	ldr	r3, [pc, #100]	; (4062f8 <xTimerGenericCommand+0x98>)
  406292:	681b      	ldr	r3, [r3, #0]
  406294:	2b00      	cmp	r3, #0
  406296:	d02a      	beq.n	4062ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  406298:	68bb      	ldr	r3, [r7, #8]
  40629a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  40629c:	687b      	ldr	r3, [r7, #4]
  40629e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4062a0:	68fb      	ldr	r3, [r7, #12]
  4062a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4062a4:	68bb      	ldr	r3, [r7, #8]
  4062a6:	2b05      	cmp	r3, #5
  4062a8:	dc18      	bgt.n	4062dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4062aa:	4b14      	ldr	r3, [pc, #80]	; (4062fc <xTimerGenericCommand+0x9c>)
  4062ac:	4798      	blx	r3
  4062ae:	4603      	mov	r3, r0
  4062b0:	2b02      	cmp	r3, #2
  4062b2:	d109      	bne.n	4062c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  4062b4:	4b10      	ldr	r3, [pc, #64]	; (4062f8 <xTimerGenericCommand+0x98>)
  4062b6:	6818      	ldr	r0, [r3, #0]
  4062b8:	f107 0110 	add.w	r1, r7, #16
  4062bc:	2300      	movs	r3, #0
  4062be:	6bba      	ldr	r2, [r7, #56]	; 0x38
  4062c0:	4c0f      	ldr	r4, [pc, #60]	; (406300 <xTimerGenericCommand+0xa0>)
  4062c2:	47a0      	blx	r4
  4062c4:	6278      	str	r0, [r7, #36]	; 0x24
  4062c6:	e012      	b.n	4062ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4062c8:	4b0b      	ldr	r3, [pc, #44]	; (4062f8 <xTimerGenericCommand+0x98>)
  4062ca:	6818      	ldr	r0, [r3, #0]
  4062cc:	f107 0110 	add.w	r1, r7, #16
  4062d0:	2300      	movs	r3, #0
  4062d2:	2200      	movs	r2, #0
  4062d4:	4c0a      	ldr	r4, [pc, #40]	; (406300 <xTimerGenericCommand+0xa0>)
  4062d6:	47a0      	blx	r4
  4062d8:	6278      	str	r0, [r7, #36]	; 0x24
  4062da:	e008      	b.n	4062ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4062dc:	4b06      	ldr	r3, [pc, #24]	; (4062f8 <xTimerGenericCommand+0x98>)
  4062de:	6818      	ldr	r0, [r3, #0]
  4062e0:	f107 0110 	add.w	r1, r7, #16
  4062e4:	2300      	movs	r3, #0
  4062e6:	683a      	ldr	r2, [r7, #0]
  4062e8:	4c06      	ldr	r4, [pc, #24]	; (406304 <xTimerGenericCommand+0xa4>)
  4062ea:	47a0      	blx	r4
  4062ec:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
  4062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
  4062f0:	4618      	mov	r0, r3
  4062f2:	372c      	adds	r7, #44	; 0x2c
  4062f4:	46bd      	mov	sp, r7
  4062f6:	bd90      	pop	{r4, r7, pc}
  4062f8:	2040c760 	.word	0x2040c760
  4062fc:	00405e15 	.word	0x00405e15
  406300:	0040429d 	.word	0x0040429d
  406304:	004044f1 	.word	0x004044f1

00406308 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
  406308:	b590      	push	{r4, r7, lr}
  40630a:	b089      	sub	sp, #36	; 0x24
  40630c:	af02      	add	r7, sp, #8
  40630e:	6078      	str	r0, [r7, #4]
  406310:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406312:	4b1d      	ldr	r3, [pc, #116]	; (406388 <prvProcessExpiredTimer+0x80>)
  406314:	681b      	ldr	r3, [r3, #0]
  406316:	68db      	ldr	r3, [r3, #12]
  406318:	68db      	ldr	r3, [r3, #12]
  40631a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40631c:	697b      	ldr	r3, [r7, #20]
  40631e:	3304      	adds	r3, #4
  406320:	4618      	mov	r0, r3
  406322:	4b1a      	ldr	r3, [pc, #104]	; (40638c <prvProcessExpiredTimer+0x84>)
  406324:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  406326:	697b      	ldr	r3, [r7, #20]
  406328:	69db      	ldr	r3, [r3, #28]
  40632a:	2b01      	cmp	r3, #1
  40632c:	d123      	bne.n	406376 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40632e:	697b      	ldr	r3, [r7, #20]
  406330:	699a      	ldr	r2, [r3, #24]
  406332:	687b      	ldr	r3, [r7, #4]
  406334:	18d1      	adds	r1, r2, r3
  406336:	687b      	ldr	r3, [r7, #4]
  406338:	683a      	ldr	r2, [r7, #0]
  40633a:	6978      	ldr	r0, [r7, #20]
  40633c:	4c14      	ldr	r4, [pc, #80]	; (406390 <prvProcessExpiredTimer+0x88>)
  40633e:	47a0      	blx	r4
  406340:	4603      	mov	r3, r0
  406342:	2b01      	cmp	r3, #1
  406344:	d117      	bne.n	406376 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  406346:	2300      	movs	r3, #0
  406348:	9300      	str	r3, [sp, #0]
  40634a:	2300      	movs	r3, #0
  40634c:	687a      	ldr	r2, [r7, #4]
  40634e:	2100      	movs	r1, #0
  406350:	6978      	ldr	r0, [r7, #20]
  406352:	4c10      	ldr	r4, [pc, #64]	; (406394 <prvProcessExpiredTimer+0x8c>)
  406354:	47a0      	blx	r4
  406356:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
  406358:	693b      	ldr	r3, [r7, #16]
  40635a:	2b00      	cmp	r3, #0
  40635c:	d10b      	bne.n	406376 <prvProcessExpiredTimer+0x6e>
  40635e:	f04f 0380 	mov.w	r3, #128	; 0x80
  406362:	b672      	cpsid	i
  406364:	f383 8811 	msr	BASEPRI, r3
  406368:	f3bf 8f6f 	isb	sy
  40636c:	f3bf 8f4f 	dsb	sy
  406370:	b662      	cpsie	i
  406372:	60fb      	str	r3, [r7, #12]
  406374:	e7fe      	b.n	406374 <prvProcessExpiredTimer+0x6c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  406376:	697b      	ldr	r3, [r7, #20]
  406378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40637a:	6978      	ldr	r0, [r7, #20]
  40637c:	4798      	blx	r3
}
  40637e:	bf00      	nop
  406380:	371c      	adds	r7, #28
  406382:	46bd      	mov	sp, r7
  406384:	bd90      	pop	{r4, r7, pc}
  406386:	bf00      	nop
  406388:	2040c758 	.word	0x2040c758
  40638c:	00403bb5 	.word	0x00403bb5
  406390:	00406509 	.word	0x00406509
  406394:	00406261 	.word	0x00406261

00406398 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  406398:	b580      	push	{r7, lr}
  40639a:	b084      	sub	sp, #16
  40639c:	af00      	add	r7, sp, #0
  40639e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4063a0:	f107 0308 	add.w	r3, r7, #8
  4063a4:	4618      	mov	r0, r3
  4063a6:	4b05      	ldr	r3, [pc, #20]	; (4063bc <prvTimerTask+0x24>)
  4063a8:	4798      	blx	r3
  4063aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4063ac:	68bb      	ldr	r3, [r7, #8]
  4063ae:	4619      	mov	r1, r3
  4063b0:	68f8      	ldr	r0, [r7, #12]
  4063b2:	4b03      	ldr	r3, [pc, #12]	; (4063c0 <prvTimerTask+0x28>)
  4063b4:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  4063b6:	4b03      	ldr	r3, [pc, #12]	; (4063c4 <prvTimerTask+0x2c>)
  4063b8:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4063ba:	e7f1      	b.n	4063a0 <prvTimerTask+0x8>
  4063bc:	00406479 	.word	0x00406479
  4063c0:	004063c9 	.word	0x004063c9
  4063c4:	00406591 	.word	0x00406591

004063c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
  4063c8:	b580      	push	{r7, lr}
  4063ca:	b084      	sub	sp, #16
  4063cc:	af00      	add	r7, sp, #0
  4063ce:	6078      	str	r0, [r7, #4]
  4063d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  4063d2:	4b21      	ldr	r3, [pc, #132]	; (406458 <prvProcessTimerOrBlockTask+0x90>)
  4063d4:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4063d6:	f107 0308 	add.w	r3, r7, #8
  4063da:	4618      	mov	r0, r3
  4063dc:	4b1f      	ldr	r3, [pc, #124]	; (40645c <prvProcessTimerOrBlockTask+0x94>)
  4063de:	4798      	blx	r3
  4063e0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  4063e2:	68bb      	ldr	r3, [r7, #8]
  4063e4:	2b00      	cmp	r3, #0
  4063e6:	d130      	bne.n	40644a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4063e8:	683b      	ldr	r3, [r7, #0]
  4063ea:	2b00      	cmp	r3, #0
  4063ec:	d10a      	bne.n	406404 <prvProcessTimerOrBlockTask+0x3c>
  4063ee:	687a      	ldr	r2, [r7, #4]
  4063f0:	68fb      	ldr	r3, [r7, #12]
  4063f2:	429a      	cmp	r2, r3
  4063f4:	d806      	bhi.n	406404 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
  4063f6:	4b1a      	ldr	r3, [pc, #104]	; (406460 <prvProcessTimerOrBlockTask+0x98>)
  4063f8:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  4063fa:	68f9      	ldr	r1, [r7, #12]
  4063fc:	6878      	ldr	r0, [r7, #4]
  4063fe:	4b19      	ldr	r3, [pc, #100]	; (406464 <prvProcessTimerOrBlockTask+0x9c>)
  406400:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
  406402:	e024      	b.n	40644e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
  406404:	683b      	ldr	r3, [r7, #0]
  406406:	2b00      	cmp	r3, #0
  406408:	d008      	beq.n	40641c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40640a:	4b17      	ldr	r3, [pc, #92]	; (406468 <prvProcessTimerOrBlockTask+0xa0>)
  40640c:	681b      	ldr	r3, [r3, #0]
  40640e:	681b      	ldr	r3, [r3, #0]
  406410:	2b00      	cmp	r3, #0
  406412:	bf0c      	ite	eq
  406414:	2301      	moveq	r3, #1
  406416:	2300      	movne	r3, #0
  406418:	b2db      	uxtb	r3, r3
  40641a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40641c:	4b13      	ldr	r3, [pc, #76]	; (40646c <prvProcessTimerOrBlockTask+0xa4>)
  40641e:	6818      	ldr	r0, [r3, #0]
  406420:	687a      	ldr	r2, [r7, #4]
  406422:	68fb      	ldr	r3, [r7, #12]
  406424:	1ad3      	subs	r3, r2, r3
  406426:	683a      	ldr	r2, [r7, #0]
  406428:	4619      	mov	r1, r3
  40642a:	4b11      	ldr	r3, [pc, #68]	; (406470 <prvProcessTimerOrBlockTask+0xa8>)
  40642c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40642e:	4b0c      	ldr	r3, [pc, #48]	; (406460 <prvProcessTimerOrBlockTask+0x98>)
  406430:	4798      	blx	r3
  406432:	4603      	mov	r3, r0
  406434:	2b00      	cmp	r3, #0
  406436:	d10a      	bne.n	40644e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
  406438:	4b0e      	ldr	r3, [pc, #56]	; (406474 <prvProcessTimerOrBlockTask+0xac>)
  40643a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40643e:	601a      	str	r2, [r3, #0]
  406440:	f3bf 8f4f 	dsb	sy
  406444:	f3bf 8f6f 	isb	sy
}
  406448:	e001      	b.n	40644e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
  40644a:	4b05      	ldr	r3, [pc, #20]	; (406460 <prvProcessTimerOrBlockTask+0x98>)
  40644c:	4798      	blx	r3
}
  40644e:	bf00      	nop
  406450:	3710      	adds	r7, #16
  406452:	46bd      	mov	sp, r7
  406454:	bd80      	pop	{r7, pc}
  406456:	bf00      	nop
  406458:	004050d9 	.word	0x004050d9
  40645c:	004064c1 	.word	0x004064c1
  406460:	004050f5 	.word	0x004050f5
  406464:	00406309 	.word	0x00406309
  406468:	2040c75c 	.word	0x2040c75c
  40646c:	2040c760 	.word	0x2040c760
  406470:	00404c8d 	.word	0x00404c8d
  406474:	e000ed04 	.word	0xe000ed04

00406478 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
  406478:	b480      	push	{r7}
  40647a:	b085      	sub	sp, #20
  40647c:	af00      	add	r7, sp, #0
  40647e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  406480:	4b0e      	ldr	r3, [pc, #56]	; (4064bc <prvGetNextExpireTime+0x44>)
  406482:	681b      	ldr	r3, [r3, #0]
  406484:	681b      	ldr	r3, [r3, #0]
  406486:	2b00      	cmp	r3, #0
  406488:	bf0c      	ite	eq
  40648a:	2301      	moveq	r3, #1
  40648c:	2300      	movne	r3, #0
  40648e:	b2db      	uxtb	r3, r3
  406490:	461a      	mov	r2, r3
  406492:	687b      	ldr	r3, [r7, #4]
  406494:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  406496:	687b      	ldr	r3, [r7, #4]
  406498:	681b      	ldr	r3, [r3, #0]
  40649a:	2b00      	cmp	r3, #0
  40649c:	d105      	bne.n	4064aa <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40649e:	4b07      	ldr	r3, [pc, #28]	; (4064bc <prvGetNextExpireTime+0x44>)
  4064a0:	681b      	ldr	r3, [r3, #0]
  4064a2:	68db      	ldr	r3, [r3, #12]
  4064a4:	681b      	ldr	r3, [r3, #0]
  4064a6:	60fb      	str	r3, [r7, #12]
  4064a8:	e001      	b.n	4064ae <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  4064aa:	2300      	movs	r3, #0
  4064ac:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4064ae:	68fb      	ldr	r3, [r7, #12]
}
  4064b0:	4618      	mov	r0, r3
  4064b2:	3714      	adds	r7, #20
  4064b4:	46bd      	mov	sp, r7
  4064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4064ba:	4770      	bx	lr
  4064bc:	2040c758 	.word	0x2040c758

004064c0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  4064c0:	b580      	push	{r7, lr}
  4064c2:	b084      	sub	sp, #16
  4064c4:	af00      	add	r7, sp, #0
  4064c6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  4064c8:	4b0c      	ldr	r3, [pc, #48]	; (4064fc <prvSampleTimeNow+0x3c>)
  4064ca:	4798      	blx	r3
  4064cc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4064ce:	4b0c      	ldr	r3, [pc, #48]	; (406500 <prvSampleTimeNow+0x40>)
  4064d0:	681b      	ldr	r3, [r3, #0]
  4064d2:	68fa      	ldr	r2, [r7, #12]
  4064d4:	429a      	cmp	r2, r3
  4064d6:	d205      	bcs.n	4064e4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
  4064d8:	4b0a      	ldr	r3, [pc, #40]	; (406504 <prvSampleTimeNow+0x44>)
  4064da:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  4064dc:	687b      	ldr	r3, [r7, #4]
  4064de:	2201      	movs	r2, #1
  4064e0:	601a      	str	r2, [r3, #0]
  4064e2:	e002      	b.n	4064ea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  4064e4:	687b      	ldr	r3, [r7, #4]
  4064e6:	2200      	movs	r2, #0
  4064e8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  4064ea:	4a05      	ldr	r2, [pc, #20]	; (406500 <prvSampleTimeNow+0x40>)
  4064ec:	68fb      	ldr	r3, [r7, #12]
  4064ee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  4064f0:	68fb      	ldr	r3, [r7, #12]
}
  4064f2:	4618      	mov	r0, r3
  4064f4:	3710      	adds	r7, #16
  4064f6:	46bd      	mov	sp, r7
  4064f8:	bd80      	pop	{r7, pc}
  4064fa:	bf00      	nop
  4064fc:	00405235 	.word	0x00405235
  406500:	2040c764 	.word	0x2040c764
  406504:	00406709 	.word	0x00406709

00406508 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  406508:	b580      	push	{r7, lr}
  40650a:	b086      	sub	sp, #24
  40650c:	af00      	add	r7, sp, #0
  40650e:	60f8      	str	r0, [r7, #12]
  406510:	60b9      	str	r1, [r7, #8]
  406512:	607a      	str	r2, [r7, #4]
  406514:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
  406516:	2300      	movs	r3, #0
  406518:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40651a:	68fb      	ldr	r3, [r7, #12]
  40651c:	68ba      	ldr	r2, [r7, #8]
  40651e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406520:	68fb      	ldr	r3, [r7, #12]
  406522:	68fa      	ldr	r2, [r7, #12]
  406524:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  406526:	68ba      	ldr	r2, [r7, #8]
  406528:	687b      	ldr	r3, [r7, #4]
  40652a:	429a      	cmp	r2, r3
  40652c:	d812      	bhi.n	406554 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40652e:	687a      	ldr	r2, [r7, #4]
  406530:	683b      	ldr	r3, [r7, #0]
  406532:	1ad2      	subs	r2, r2, r3
  406534:	68fb      	ldr	r3, [r7, #12]
  406536:	699b      	ldr	r3, [r3, #24]
  406538:	429a      	cmp	r2, r3
  40653a:	d302      	bcc.n	406542 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40653c:	2301      	movs	r3, #1
  40653e:	617b      	str	r3, [r7, #20]
  406540:	e01b      	b.n	40657a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  406542:	4b10      	ldr	r3, [pc, #64]	; (406584 <prvInsertTimerInActiveList+0x7c>)
  406544:	681a      	ldr	r2, [r3, #0]
  406546:	68fb      	ldr	r3, [r7, #12]
  406548:	3304      	adds	r3, #4
  40654a:	4619      	mov	r1, r3
  40654c:	4610      	mov	r0, r2
  40654e:	4b0e      	ldr	r3, [pc, #56]	; (406588 <prvInsertTimerInActiveList+0x80>)
  406550:	4798      	blx	r3
  406552:	e012      	b.n	40657a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  406554:	687a      	ldr	r2, [r7, #4]
  406556:	683b      	ldr	r3, [r7, #0]
  406558:	429a      	cmp	r2, r3
  40655a:	d206      	bcs.n	40656a <prvInsertTimerInActiveList+0x62>
  40655c:	68ba      	ldr	r2, [r7, #8]
  40655e:	683b      	ldr	r3, [r7, #0]
  406560:	429a      	cmp	r2, r3
  406562:	d302      	bcc.n	40656a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  406564:	2301      	movs	r3, #1
  406566:	617b      	str	r3, [r7, #20]
  406568:	e007      	b.n	40657a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40656a:	4b08      	ldr	r3, [pc, #32]	; (40658c <prvInsertTimerInActiveList+0x84>)
  40656c:	681a      	ldr	r2, [r3, #0]
  40656e:	68fb      	ldr	r3, [r7, #12]
  406570:	3304      	adds	r3, #4
  406572:	4619      	mov	r1, r3
  406574:	4610      	mov	r0, r2
  406576:	4b04      	ldr	r3, [pc, #16]	; (406588 <prvInsertTimerInActiveList+0x80>)
  406578:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  40657a:	697b      	ldr	r3, [r7, #20]
}
  40657c:	4618      	mov	r0, r3
  40657e:	3718      	adds	r7, #24
  406580:	46bd      	mov	sp, r7
  406582:	bd80      	pop	{r7, pc}
  406584:	2040c75c 	.word	0x2040c75c
  406588:	00403b43 	.word	0x00403b43
  40658c:	2040c758 	.word	0x2040c758

00406590 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  406590:	b590      	push	{r4, r7, lr}
  406592:	b08f      	sub	sp, #60	; 0x3c
  406594:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  406596:	e09a      	b.n	4066ce <prvProcessReceivedCommands+0x13e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  406598:	687b      	ldr	r3, [r7, #4]
  40659a:	2b00      	cmp	r3, #0
  40659c:	da19      	bge.n	4065d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
  40659e:	1d3b      	adds	r3, r7, #4
  4065a0:	3304      	adds	r3, #4
  4065a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
  4065a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4065a6:	2b00      	cmp	r3, #0
  4065a8:	d10b      	bne.n	4065c2 <prvProcessReceivedCommands+0x32>
  4065aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4065ae:	b672      	cpsid	i
  4065b0:	f383 8811 	msr	BASEPRI, r3
  4065b4:	f3bf 8f6f 	isb	sy
  4065b8:	f3bf 8f4f 	dsb	sy
  4065bc:	b662      	cpsie	i
  4065be:	61fb      	str	r3, [r7, #28]
  4065c0:	e7fe      	b.n	4065c0 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4065c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4065c4:	681b      	ldr	r3, [r3, #0]
  4065c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4065c8:	6850      	ldr	r0, [r2, #4]
  4065ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4065cc:	6892      	ldr	r2, [r2, #8]
  4065ce:	4611      	mov	r1, r2
  4065d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4065d2:	687b      	ldr	r3, [r7, #4]
  4065d4:	2b00      	cmp	r3, #0
  4065d6:	db7a      	blt.n	4066ce <prvProcessReceivedCommands+0x13e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4065d8:	68fb      	ldr	r3, [r7, #12]
  4065da:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4065dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4065de:	695b      	ldr	r3, [r3, #20]
  4065e0:	2b00      	cmp	r3, #0
  4065e2:	d004      	beq.n	4065ee <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4065e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4065e6:	3304      	adds	r3, #4
  4065e8:	4618      	mov	r0, r3
  4065ea:	4b40      	ldr	r3, [pc, #256]	; (4066ec <prvProcessReceivedCommands+0x15c>)
  4065ec:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4065ee:	463b      	mov	r3, r7
  4065f0:	4618      	mov	r0, r3
  4065f2:	4b3f      	ldr	r3, [pc, #252]	; (4066f0 <prvProcessReceivedCommands+0x160>)
  4065f4:	4798      	blx	r3
  4065f6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
  4065f8:	687b      	ldr	r3, [r7, #4]
  4065fa:	2b09      	cmp	r3, #9
  4065fc:	d866      	bhi.n	4066cc <prvProcessReceivedCommands+0x13c>
  4065fe:	a201      	add	r2, pc, #4	; (adr r2, 406604 <prvProcessReceivedCommands+0x74>)
  406600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406604:	0040662d 	.word	0x0040662d
  406608:	0040662d 	.word	0x0040662d
  40660c:	0040662d 	.word	0x0040662d
  406610:	004066cf 	.word	0x004066cf
  406614:	0040668b 	.word	0x0040668b
  406618:	004066c5 	.word	0x004066c5
  40661c:	0040662d 	.word	0x0040662d
  406620:	0040662d 	.word	0x0040662d
  406624:	004066cf 	.word	0x004066cf
  406628:	0040668b 	.word	0x0040668b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  40662c:	68ba      	ldr	r2, [r7, #8]
  40662e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  406630:	699b      	ldr	r3, [r3, #24]
  406632:	18d1      	adds	r1, r2, r3
  406634:	68bb      	ldr	r3, [r7, #8]
  406636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  406638:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40663a:	4c2e      	ldr	r4, [pc, #184]	; (4066f4 <prvProcessReceivedCommands+0x164>)
  40663c:	47a0      	blx	r4
  40663e:	4603      	mov	r3, r0
  406640:	2b01      	cmp	r3, #1
  406642:	d144      	bne.n	4066ce <prvProcessReceivedCommands+0x13e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  406644:	6abb      	ldr	r3, [r7, #40]	; 0x28
  406646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  40664a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40664e:	69db      	ldr	r3, [r3, #28]
  406650:	2b01      	cmp	r3, #1
  406652:	d13c      	bne.n	4066ce <prvProcessReceivedCommands+0x13e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  406654:	68ba      	ldr	r2, [r7, #8]
  406656:	6abb      	ldr	r3, [r7, #40]	; 0x28
  406658:	699b      	ldr	r3, [r3, #24]
  40665a:	441a      	add	r2, r3
  40665c:	2300      	movs	r3, #0
  40665e:	9300      	str	r3, [sp, #0]
  406660:	2300      	movs	r3, #0
  406662:	2100      	movs	r1, #0
  406664:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  406666:	4c24      	ldr	r4, [pc, #144]	; (4066f8 <prvProcessReceivedCommands+0x168>)
  406668:	47a0      	blx	r4
  40666a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
  40666c:	6a3b      	ldr	r3, [r7, #32]
  40666e:	2b00      	cmp	r3, #0
  406670:	d12d      	bne.n	4066ce <prvProcessReceivedCommands+0x13e>
  406672:	f04f 0380 	mov.w	r3, #128	; 0x80
  406676:	b672      	cpsid	i
  406678:	f383 8811 	msr	BASEPRI, r3
  40667c:	f3bf 8f6f 	isb	sy
  406680:	f3bf 8f4f 	dsb	sy
  406684:	b662      	cpsie	i
  406686:	61bb      	str	r3, [r7, #24]
  406688:	e7fe      	b.n	406688 <prvProcessReceivedCommands+0xf8>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  40668a:	68ba      	ldr	r2, [r7, #8]
  40668c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40668e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  406690:	6abb      	ldr	r3, [r7, #40]	; 0x28
  406692:	699b      	ldr	r3, [r3, #24]
  406694:	2b00      	cmp	r3, #0
  406696:	d10b      	bne.n	4066b0 <prvProcessReceivedCommands+0x120>
  406698:	f04f 0380 	mov.w	r3, #128	; 0x80
  40669c:	b672      	cpsid	i
  40669e:	f383 8811 	msr	BASEPRI, r3
  4066a2:	f3bf 8f6f 	isb	sy
  4066a6:	f3bf 8f4f 	dsb	sy
  4066aa:	b662      	cpsie	i
  4066ac:	617b      	str	r3, [r7, #20]
  4066ae:	e7fe      	b.n	4066ae <prvProcessReceivedCommands+0x11e>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4066b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4066b2:	699a      	ldr	r2, [r3, #24]
  4066b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4066b6:	18d1      	adds	r1, r2, r3
  4066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4066ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4066bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  4066be:	4c0d      	ldr	r4, [pc, #52]	; (4066f4 <prvProcessReceivedCommands+0x164>)
  4066c0:	47a0      	blx	r4
					break;
  4066c2:	e004      	b.n	4066ce <prvProcessReceivedCommands+0x13e>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  4066c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
  4066c6:	4b0d      	ldr	r3, [pc, #52]	; (4066fc <prvProcessReceivedCommands+0x16c>)
  4066c8:	4798      	blx	r3
					break;
  4066ca:	e000      	b.n	4066ce <prvProcessReceivedCommands+0x13e>

				default	:
					/* Don't expect to get here. */
					break;
  4066cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4066ce:	4b0c      	ldr	r3, [pc, #48]	; (406700 <prvProcessReceivedCommands+0x170>)
  4066d0:	6818      	ldr	r0, [r3, #0]
  4066d2:	1d39      	adds	r1, r7, #4
  4066d4:	2300      	movs	r3, #0
  4066d6:	2200      	movs	r2, #0
  4066d8:	4c0a      	ldr	r4, [pc, #40]	; (406704 <prvProcessReceivedCommands+0x174>)
  4066da:	47a0      	blx	r4
  4066dc:	4603      	mov	r3, r0
  4066de:	2b00      	cmp	r3, #0
  4066e0:	f47f af5a 	bne.w	406598 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
  4066e4:	bf00      	nop
  4066e6:	3734      	adds	r7, #52	; 0x34
  4066e8:	46bd      	mov	sp, r7
  4066ea:	bd90      	pop	{r4, r7, pc}
  4066ec:	00403bb5 	.word	0x00403bb5
  4066f0:	004064c1 	.word	0x004064c1
  4066f4:	00406509 	.word	0x00406509
  4066f8:	00406261 	.word	0x00406261
  4066fc:	004040bd 	.word	0x004040bd
  406700:	2040c760 	.word	0x2040c760
  406704:	0040478d 	.word	0x0040478d

00406708 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
  406708:	b590      	push	{r4, r7, lr}
  40670a:	b089      	sub	sp, #36	; 0x24
  40670c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40670e:	e046      	b.n	40679e <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406710:	4b2c      	ldr	r3, [pc, #176]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  406712:	681b      	ldr	r3, [r3, #0]
  406714:	68db      	ldr	r3, [r3, #12]
  406716:	681b      	ldr	r3, [r3, #0]
  406718:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40671a:	4b2a      	ldr	r3, [pc, #168]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  40671c:	681b      	ldr	r3, [r3, #0]
  40671e:	68db      	ldr	r3, [r3, #12]
  406720:	68db      	ldr	r3, [r3, #12]
  406722:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  406724:	693b      	ldr	r3, [r7, #16]
  406726:	3304      	adds	r3, #4
  406728:	4618      	mov	r0, r3
  40672a:	4b27      	ldr	r3, [pc, #156]	; (4067c8 <prvSwitchTimerLists+0xc0>)
  40672c:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40672e:	693b      	ldr	r3, [r7, #16]
  406730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406732:	6938      	ldr	r0, [r7, #16]
  406734:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  406736:	693b      	ldr	r3, [r7, #16]
  406738:	69db      	ldr	r3, [r3, #28]
  40673a:	2b01      	cmp	r3, #1
  40673c:	d12f      	bne.n	40679e <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40673e:	693b      	ldr	r3, [r7, #16]
  406740:	699a      	ldr	r2, [r3, #24]
  406742:	697b      	ldr	r3, [r7, #20]
  406744:	4413      	add	r3, r2
  406746:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
  406748:	68fa      	ldr	r2, [r7, #12]
  40674a:	697b      	ldr	r3, [r7, #20]
  40674c:	429a      	cmp	r2, r3
  40674e:	d90e      	bls.n	40676e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406750:	693b      	ldr	r3, [r7, #16]
  406752:	68fa      	ldr	r2, [r7, #12]
  406754:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406756:	693b      	ldr	r3, [r7, #16]
  406758:	693a      	ldr	r2, [r7, #16]
  40675a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40675c:	4b19      	ldr	r3, [pc, #100]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  40675e:	681a      	ldr	r2, [r3, #0]
  406760:	693b      	ldr	r3, [r7, #16]
  406762:	3304      	adds	r3, #4
  406764:	4619      	mov	r1, r3
  406766:	4610      	mov	r0, r2
  406768:	4b18      	ldr	r3, [pc, #96]	; (4067cc <prvSwitchTimerLists+0xc4>)
  40676a:	4798      	blx	r3
  40676c:	e017      	b.n	40679e <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  40676e:	2300      	movs	r3, #0
  406770:	9300      	str	r3, [sp, #0]
  406772:	2300      	movs	r3, #0
  406774:	697a      	ldr	r2, [r7, #20]
  406776:	2100      	movs	r1, #0
  406778:	6938      	ldr	r0, [r7, #16]
  40677a:	4c15      	ldr	r4, [pc, #84]	; (4067d0 <prvSwitchTimerLists+0xc8>)
  40677c:	47a0      	blx	r4
  40677e:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
  406780:	68bb      	ldr	r3, [r7, #8]
  406782:	2b00      	cmp	r3, #0
  406784:	d10b      	bne.n	40679e <prvSwitchTimerLists+0x96>
  406786:	f04f 0380 	mov.w	r3, #128	; 0x80
  40678a:	b672      	cpsid	i
  40678c:	f383 8811 	msr	BASEPRI, r3
  406790:	f3bf 8f6f 	isb	sy
  406794:	f3bf 8f4f 	dsb	sy
  406798:	b662      	cpsie	i
  40679a:	603b      	str	r3, [r7, #0]
  40679c:	e7fe      	b.n	40679c <prvSwitchTimerLists+0x94>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40679e:	4b09      	ldr	r3, [pc, #36]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  4067a0:	681b      	ldr	r3, [r3, #0]
  4067a2:	681b      	ldr	r3, [r3, #0]
  4067a4:	2b00      	cmp	r3, #0
  4067a6:	d1b3      	bne.n	406710 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
  4067a8:	4b06      	ldr	r3, [pc, #24]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  4067aa:	681b      	ldr	r3, [r3, #0]
  4067ac:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
  4067ae:	4b09      	ldr	r3, [pc, #36]	; (4067d4 <prvSwitchTimerLists+0xcc>)
  4067b0:	681b      	ldr	r3, [r3, #0]
  4067b2:	4a04      	ldr	r2, [pc, #16]	; (4067c4 <prvSwitchTimerLists+0xbc>)
  4067b4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  4067b6:	4a07      	ldr	r2, [pc, #28]	; (4067d4 <prvSwitchTimerLists+0xcc>)
  4067b8:	687b      	ldr	r3, [r7, #4]
  4067ba:	6013      	str	r3, [r2, #0]
}
  4067bc:	bf00      	nop
  4067be:	371c      	adds	r7, #28
  4067c0:	46bd      	mov	sp, r7
  4067c2:	bd90      	pop	{r4, r7, pc}
  4067c4:	2040c758 	.word	0x2040c758
  4067c8:	00403bb5 	.word	0x00403bb5
  4067cc:	00403b43 	.word	0x00403b43
  4067d0:	00406261 	.word	0x00406261
  4067d4:	2040c75c 	.word	0x2040c75c

004067d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4067d8:	b580      	push	{r7, lr}
  4067da:	b082      	sub	sp, #8
  4067dc:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4067de:	4b1d      	ldr	r3, [pc, #116]	; (406854 <prvCheckForValidListAndQueue+0x7c>)
  4067e0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4067e2:	4b1d      	ldr	r3, [pc, #116]	; (406858 <prvCheckForValidListAndQueue+0x80>)
  4067e4:	681b      	ldr	r3, [r3, #0]
  4067e6:	2b00      	cmp	r3, #0
  4067e8:	d12d      	bne.n	406846 <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
  4067ea:	481c      	ldr	r0, [pc, #112]	; (40685c <prvCheckForValidListAndQueue+0x84>)
  4067ec:	4b1c      	ldr	r3, [pc, #112]	; (406860 <prvCheckForValidListAndQueue+0x88>)
  4067ee:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4067f0:	481c      	ldr	r0, [pc, #112]	; (406864 <prvCheckForValidListAndQueue+0x8c>)
  4067f2:	4b1b      	ldr	r3, [pc, #108]	; (406860 <prvCheckForValidListAndQueue+0x88>)
  4067f4:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4067f6:	4b1c      	ldr	r3, [pc, #112]	; (406868 <prvCheckForValidListAndQueue+0x90>)
  4067f8:	4a18      	ldr	r2, [pc, #96]	; (40685c <prvCheckForValidListAndQueue+0x84>)
  4067fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4067fc:	4b1b      	ldr	r3, [pc, #108]	; (40686c <prvCheckForValidListAndQueue+0x94>)
  4067fe:	4a19      	ldr	r2, [pc, #100]	; (406864 <prvCheckForValidListAndQueue+0x8c>)
  406800:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  406802:	2200      	movs	r2, #0
  406804:	2110      	movs	r1, #16
  406806:	2005      	movs	r0, #5
  406808:	4b19      	ldr	r3, [pc, #100]	; (406870 <prvCheckForValidListAndQueue+0x98>)
  40680a:	4798      	blx	r3
  40680c:	4602      	mov	r2, r0
  40680e:	4b12      	ldr	r3, [pc, #72]	; (406858 <prvCheckForValidListAndQueue+0x80>)
  406810:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
  406812:	4b11      	ldr	r3, [pc, #68]	; (406858 <prvCheckForValidListAndQueue+0x80>)
  406814:	681b      	ldr	r3, [r3, #0]
  406816:	2b00      	cmp	r3, #0
  406818:	d10b      	bne.n	406832 <prvCheckForValidListAndQueue+0x5a>
  40681a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40681e:	b672      	cpsid	i
  406820:	f383 8811 	msr	BASEPRI, r3
  406824:	f3bf 8f6f 	isb	sy
  406828:	f3bf 8f4f 	dsb	sy
  40682c:	b662      	cpsie	i
  40682e:	607b      	str	r3, [r7, #4]
  406830:	e7fe      	b.n	406830 <prvCheckForValidListAndQueue+0x58>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
  406832:	4b09      	ldr	r3, [pc, #36]	; (406858 <prvCheckForValidListAndQueue+0x80>)
  406834:	681b      	ldr	r3, [r3, #0]
  406836:	2b00      	cmp	r3, #0
  406838:	d005      	beq.n	406846 <prvCheckForValidListAndQueue+0x6e>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40683a:	4b07      	ldr	r3, [pc, #28]	; (406858 <prvCheckForValidListAndQueue+0x80>)
  40683c:	681b      	ldr	r3, [r3, #0]
  40683e:	490d      	ldr	r1, [pc, #52]	; (406874 <prvCheckForValidListAndQueue+0x9c>)
  406840:	4618      	mov	r0, r3
  406842:	4b0d      	ldr	r3, [pc, #52]	; (406878 <prvCheckForValidListAndQueue+0xa0>)
  406844:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  406846:	4b0d      	ldr	r3, [pc, #52]	; (40687c <prvCheckForValidListAndQueue+0xa4>)
  406848:	4798      	blx	r3
}
  40684a:	bf00      	nop
  40684c:	3708      	adds	r7, #8
  40684e:	46bd      	mov	sp, r7
  406850:	bd80      	pop	{r7, pc}
  406852:	bf00      	nop
  406854:	00403de1 	.word	0x00403de1
  406858:	2040c760 	.word	0x2040c760
  40685c:	2040c730 	.word	0x2040c730
  406860:	00403aa1 	.word	0x00403aa1
  406864:	2040c744 	.word	0x2040c744
  406868:	2040c758 	.word	0x2040c758
  40686c:	2040c75c 	.word	0x2040c75c
  406870:	004041d5 	.word	0x004041d5
  406874:	0040dc1c 	.word	0x0040dc1c
  406878:	00404c3d 	.word	0x00404c3d
  40687c:	00403e45 	.word	0x00403e45

00406880 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  406880:	b480      	push	{r7}
  406882:	b083      	sub	sp, #12
  406884:	af00      	add	r7, sp, #0
  406886:	4603      	mov	r3, r0
  406888:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40688a:	4909      	ldr	r1, [pc, #36]	; (4068b0 <NVIC_EnableIRQ+0x30>)
  40688c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  406890:	095b      	lsrs	r3, r3, #5
  406892:	79fa      	ldrb	r2, [r7, #7]
  406894:	f002 021f 	and.w	r2, r2, #31
  406898:	2001      	movs	r0, #1
  40689a:	fa00 f202 	lsl.w	r2, r0, r2
  40689e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4068a2:	bf00      	nop
  4068a4:	370c      	adds	r7, #12
  4068a6:	46bd      	mov	sp, r7
  4068a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4068ac:	4770      	bx	lr
  4068ae:	bf00      	nop
  4068b0:	e000e100 	.word	0xe000e100

004068b4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4068b4:	b480      	push	{r7}
  4068b6:	b083      	sub	sp, #12
  4068b8:	af00      	add	r7, sp, #0
  4068ba:	4603      	mov	r3, r0
  4068bc:	6039      	str	r1, [r7, #0]
  4068be:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4068c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4068c4:	2b00      	cmp	r3, #0
  4068c6:	da0b      	bge.n	4068e0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4068c8:	490d      	ldr	r1, [pc, #52]	; (406900 <NVIC_SetPriority+0x4c>)
  4068ca:	79fb      	ldrb	r3, [r7, #7]
  4068cc:	f003 030f 	and.w	r3, r3, #15
  4068d0:	3b04      	subs	r3, #4
  4068d2:	683a      	ldr	r2, [r7, #0]
  4068d4:	b2d2      	uxtb	r2, r2
  4068d6:	0152      	lsls	r2, r2, #5
  4068d8:	b2d2      	uxtb	r2, r2
  4068da:	440b      	add	r3, r1
  4068dc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4068de:	e009      	b.n	4068f4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4068e0:	4908      	ldr	r1, [pc, #32]	; (406904 <NVIC_SetPriority+0x50>)
  4068e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4068e6:	683a      	ldr	r2, [r7, #0]
  4068e8:	b2d2      	uxtb	r2, r2
  4068ea:	0152      	lsls	r2, r2, #5
  4068ec:	b2d2      	uxtb	r2, r2
  4068ee:	440b      	add	r3, r1
  4068f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4068f4:	bf00      	nop
  4068f6:	370c      	adds	r7, #12
  4068f8:	46bd      	mov	sp, r7
  4068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4068fe:	4770      	bx	lr
  406900:	e000ed00 	.word	0xe000ed00
  406904:	e000e100 	.word	0xe000e100

00406908 <osc_get_rate>:
{
  406908:	b480      	push	{r7}
  40690a:	b083      	sub	sp, #12
  40690c:	af00      	add	r7, sp, #0
  40690e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406910:	687b      	ldr	r3, [r7, #4]
  406912:	2b07      	cmp	r3, #7
  406914:	d825      	bhi.n	406962 <osc_get_rate+0x5a>
  406916:	a201      	add	r2, pc, #4	; (adr r2, 40691c <osc_get_rate+0x14>)
  406918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40691c:	0040693d 	.word	0x0040693d
  406920:	00406943 	.word	0x00406943
  406924:	00406949 	.word	0x00406949
  406928:	0040694f 	.word	0x0040694f
  40692c:	00406953 	.word	0x00406953
  406930:	00406957 	.word	0x00406957
  406934:	0040695b 	.word	0x0040695b
  406938:	0040695f 	.word	0x0040695f
		return OSC_SLCK_32K_RC_HZ;
  40693c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406940:	e010      	b.n	406964 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  406942:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406946:	e00d      	b.n	406964 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  406948:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40694c:	e00a      	b.n	406964 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40694e:	4b08      	ldr	r3, [pc, #32]	; (406970 <osc_get_rate+0x68>)
  406950:	e008      	b.n	406964 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  406952:	4b08      	ldr	r3, [pc, #32]	; (406974 <osc_get_rate+0x6c>)
  406954:	e006      	b.n	406964 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  406956:	4b08      	ldr	r3, [pc, #32]	; (406978 <osc_get_rate+0x70>)
  406958:	e004      	b.n	406964 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40695a:	4b07      	ldr	r3, [pc, #28]	; (406978 <osc_get_rate+0x70>)
  40695c:	e002      	b.n	406964 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40695e:	4b06      	ldr	r3, [pc, #24]	; (406978 <osc_get_rate+0x70>)
  406960:	e000      	b.n	406964 <osc_get_rate+0x5c>
	return 0;
  406962:	2300      	movs	r3, #0
}
  406964:	4618      	mov	r0, r3
  406966:	370c      	adds	r7, #12
  406968:	46bd      	mov	sp, r7
  40696a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40696e:	4770      	bx	lr
  406970:	003d0900 	.word	0x003d0900
  406974:	007a1200 	.word	0x007a1200
  406978:	00b71b00 	.word	0x00b71b00

0040697c <sysclk_get_main_hz>:
{
  40697c:	b580      	push	{r7, lr}
  40697e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  406980:	2006      	movs	r0, #6
  406982:	4b05      	ldr	r3, [pc, #20]	; (406998 <sysclk_get_main_hz+0x1c>)
  406984:	4798      	blx	r3
  406986:	4602      	mov	r2, r0
  406988:	4613      	mov	r3, r2
  40698a:	009b      	lsls	r3, r3, #2
  40698c:	4413      	add	r3, r2
  40698e:	009a      	lsls	r2, r3, #2
  406990:	4413      	add	r3, r2
}
  406992:	4618      	mov	r0, r3
  406994:	bd80      	pop	{r7, pc}
  406996:	bf00      	nop
  406998:	00406909 	.word	0x00406909

0040699c <sysclk_get_cpu_hz>:
{
  40699c:	b580      	push	{r7, lr}
  40699e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4069a0:	4b02      	ldr	r3, [pc, #8]	; (4069ac <sysclk_get_cpu_hz+0x10>)
  4069a2:	4798      	blx	r3
  4069a4:	4603      	mov	r3, r0
}
  4069a6:	4618      	mov	r0, r3
  4069a8:	bd80      	pop	{r7, pc}
  4069aa:	bf00      	nop
  4069ac:	0040697d 	.word	0x0040697d

004069b0 <sysclk_get_peripheral_hz>:
{
  4069b0:	b580      	push	{r7, lr}
  4069b2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4069b4:	4b02      	ldr	r3, [pc, #8]	; (4069c0 <sysclk_get_peripheral_hz+0x10>)
  4069b6:	4798      	blx	r3
  4069b8:	4603      	mov	r3, r0
  4069ba:	085b      	lsrs	r3, r3, #1
}
  4069bc:	4618      	mov	r0, r3
  4069be:	bd80      	pop	{r7, pc}
  4069c0:	0040697d 	.word	0x0040697d

004069c4 <sysclk_enable_peripheral_clock>:
{
  4069c4:	b580      	push	{r7, lr}
  4069c6:	b082      	sub	sp, #8
  4069c8:	af00      	add	r7, sp, #0
  4069ca:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4069cc:	6878      	ldr	r0, [r7, #4]
  4069ce:	4b03      	ldr	r3, [pc, #12]	; (4069dc <sysclk_enable_peripheral_clock+0x18>)
  4069d0:	4798      	blx	r3
}
  4069d2:	bf00      	nop
  4069d4:	3708      	adds	r7, #8
  4069d6:	46bd      	mov	sp, r7
  4069d8:	bd80      	pop	{r7, pc}
  4069da:	bf00      	nop
  4069dc:	00402b69 	.word	0x00402b69

004069e0 <ioport_toggle_pin_level>:
{
  4069e0:	b480      	push	{r7}
  4069e2:	b08b      	sub	sp, #44	; 0x2c
  4069e4:	af00      	add	r7, sp, #0
  4069e6:	6078      	str	r0, [r7, #4]
  4069e8:	687b      	ldr	r3, [r7, #4]
  4069ea:	627b      	str	r3, [r7, #36]	; 0x24
  4069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4069ee:	623b      	str	r3, [r7, #32]
  4069f0:	6a3b      	ldr	r3, [r7, #32]
  4069f2:	61fb      	str	r3, [r7, #28]
	return pin >> 5;
  4069f4:	69fb      	ldr	r3, [r7, #28]
  4069f6:	095b      	lsrs	r3, r3, #5
  4069f8:	61bb      	str	r3, [r7, #24]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4069fa:	69ba      	ldr	r2, [r7, #24]
  4069fc:	4b13      	ldr	r3, [pc, #76]	; (406a4c <ioport_toggle_pin_level+0x6c>)
  4069fe:	4413      	add	r3, r2
  406a00:	025b      	lsls	r3, r3, #9
	Pio *port = arch_ioport_pin_to_base(pin);
  406a02:	617b      	str	r3, [r7, #20]
  406a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  406a06:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  406a08:	693b      	ldr	r3, [r7, #16]
  406a0a:	f003 031f 	and.w	r3, r3, #31
  406a0e:	2201      	movs	r2, #1
  406a10:	fa02 f303 	lsl.w	r3, r2, r3
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);
  406a14:	60fb      	str	r3, [r7, #12]
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  406a16:	697b      	ldr	r3, [r7, #20]
  406a18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  406a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  406a1c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  406a1e:	68bb      	ldr	r3, [r7, #8]
  406a20:	f003 031f 	and.w	r3, r3, #31
  406a24:	2101      	movs	r1, #1
  406a26:	fa01 f303 	lsl.w	r3, r1, r3
	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  406a2a:	4013      	ands	r3, r2
  406a2c:	2b00      	cmp	r3, #0
  406a2e:	d003      	beq.n	406a38 <ioport_toggle_pin_level+0x58>
		port->PIO_CODR = mask;
  406a30:	697b      	ldr	r3, [r7, #20]
  406a32:	68fa      	ldr	r2, [r7, #12]
  406a34:	635a      	str	r2, [r3, #52]	; 0x34
}
  406a36:	e002      	b.n	406a3e <ioport_toggle_pin_level+0x5e>
		port->PIO_SODR = mask;
  406a38:	697b      	ldr	r3, [r7, #20]
  406a3a:	68fa      	ldr	r2, [r7, #12]
  406a3c:	631a      	str	r2, [r3, #48]	; 0x30
  406a3e:	bf00      	nop
  406a40:	372c      	adds	r7, #44	; 0x2c
  406a42:	46bd      	mov	sp, r7
  406a44:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a48:	4770      	bx	lr
  406a4a:	bf00      	nop
  406a4c:	00200707 	.word	0x00200707

00406a50 <usart_serial_init>:
{
  406a50:	b580      	push	{r7, lr}
  406a52:	b08c      	sub	sp, #48	; 0x30
  406a54:	af00      	add	r7, sp, #0
  406a56:	6078      	str	r0, [r7, #4]
  406a58:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  406a5a:	4b4f      	ldr	r3, [pc, #316]	; (406b98 <usart_serial_init+0x148>)
  406a5c:	4798      	blx	r3
  406a5e:	4603      	mov	r3, r0
  406a60:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  406a62:	683b      	ldr	r3, [r7, #0]
  406a64:	681b      	ldr	r3, [r3, #0]
  406a66:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  406a68:	683b      	ldr	r3, [r7, #0]
  406a6a:	689b      	ldr	r3, [r3, #8]
  406a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  406a6e:	683b      	ldr	r3, [r7, #0]
  406a70:	681b      	ldr	r3, [r3, #0]
  406a72:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  406a74:	683b      	ldr	r3, [r7, #0]
  406a76:	685b      	ldr	r3, [r3, #4]
  406a78:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  406a7a:	683b      	ldr	r3, [r7, #0]
  406a7c:	689b      	ldr	r3, [r3, #8]
  406a7e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  406a80:	683b      	ldr	r3, [r7, #0]
  406a82:	68db      	ldr	r3, [r3, #12]
  406a84:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  406a86:	2300      	movs	r3, #0
  406a88:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  406a8a:	687b      	ldr	r3, [r7, #4]
  406a8c:	4a43      	ldr	r2, [pc, #268]	; (406b9c <usart_serial_init+0x14c>)
  406a8e:	4293      	cmp	r3, r2
  406a90:	d108      	bne.n	406aa4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  406a92:	2007      	movs	r0, #7
  406a94:	4b42      	ldr	r3, [pc, #264]	; (406ba0 <usart_serial_init+0x150>)
  406a96:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  406a98:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406a9c:	4619      	mov	r1, r3
  406a9e:	6878      	ldr	r0, [r7, #4]
  406aa0:	4b40      	ldr	r3, [pc, #256]	; (406ba4 <usart_serial_init+0x154>)
  406aa2:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  406aa4:	687b      	ldr	r3, [r7, #4]
  406aa6:	4a40      	ldr	r2, [pc, #256]	; (406ba8 <usart_serial_init+0x158>)
  406aa8:	4293      	cmp	r3, r2
  406aaa:	d108      	bne.n	406abe <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  406aac:	2008      	movs	r0, #8
  406aae:	4b3c      	ldr	r3, [pc, #240]	; (406ba0 <usart_serial_init+0x150>)
  406ab0:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  406ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406ab6:	4619      	mov	r1, r3
  406ab8:	6878      	ldr	r0, [r7, #4]
  406aba:	4b3a      	ldr	r3, [pc, #232]	; (406ba4 <usart_serial_init+0x154>)
  406abc:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  406abe:	687b      	ldr	r3, [r7, #4]
  406ac0:	4a3a      	ldr	r2, [pc, #232]	; (406bac <usart_serial_init+0x15c>)
  406ac2:	4293      	cmp	r3, r2
  406ac4:	d108      	bne.n	406ad8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  406ac6:	202c      	movs	r0, #44	; 0x2c
  406ac8:	4b35      	ldr	r3, [pc, #212]	; (406ba0 <usart_serial_init+0x150>)
  406aca:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  406acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406ad0:	4619      	mov	r1, r3
  406ad2:	6878      	ldr	r0, [r7, #4]
  406ad4:	4b33      	ldr	r3, [pc, #204]	; (406ba4 <usart_serial_init+0x154>)
  406ad6:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  406ad8:	687b      	ldr	r3, [r7, #4]
  406ada:	4a35      	ldr	r2, [pc, #212]	; (406bb0 <usart_serial_init+0x160>)
  406adc:	4293      	cmp	r3, r2
  406ade:	d108      	bne.n	406af2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  406ae0:	202d      	movs	r0, #45	; 0x2d
  406ae2:	4b2f      	ldr	r3, [pc, #188]	; (406ba0 <usart_serial_init+0x150>)
  406ae4:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  406ae6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406aea:	4619      	mov	r1, r3
  406aec:	6878      	ldr	r0, [r7, #4]
  406aee:	4b2d      	ldr	r3, [pc, #180]	; (406ba4 <usart_serial_init+0x154>)
  406af0:	4798      	blx	r3
	if (UART4 == (Uart*)p_usart) {
  406af2:	687b      	ldr	r3, [r7, #4]
  406af4:	4a2f      	ldr	r2, [pc, #188]	; (406bb4 <usart_serial_init+0x164>)
  406af6:	4293      	cmp	r3, r2
  406af8:	d108      	bne.n	406b0c <usart_serial_init+0xbc>
		sysclk_enable_peripheral_clock(ID_UART4);
  406afa:	202e      	movs	r0, #46	; 0x2e
  406afc:	4b28      	ldr	r3, [pc, #160]	; (406ba0 <usart_serial_init+0x150>)
  406afe:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  406b00:	f107 0324 	add.w	r3, r7, #36	; 0x24
  406b04:	4619      	mov	r1, r3
  406b06:	6878      	ldr	r0, [r7, #4]
  406b08:	4b26      	ldr	r3, [pc, #152]	; (406ba4 <usart_serial_init+0x154>)
  406b0a:	4798      	blx	r3
	if (USART0 == p_usart) {
  406b0c:	687b      	ldr	r3, [r7, #4]
  406b0e:	4a2a      	ldr	r2, [pc, #168]	; (406bb8 <usart_serial_init+0x168>)
  406b10:	4293      	cmp	r3, r2
  406b12:	d111      	bne.n	406b38 <usart_serial_init+0xe8>
		sysclk_enable_peripheral_clock(ID_USART0);
  406b14:	200d      	movs	r0, #13
  406b16:	4b22      	ldr	r3, [pc, #136]	; (406ba0 <usart_serial_init+0x150>)
  406b18:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  406b1a:	4b1f      	ldr	r3, [pc, #124]	; (406b98 <usart_serial_init+0x148>)
  406b1c:	4798      	blx	r3
  406b1e:	4602      	mov	r2, r0
  406b20:	f107 030c 	add.w	r3, r7, #12
  406b24:	4619      	mov	r1, r3
  406b26:	6878      	ldr	r0, [r7, #4]
  406b28:	4b24      	ldr	r3, [pc, #144]	; (406bbc <usart_serial_init+0x16c>)
  406b2a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406b2c:	6878      	ldr	r0, [r7, #4]
  406b2e:	4b24      	ldr	r3, [pc, #144]	; (406bc0 <usart_serial_init+0x170>)
  406b30:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406b32:	6878      	ldr	r0, [r7, #4]
  406b34:	4b23      	ldr	r3, [pc, #140]	; (406bc4 <usart_serial_init+0x174>)
  406b36:	4798      	blx	r3
	if (USART1 == p_usart) {
  406b38:	687b      	ldr	r3, [r7, #4]
  406b3a:	4a23      	ldr	r2, [pc, #140]	; (406bc8 <usart_serial_init+0x178>)
  406b3c:	4293      	cmp	r3, r2
  406b3e:	d111      	bne.n	406b64 <usart_serial_init+0x114>
		sysclk_enable_peripheral_clock(ID_USART1);
  406b40:	200e      	movs	r0, #14
  406b42:	4b17      	ldr	r3, [pc, #92]	; (406ba0 <usart_serial_init+0x150>)
  406b44:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  406b46:	4b14      	ldr	r3, [pc, #80]	; (406b98 <usart_serial_init+0x148>)
  406b48:	4798      	blx	r3
  406b4a:	4602      	mov	r2, r0
  406b4c:	f107 030c 	add.w	r3, r7, #12
  406b50:	4619      	mov	r1, r3
  406b52:	6878      	ldr	r0, [r7, #4]
  406b54:	4b19      	ldr	r3, [pc, #100]	; (406bbc <usart_serial_init+0x16c>)
  406b56:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406b58:	6878      	ldr	r0, [r7, #4]
  406b5a:	4b19      	ldr	r3, [pc, #100]	; (406bc0 <usart_serial_init+0x170>)
  406b5c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406b5e:	6878      	ldr	r0, [r7, #4]
  406b60:	4b18      	ldr	r3, [pc, #96]	; (406bc4 <usart_serial_init+0x174>)
  406b62:	4798      	blx	r3
	if (USART2 == p_usart) {
  406b64:	687b      	ldr	r3, [r7, #4]
  406b66:	4a19      	ldr	r2, [pc, #100]	; (406bcc <usart_serial_init+0x17c>)
  406b68:	4293      	cmp	r3, r2
  406b6a:	d111      	bne.n	406b90 <usart_serial_init+0x140>
		sysclk_enable_peripheral_clock(ID_USART2);
  406b6c:	200f      	movs	r0, #15
  406b6e:	4b0c      	ldr	r3, [pc, #48]	; (406ba0 <usart_serial_init+0x150>)
  406b70:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  406b72:	4b09      	ldr	r3, [pc, #36]	; (406b98 <usart_serial_init+0x148>)
  406b74:	4798      	blx	r3
  406b76:	4602      	mov	r2, r0
  406b78:	f107 030c 	add.w	r3, r7, #12
  406b7c:	4619      	mov	r1, r3
  406b7e:	6878      	ldr	r0, [r7, #4]
  406b80:	4b0e      	ldr	r3, [pc, #56]	; (406bbc <usart_serial_init+0x16c>)
  406b82:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406b84:	6878      	ldr	r0, [r7, #4]
  406b86:	4b0e      	ldr	r3, [pc, #56]	; (406bc0 <usart_serial_init+0x170>)
  406b88:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406b8a:	6878      	ldr	r0, [r7, #4]
  406b8c:	4b0d      	ldr	r3, [pc, #52]	; (406bc4 <usart_serial_init+0x174>)
  406b8e:	4798      	blx	r3
}
  406b90:	bf00      	nop
  406b92:	3730      	adds	r7, #48	; 0x30
  406b94:	46bd      	mov	sp, r7
  406b96:	bd80      	pop	{r7, pc}
  406b98:	004069b1 	.word	0x004069b1
  406b9c:	400e0800 	.word	0x400e0800
  406ba0:	004069c5 	.word	0x004069c5
  406ba4:	00403343 	.word	0x00403343
  406ba8:	400e0a00 	.word	0x400e0a00
  406bac:	400e1a00 	.word	0x400e1a00
  406bb0:	400e1c00 	.word	0x400e1c00
  406bb4:	400e1e00 	.word	0x400e1e00
  406bb8:	40024000 	.word	0x40024000
  406bbc:	004034dd 	.word	0x004034dd
  406bc0:	00403561 	.word	0x00403561
  406bc4:	00403595 	.word	0x00403595
  406bc8:	40028000 	.word	0x40028000
  406bcc:	4002c000 	.word	0x4002c000

00406bd0 <usart_serial_putchar>:
{
  406bd0:	b580      	push	{r7, lr}
  406bd2:	b082      	sub	sp, #8
  406bd4:	af00      	add	r7, sp, #0
  406bd6:	6078      	str	r0, [r7, #4]
  406bd8:	460b      	mov	r3, r1
  406bda:	70fb      	strb	r3, [r7, #3]
	if (UART0 == (Uart*)p_usart) {
  406bdc:	687b      	ldr	r3, [r7, #4]
  406bde:	4a36      	ldr	r2, [pc, #216]	; (406cb8 <usart_serial_putchar+0xe8>)
  406be0:	4293      	cmp	r3, r2
  406be2:	d10a      	bne.n	406bfa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  406be4:	bf00      	nop
  406be6:	78fb      	ldrb	r3, [r7, #3]
  406be8:	4619      	mov	r1, r3
  406bea:	6878      	ldr	r0, [r7, #4]
  406bec:	4b33      	ldr	r3, [pc, #204]	; (406cbc <usart_serial_putchar+0xec>)
  406bee:	4798      	blx	r3
  406bf0:	4603      	mov	r3, r0
  406bf2:	2b00      	cmp	r3, #0
  406bf4:	d1f7      	bne.n	406be6 <usart_serial_putchar+0x16>
		return 1;
  406bf6:	2301      	movs	r3, #1
  406bf8:	e05a      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (UART1 == (Uart*)p_usart) {
  406bfa:	687b      	ldr	r3, [r7, #4]
  406bfc:	4a30      	ldr	r2, [pc, #192]	; (406cc0 <usart_serial_putchar+0xf0>)
  406bfe:	4293      	cmp	r3, r2
  406c00:	d10a      	bne.n	406c18 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  406c02:	bf00      	nop
  406c04:	78fb      	ldrb	r3, [r7, #3]
  406c06:	4619      	mov	r1, r3
  406c08:	6878      	ldr	r0, [r7, #4]
  406c0a:	4b2c      	ldr	r3, [pc, #176]	; (406cbc <usart_serial_putchar+0xec>)
  406c0c:	4798      	blx	r3
  406c0e:	4603      	mov	r3, r0
  406c10:	2b00      	cmp	r3, #0
  406c12:	d1f7      	bne.n	406c04 <usart_serial_putchar+0x34>
		return 1;
  406c14:	2301      	movs	r3, #1
  406c16:	e04b      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (UART2 == (Uart*)p_usart) {
  406c18:	687b      	ldr	r3, [r7, #4]
  406c1a:	4a2a      	ldr	r2, [pc, #168]	; (406cc4 <usart_serial_putchar+0xf4>)
  406c1c:	4293      	cmp	r3, r2
  406c1e:	d10a      	bne.n	406c36 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  406c20:	bf00      	nop
  406c22:	78fb      	ldrb	r3, [r7, #3]
  406c24:	4619      	mov	r1, r3
  406c26:	6878      	ldr	r0, [r7, #4]
  406c28:	4b24      	ldr	r3, [pc, #144]	; (406cbc <usart_serial_putchar+0xec>)
  406c2a:	4798      	blx	r3
  406c2c:	4603      	mov	r3, r0
  406c2e:	2b00      	cmp	r3, #0
  406c30:	d1f7      	bne.n	406c22 <usart_serial_putchar+0x52>
		return 1;
  406c32:	2301      	movs	r3, #1
  406c34:	e03c      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (UART3 == (Uart*)p_usart) {
  406c36:	687b      	ldr	r3, [r7, #4]
  406c38:	4a23      	ldr	r2, [pc, #140]	; (406cc8 <usart_serial_putchar+0xf8>)
  406c3a:	4293      	cmp	r3, r2
  406c3c:	d10a      	bne.n	406c54 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  406c3e:	bf00      	nop
  406c40:	78fb      	ldrb	r3, [r7, #3]
  406c42:	4619      	mov	r1, r3
  406c44:	6878      	ldr	r0, [r7, #4]
  406c46:	4b1d      	ldr	r3, [pc, #116]	; (406cbc <usart_serial_putchar+0xec>)
  406c48:	4798      	blx	r3
  406c4a:	4603      	mov	r3, r0
  406c4c:	2b00      	cmp	r3, #0
  406c4e:	d1f7      	bne.n	406c40 <usart_serial_putchar+0x70>
		return 1;
  406c50:	2301      	movs	r3, #1
  406c52:	e02d      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (USART0 == p_usart) {
  406c54:	687b      	ldr	r3, [r7, #4]
  406c56:	4a1d      	ldr	r2, [pc, #116]	; (406ccc <usart_serial_putchar+0xfc>)
  406c58:	4293      	cmp	r3, r2
  406c5a:	d10a      	bne.n	406c72 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  406c5c:	bf00      	nop
  406c5e:	78fb      	ldrb	r3, [r7, #3]
  406c60:	4619      	mov	r1, r3
  406c62:	6878      	ldr	r0, [r7, #4]
  406c64:	4b1a      	ldr	r3, [pc, #104]	; (406cd0 <usart_serial_putchar+0x100>)
  406c66:	4798      	blx	r3
  406c68:	4603      	mov	r3, r0
  406c6a:	2b00      	cmp	r3, #0
  406c6c:	d1f7      	bne.n	406c5e <usart_serial_putchar+0x8e>
		return 1;
  406c6e:	2301      	movs	r3, #1
  406c70:	e01e      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (USART1 == p_usart) {
  406c72:	687b      	ldr	r3, [r7, #4]
  406c74:	4a17      	ldr	r2, [pc, #92]	; (406cd4 <usart_serial_putchar+0x104>)
  406c76:	4293      	cmp	r3, r2
  406c78:	d10a      	bne.n	406c90 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  406c7a:	bf00      	nop
  406c7c:	78fb      	ldrb	r3, [r7, #3]
  406c7e:	4619      	mov	r1, r3
  406c80:	6878      	ldr	r0, [r7, #4]
  406c82:	4b13      	ldr	r3, [pc, #76]	; (406cd0 <usart_serial_putchar+0x100>)
  406c84:	4798      	blx	r3
  406c86:	4603      	mov	r3, r0
  406c88:	2b00      	cmp	r3, #0
  406c8a:	d1f7      	bne.n	406c7c <usart_serial_putchar+0xac>
		return 1;
  406c8c:	2301      	movs	r3, #1
  406c8e:	e00f      	b.n	406cb0 <usart_serial_putchar+0xe0>
	if (USART2 == p_usart) {
  406c90:	687b      	ldr	r3, [r7, #4]
  406c92:	4a11      	ldr	r2, [pc, #68]	; (406cd8 <usart_serial_putchar+0x108>)
  406c94:	4293      	cmp	r3, r2
  406c96:	d10a      	bne.n	406cae <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  406c98:	bf00      	nop
  406c9a:	78fb      	ldrb	r3, [r7, #3]
  406c9c:	4619      	mov	r1, r3
  406c9e:	6878      	ldr	r0, [r7, #4]
  406ca0:	4b0b      	ldr	r3, [pc, #44]	; (406cd0 <usart_serial_putchar+0x100>)
  406ca2:	4798      	blx	r3
  406ca4:	4603      	mov	r3, r0
  406ca6:	2b00      	cmp	r3, #0
  406ca8:	d1f7      	bne.n	406c9a <usart_serial_putchar+0xca>
		return 1;
  406caa:	2301      	movs	r3, #1
  406cac:	e000      	b.n	406cb0 <usart_serial_putchar+0xe0>
	return 0;
  406cae:	2300      	movs	r3, #0
}
  406cb0:	4618      	mov	r0, r3
  406cb2:	3708      	adds	r7, #8
  406cb4:	46bd      	mov	sp, r7
  406cb6:	bd80      	pop	{r7, pc}
  406cb8:	400e0800 	.word	0x400e0800
  406cbc:	0040339b 	.word	0x0040339b
  406cc0:	400e0a00 	.word	0x400e0a00
  406cc4:	400e1a00 	.word	0x400e1a00
  406cc8:	400e1c00 	.word	0x400e1c00
  406ccc:	40024000 	.word	0x40024000
  406cd0:	00403601 	.word	0x00403601
  406cd4:	40028000 	.word	0x40028000
  406cd8:	4002c000 	.word	0x4002c000

00406cdc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  406cdc:	b580      	push	{r7, lr}
  406cde:	b084      	sub	sp, #16
  406ce0:	af00      	add	r7, sp, #0
  406ce2:	6078      	str	r0, [r7, #4]
  406ce4:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  406ce6:	2300      	movs	r3, #0
  406ce8:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  406cea:	687b      	ldr	r3, [r7, #4]
  406cec:	4a34      	ldr	r2, [pc, #208]	; (406dc0 <usart_serial_getchar+0xe4>)
  406cee:	4293      	cmp	r3, r2
  406cf0:	d107      	bne.n	406d02 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  406cf2:	bf00      	nop
  406cf4:	6839      	ldr	r1, [r7, #0]
  406cf6:	6878      	ldr	r0, [r7, #4]
  406cf8:	4b32      	ldr	r3, [pc, #200]	; (406dc4 <usart_serial_getchar+0xe8>)
  406cfa:	4798      	blx	r3
  406cfc:	4603      	mov	r3, r0
  406cfe:	2b00      	cmp	r3, #0
  406d00:	d1f8      	bne.n	406cf4 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  406d02:	687b      	ldr	r3, [r7, #4]
  406d04:	4a30      	ldr	r2, [pc, #192]	; (406dc8 <usart_serial_getchar+0xec>)
  406d06:	4293      	cmp	r3, r2
  406d08:	d107      	bne.n	406d1a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  406d0a:	bf00      	nop
  406d0c:	6839      	ldr	r1, [r7, #0]
  406d0e:	6878      	ldr	r0, [r7, #4]
  406d10:	4b2c      	ldr	r3, [pc, #176]	; (406dc4 <usart_serial_getchar+0xe8>)
  406d12:	4798      	blx	r3
  406d14:	4603      	mov	r3, r0
  406d16:	2b00      	cmp	r3, #0
  406d18:	d1f8      	bne.n	406d0c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  406d1a:	687b      	ldr	r3, [r7, #4]
  406d1c:	4a2b      	ldr	r2, [pc, #172]	; (406dcc <usart_serial_getchar+0xf0>)
  406d1e:	4293      	cmp	r3, r2
  406d20:	d107      	bne.n	406d32 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  406d22:	bf00      	nop
  406d24:	6839      	ldr	r1, [r7, #0]
  406d26:	6878      	ldr	r0, [r7, #4]
  406d28:	4b26      	ldr	r3, [pc, #152]	; (406dc4 <usart_serial_getchar+0xe8>)
  406d2a:	4798      	blx	r3
  406d2c:	4603      	mov	r3, r0
  406d2e:	2b00      	cmp	r3, #0
  406d30:	d1f8      	bne.n	406d24 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  406d32:	687b      	ldr	r3, [r7, #4]
  406d34:	4a26      	ldr	r2, [pc, #152]	; (406dd0 <usart_serial_getchar+0xf4>)
  406d36:	4293      	cmp	r3, r2
  406d38:	d107      	bne.n	406d4a <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  406d3a:	bf00      	nop
  406d3c:	6839      	ldr	r1, [r7, #0]
  406d3e:	6878      	ldr	r0, [r7, #4]
  406d40:	4b20      	ldr	r3, [pc, #128]	; (406dc4 <usart_serial_getchar+0xe8>)
  406d42:	4798      	blx	r3
  406d44:	4603      	mov	r3, r0
  406d46:	2b00      	cmp	r3, #0
  406d48:	d1f8      	bne.n	406d3c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  406d4a:	687b      	ldr	r3, [r7, #4]
  406d4c:	4a21      	ldr	r2, [pc, #132]	; (406dd4 <usart_serial_getchar+0xf8>)
  406d4e:	4293      	cmp	r3, r2
  406d50:	d10d      	bne.n	406d6e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  406d52:	bf00      	nop
  406d54:	f107 030c 	add.w	r3, r7, #12
  406d58:	4619      	mov	r1, r3
  406d5a:	6878      	ldr	r0, [r7, #4]
  406d5c:	4b1e      	ldr	r3, [pc, #120]	; (406dd8 <usart_serial_getchar+0xfc>)
  406d5e:	4798      	blx	r3
  406d60:	4603      	mov	r3, r0
  406d62:	2b00      	cmp	r3, #0
  406d64:	d1f6      	bne.n	406d54 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  406d66:	68fb      	ldr	r3, [r7, #12]
  406d68:	b2da      	uxtb	r2, r3
  406d6a:	683b      	ldr	r3, [r7, #0]
  406d6c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  406d6e:	687b      	ldr	r3, [r7, #4]
  406d70:	4a1a      	ldr	r2, [pc, #104]	; (406ddc <usart_serial_getchar+0x100>)
  406d72:	4293      	cmp	r3, r2
  406d74:	d10d      	bne.n	406d92 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  406d76:	bf00      	nop
  406d78:	f107 030c 	add.w	r3, r7, #12
  406d7c:	4619      	mov	r1, r3
  406d7e:	6878      	ldr	r0, [r7, #4]
  406d80:	4b15      	ldr	r3, [pc, #84]	; (406dd8 <usart_serial_getchar+0xfc>)
  406d82:	4798      	blx	r3
  406d84:	4603      	mov	r3, r0
  406d86:	2b00      	cmp	r3, #0
  406d88:	d1f6      	bne.n	406d78 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  406d8a:	68fb      	ldr	r3, [r7, #12]
  406d8c:	b2da      	uxtb	r2, r3
  406d8e:	683b      	ldr	r3, [r7, #0]
  406d90:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  406d92:	687b      	ldr	r3, [r7, #4]
  406d94:	4a12      	ldr	r2, [pc, #72]	; (406de0 <usart_serial_getchar+0x104>)
  406d96:	4293      	cmp	r3, r2
  406d98:	d10d      	bne.n	406db6 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  406d9a:	bf00      	nop
  406d9c:	f107 030c 	add.w	r3, r7, #12
  406da0:	4619      	mov	r1, r3
  406da2:	6878      	ldr	r0, [r7, #4]
  406da4:	4b0c      	ldr	r3, [pc, #48]	; (406dd8 <usart_serial_getchar+0xfc>)
  406da6:	4798      	blx	r3
  406da8:	4603      	mov	r3, r0
  406daa:	2b00      	cmp	r3, #0
  406dac:	d1f6      	bne.n	406d9c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  406dae:	68fb      	ldr	r3, [r7, #12]
  406db0:	b2da      	uxtb	r2, r3
  406db2:	683b      	ldr	r3, [r7, #0]
  406db4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  406db6:	bf00      	nop
  406db8:	3710      	adds	r7, #16
  406dba:	46bd      	mov	sp, r7
  406dbc:	bd80      	pop	{r7, pc}
  406dbe:	bf00      	nop
  406dc0:	400e0800 	.word	0x400e0800
  406dc4:	004033cb 	.word	0x004033cb
  406dc8:	400e0a00 	.word	0x400e0a00
  406dcc:	400e1a00 	.word	0x400e1a00
  406dd0:	400e1c00 	.word	0x400e1c00
  406dd4:	40024000 	.word	0x40024000
  406dd8:	00403633 	.word	0x00403633
  406ddc:	40028000 	.word	0x40028000
  406de0:	4002c000 	.word	0x4002c000

00406de4 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  406de4:	b580      	push	{r7, lr}
  406de6:	b082      	sub	sp, #8
  406de8:	af00      	add	r7, sp, #0
  406dea:	6078      	str	r0, [r7, #4]
  406dec:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  406dee:	4a0f      	ldr	r2, [pc, #60]	; (406e2c <stdio_serial_init+0x48>)
  406df0:	687b      	ldr	r3, [r7, #4]
  406df2:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  406df4:	4b0e      	ldr	r3, [pc, #56]	; (406e30 <stdio_serial_init+0x4c>)
  406df6:	4a0f      	ldr	r2, [pc, #60]	; (406e34 <stdio_serial_init+0x50>)
  406df8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  406dfa:	4b0f      	ldr	r3, [pc, #60]	; (406e38 <stdio_serial_init+0x54>)
  406dfc:	4a0f      	ldr	r2, [pc, #60]	; (406e3c <stdio_serial_init+0x58>)
  406dfe:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  406e00:	6839      	ldr	r1, [r7, #0]
  406e02:	6878      	ldr	r0, [r7, #4]
  406e04:	4b0e      	ldr	r3, [pc, #56]	; (406e40 <stdio_serial_init+0x5c>)
  406e06:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  406e08:	4b0e      	ldr	r3, [pc, #56]	; (406e44 <stdio_serial_init+0x60>)
  406e0a:	681b      	ldr	r3, [r3, #0]
  406e0c:	689b      	ldr	r3, [r3, #8]
  406e0e:	2100      	movs	r1, #0
  406e10:	4618      	mov	r0, r3
  406e12:	4b0d      	ldr	r3, [pc, #52]	; (406e48 <stdio_serial_init+0x64>)
  406e14:	4798      	blx	r3
	setbuf(stdin, NULL);
  406e16:	4b0b      	ldr	r3, [pc, #44]	; (406e44 <stdio_serial_init+0x60>)
  406e18:	681b      	ldr	r3, [r3, #0]
  406e1a:	685b      	ldr	r3, [r3, #4]
  406e1c:	2100      	movs	r1, #0
  406e1e:	4618      	mov	r0, r3
  406e20:	4b09      	ldr	r3, [pc, #36]	; (406e48 <stdio_serial_init+0x64>)
  406e22:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  406e24:	bf00      	nop
  406e26:	3708      	adds	r7, #8
  406e28:	46bd      	mov	sp, r7
  406e2a:	bd80      	pop	{r7, pc}
  406e2c:	2040c8a4 	.word	0x2040c8a4
  406e30:	2040c8a0 	.word	0x2040c8a0
  406e34:	00406bd1 	.word	0x00406bd1
  406e38:	2040c89c 	.word	0x2040c89c
  406e3c:	00406cdd 	.word	0x00406cdd
  406e40:	00406a51 	.word	0x00406a51
  406e44:	20400018 	.word	0x20400018
  406e48:	004081d1 	.word	0x004081d1

00406e4c <twihs_master_setup>:
typedef twihs_options_t twihs_master_options_t;
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
  406e4c:	b580      	push	{r7, lr}
  406e4e:	b082      	sub	sp, #8
  406e50:	af00      	add	r7, sp, #0
  406e52:	6078      	str	r0, [r7, #4]
  406e54:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
  406e56:	4b14      	ldr	r3, [pc, #80]	; (406ea8 <twihs_master_setup+0x5c>)
  406e58:	4798      	blx	r3
  406e5a:	4602      	mov	r2, r0
  406e5c:	683b      	ldr	r3, [r7, #0]
  406e5e:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
  406e60:	683b      	ldr	r3, [r7, #0]
  406e62:	2200      	movs	r2, #0
  406e64:	725a      	strb	r2, [r3, #9]

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
	if (p_twihs == TWIHS0) {
  406e66:	687b      	ldr	r3, [r7, #4]
  406e68:	4a10      	ldr	r2, [pc, #64]	; (406eac <twihs_master_setup+0x60>)
  406e6a:	4293      	cmp	r3, r2
  406e6c:	d103      	bne.n	406e76 <twihs_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWIHS0);
  406e6e:	2013      	movs	r0, #19
  406e70:	4b0f      	ldr	r3, [pc, #60]	; (406eb0 <twihs_master_setup+0x64>)
  406e72:	4798      	blx	r3
  406e74:	e00e      	b.n	406e94 <twihs_master_setup+0x48>
	} else if (p_twihs == TWIHS1) {
  406e76:	687b      	ldr	r3, [r7, #4]
  406e78:	4a0e      	ldr	r2, [pc, #56]	; (406eb4 <twihs_master_setup+0x68>)
  406e7a:	4293      	cmp	r3, r2
  406e7c:	d103      	bne.n	406e86 <twihs_master_setup+0x3a>
		sysclk_enable_peripheral_clock(ID_TWIHS1);
  406e7e:	2014      	movs	r0, #20
  406e80:	4b0b      	ldr	r3, [pc, #44]	; (406eb0 <twihs_master_setup+0x64>)
  406e82:	4798      	blx	r3
  406e84:	e006      	b.n	406e94 <twihs_master_setup+0x48>
	} else if (p_twihs == TWIHS2) {
  406e86:	687b      	ldr	r3, [r7, #4]
  406e88:	4a0b      	ldr	r2, [pc, #44]	; (406eb8 <twihs_master_setup+0x6c>)
  406e8a:	4293      	cmp	r3, r2
  406e8c:	d102      	bne.n	406e94 <twihs_master_setup+0x48>
		sysclk_enable_peripheral_clock(ID_TWIHS2);
  406e8e:	2029      	movs	r0, #41	; 0x29
  406e90:	4b07      	ldr	r3, [pc, #28]	; (406eb0 <twihs_master_setup+0x64>)
  406e92:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  406e94:	6839      	ldr	r1, [r7, #0]
  406e96:	6878      	ldr	r0, [r7, #4]
  406e98:	4b08      	ldr	r3, [pc, #32]	; (406ebc <twihs_master_setup+0x70>)
  406e9a:	4798      	blx	r3
  406e9c:	4603      	mov	r3, r0
}
  406e9e:	4618      	mov	r0, r3
  406ea0:	3708      	adds	r7, #8
  406ea2:	46bd      	mov	sp, r7
  406ea4:	bd80      	pop	{r7, pc}
  406ea6:	bf00      	nop
  406ea8:	004069b1 	.word	0x004069b1
  406eac:	40018000 	.word	0x40018000
  406eb0:	004069c5 	.word	0x004069c5
  406eb4:	4001c000 	.word	0x4001c000
  406eb8:	40060000 	.word	0x40060000
  406ebc:	00402fb9 	.word	0x00402fb9

00406ec0 <but_callback>:

/************************************************************************/
/* Handlers                                                             */
/************************************************************************/

void but_callback(void){
  406ec0:	b580      	push	{r7, lr}
  406ec2:	b082      	sub	sp, #8
  406ec4:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  406ec6:	2300      	movs	r3, #0
  406ec8:	607b      	str	r3, [r7, #4]
	printf("but_callback \n");
  406eca:	4808      	ldr	r0, [pc, #32]	; (406eec <but_callback+0x2c>)
  406ecc:	4b08      	ldr	r3, [pc, #32]	; (406ef0 <but_callback+0x30>)
  406ece:	4798      	blx	r3
	xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
  406ed0:	4b08      	ldr	r3, [pc, #32]	; (406ef4 <but_callback+0x34>)
  406ed2:	681b      	ldr	r3, [r3, #0]
  406ed4:	1d3a      	adds	r2, r7, #4
  406ed6:	4611      	mov	r1, r2
  406ed8:	4618      	mov	r0, r3
  406eda:	4b07      	ldr	r3, [pc, #28]	; (406ef8 <but_callback+0x38>)
  406edc:	4798      	blx	r3
	printf("semafaro tx \n");
  406ede:	4807      	ldr	r0, [pc, #28]	; (406efc <but_callback+0x3c>)
  406ee0:	4b03      	ldr	r3, [pc, #12]	; (406ef0 <but_callback+0x30>)
  406ee2:	4798      	blx	r3
}
  406ee4:	bf00      	nop
  406ee6:	3708      	adds	r7, #8
  406ee8:	46bd      	mov	sp, r7
  406eea:	bd80      	pop	{r7, pc}
  406eec:	0040dc24 	.word	0x0040dc24
  406ef0:	00407a2d 	.word	0x00407a2d
  406ef4:	2040c968 	.word	0x2040c968
  406ef8:	0040464d 	.word	0x0040464d
  406efc:	0040dc34 	.word	0x0040dc34

00406f00 <task_monitor>:
/************************************************************************/
/* Tasks                                                              */
/************************************************************************/

static void task_monitor(void *pvParameters)
{
  406f00:	b580      	push	{r7, lr}
  406f02:	b082      	sub	sp, #8
  406f04:	af00      	add	r7, sp, #0
  406f06:	6078      	str	r0, [r7, #4]
	static portCHAR szList[256];
	UNUSED(pvParameters);

	for (;;) {
		printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks());
  406f08:	4b08      	ldr	r3, [pc, #32]	; (406f2c <task_monitor+0x2c>)
  406f0a:	4798      	blx	r3
  406f0c:	4603      	mov	r3, r0
  406f0e:	4619      	mov	r1, r3
  406f10:	4807      	ldr	r0, [pc, #28]	; (406f30 <task_monitor+0x30>)
  406f12:	4b08      	ldr	r3, [pc, #32]	; (406f34 <task_monitor+0x34>)
  406f14:	4798      	blx	r3
		vTaskList((signed portCHAR *)szList);
  406f16:	4808      	ldr	r0, [pc, #32]	; (406f38 <task_monitor+0x38>)
  406f18:	4b08      	ldr	r3, [pc, #32]	; (406f3c <task_monitor+0x3c>)
  406f1a:	4798      	blx	r3
		printf(szList);
  406f1c:	4806      	ldr	r0, [pc, #24]	; (406f38 <task_monitor+0x38>)
  406f1e:	4b05      	ldr	r3, [pc, #20]	; (406f34 <task_monitor+0x34>)
  406f20:	4798      	blx	r3
		vTaskDelay(2000 / portTICK_PERIOD_MS);
  406f22:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
  406f26:	4b06      	ldr	r3, [pc, #24]	; (406f40 <task_monitor+0x40>)
  406f28:	4798      	blx	r3
		printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks());
  406f2a:	e7ed      	b.n	406f08 <task_monitor+0x8>
  406f2c:	00405255 	.word	0x00405255
  406f30:	0040dc44 	.word	0x0040dc44
  406f34:	00407a2d 	.word	0x00407a2d
  406f38:	2040c768 	.word	0x2040c768
  406f3c:	004060b1 	.word	0x004060b1
  406f40:	00404f75 	.word	0x00404f75

00406f44 <task_led>:
	}
}

static void task_led(void *pvParameters)
{
  406f44:	b590      	push	{r4, r7, lr}
  406f46:	b083      	sub	sp, #12
  406f48:	af00      	add	r7, sp, #0
  406f4a:	6078      	str	r0, [r7, #4]
	/* We are using the semaphore for synchronization so we create a binary
        semaphore rather than a mutex.  We must make sure that the interrupt
        does not attempt to use the semaphore before it is created! */
	xSemaphore = xSemaphoreCreateBinary();
  406f4c:	2203      	movs	r2, #3
  406f4e:	2100      	movs	r1, #0
  406f50:	2001      	movs	r0, #1
  406f52:	4b0e      	ldr	r3, [pc, #56]	; (406f8c <task_led+0x48>)
  406f54:	4798      	blx	r3
  406f56:	4602      	mov	r2, r0
  406f58:	4b0d      	ldr	r3, [pc, #52]	; (406f90 <task_led+0x4c>)
  406f5a:	601a      	str	r2, [r3, #0]

	/* devemos iniciar a interrupcao no pino somente apos termos alocado
           os recursos (no caso semaforo), nessa funcao inicializamos 
           o botao e seu callback*/
	io_init();
  406f5c:	4b0d      	ldr	r3, [pc, #52]	; (406f94 <task_led+0x50>)
  406f5e:	4798      	blx	r3
	
	if (xSemaphore == NULL)
  406f60:	4b0b      	ldr	r3, [pc, #44]	; (406f90 <task_led+0x4c>)
  406f62:	681b      	ldr	r3, [r3, #0]
  406f64:	2b00      	cmp	r3, #0
  406f66:	d102      	bne.n	406f6e <task_led+0x2a>
	printf("falha em criar o semaforo \n");
  406f68:	480b      	ldr	r0, [pc, #44]	; (406f98 <task_led+0x54>)
  406f6a:	4b0c      	ldr	r3, [pc, #48]	; (406f9c <task_led+0x58>)
  406f6c:	4798      	blx	r3
	
	/* Block for 500ms. */
	for (;;) {
		if( xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE ){
  406f6e:	4b08      	ldr	r3, [pc, #32]	; (406f90 <task_led+0x4c>)
  406f70:	6818      	ldr	r0, [r3, #0]
  406f72:	2300      	movs	r3, #0
  406f74:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406f78:	2100      	movs	r1, #0
  406f7a:	4c09      	ldr	r4, [pc, #36]	; (406fa0 <task_led+0x5c>)
  406f7c:	47a0      	blx	r4
  406f7e:	4603      	mov	r3, r0
  406f80:	2b01      	cmp	r3, #1
  406f82:	d1f4      	bne.n	406f6e <task_led+0x2a>
			LED_Toggle(LED0);
  406f84:	2048      	movs	r0, #72	; 0x48
  406f86:	4b07      	ldr	r3, [pc, #28]	; (406fa4 <task_led+0x60>)
  406f88:	4798      	blx	r3
		if( xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE ){
  406f8a:	e7f0      	b.n	406f6e <task_led+0x2a>
  406f8c:	004041d5 	.word	0x004041d5
  406f90:	2040c968 	.word	0x2040c968
  406f94:	00407551 	.word	0x00407551
  406f98:	0040dc54 	.word	0x0040dc54
  406f9c:	00407a2d 	.word	0x00407a2d
  406fa0:	0040478d 	.word	0x0040478d
  406fa4:	004069e1 	.word	0x004069e1

00406fa8 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  406fa8:	b580      	push	{r7, lr}
  406faa:	b082      	sub	sp, #8
  406fac:	af00      	add	r7, sp, #0
  406fae:	6078      	str	r0, [r7, #4]
  406fb0:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  406fb2:	683a      	ldr	r2, [r7, #0]
  406fb4:	6879      	ldr	r1, [r7, #4]
  406fb6:	4802      	ldr	r0, [pc, #8]	; (406fc0 <vApplicationStackOverflowHook+0x18>)
  406fb8:	4b02      	ldr	r3, [pc, #8]	; (406fc4 <vApplicationStackOverflowHook+0x1c>)
  406fba:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
  406fbc:	e7fe      	b.n	406fbc <vApplicationStackOverflowHook+0x14>
  406fbe:	bf00      	nop
  406fc0:	0040dc70 	.word	0x0040dc70
  406fc4:	00407a2d 	.word	0x00407a2d

00406fc8 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  406fc8:	b480      	push	{r7}
  406fca:	af00      	add	r7, sp, #0
}
  406fcc:	bf00      	nop
  406fce:	46bd      	mov	sp, r7
  406fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  406fd4:	4770      	bx	lr

00406fd6 <vApplicationMallocFailedHook>:

extern void vApplicationMallocFailedHook(void)
{
  406fd6:	b480      	push	{r7}
  406fd8:	b083      	sub	sp, #12
  406fda:	af00      	add	r7, sp, #0
  406fdc:	f04f 0380 	mov.w	r3, #128	; 0x80
  406fe0:	b672      	cpsid	i
  406fe2:	f383 8811 	msr	BASEPRI, r3
  406fe6:	f3bf 8f6f 	isb	sy
  406fea:	f3bf 8f4f 	dsb	sy
  406fee:	b662      	cpsie	i
  406ff0:	607b      	str	r3, [r7, #4]
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	/* Force an assert. */
	configASSERT( ( volatile void * ) NULL );
  406ff2:	e7fe      	b.n	406ff2 <vApplicationMallocFailedHook+0x1c>

00406ff4 <configure_lcd>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

static void configure_lcd(void){
  406ff4:	b580      	push	{r7, lr}
  406ff6:	af00      	add	r7, sp, #0
	/* Initialize display parameter */
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  406ff8:	4b09      	ldr	r3, [pc, #36]	; (407020 <configure_lcd+0x2c>)
  406ffa:	f44f 72a0 	mov.w	r2, #320	; 0x140
  406ffe:	601a      	str	r2, [r3, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  407000:	4b07      	ldr	r3, [pc, #28]	; (407020 <configure_lcd+0x2c>)
  407002:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
  407006:	605a      	str	r2, [r3, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  407008:	4b05      	ldr	r3, [pc, #20]	; (407020 <configure_lcd+0x2c>)
  40700a:	4a06      	ldr	r2, [pc, #24]	; (407024 <configure_lcd+0x30>)
  40700c:	609a      	str	r2, [r3, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  40700e:	4b04      	ldr	r3, [pc, #16]	; (407020 <configure_lcd+0x2c>)
  407010:	4a04      	ldr	r2, [pc, #16]	; (407024 <configure_lcd+0x30>)
  407012:	60da      	str	r2, [r3, #12]

	/* Initialize LCD */
	ili9488_init(&g_ili9488_display_opt);
  407014:	4802      	ldr	r0, [pc, #8]	; (407020 <configure_lcd+0x2c>)
  407016:	4b04      	ldr	r3, [pc, #16]	; (407028 <configure_lcd+0x34>)
  407018:	4798      	blx	r3
}
  40701a:	bf00      	nop
  40701c:	bd80      	pop	{r7, pc}
  40701e:	bf00      	nop
  407020:	2040c96c 	.word	0x2040c96c
  407024:	00fcfcfc 	.word	0x00fcfcfc
  407028:	00401dd9 	.word	0x00401dd9

0040702c <mxt_init>:

static void mxt_init(struct mxt_device *device)
{
  40702c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  407030:	b09e      	sub	sp, #120	; 0x78
  407032:	af00      	add	r7, sp, #0
  407034:	6078      	str	r0, [r7, #4]
	enum status_code status;

	/* T8 configuration object data */
	uint8_t t8_object[] = {
  407036:	4a73      	ldr	r2, [pc, #460]	; (407204 <mxt_init+0x1d8>)
  407038:	f107 036c 	add.w	r3, r7, #108	; 0x6c
  40703c:	ca07      	ldmia	r2, {r0, r1, r2}
  40703e:	c303      	stmia	r3!, {r0, r1}
  407040:	801a      	strh	r2, [r3, #0]
		0x0d, 0x00, 0x05, 0x0a, 0x4b, 0x00, 0x00,
		0x00, 0x32, 0x19
	};

	/* T9 configuration object data */
	uint8_t t9_object[] = {
  407042:	4b71      	ldr	r3, [pc, #452]	; (407208 <mxt_init+0x1dc>)
  407044:	f107 0448 	add.w	r4, r7, #72	; 0x48
  407048:	461d      	mov	r5, r3
  40704a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40704c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40704e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  407050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  407052:	682b      	ldr	r3, [r5, #0]
  407054:	6023      	str	r3, [r4, #0]
		0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x02,
		0x02
	};

	/* T46 configuration object data */
	uint8_t t46_object[] = {
  407056:	4a6d      	ldr	r2, [pc, #436]	; (40720c <mxt_init+0x1e0>)
  407058:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  40705c:	ca07      	ldmia	r2, {r0, r1, r2}
  40705e:	c303      	stmia	r3!, {r0, r1}
  407060:	701a      	strb	r2, [r3, #0]
		0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x03,
		0x00, 0x00
	};
	
	/* T56 configuration object data */
	uint8_t t56_object[] = {
  407062:	4b6b      	ldr	r3, [pc, #428]	; (407210 <mxt_init+0x1e4>)
  407064:	f107 0418 	add.w	r4, r7, #24
  407068:	461d      	mov	r5, r3
  40706a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40706c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40706e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  407070:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  407072:	682b      	ldr	r3, [r5, #0]
  407074:	7023      	strb	r3, [r4, #0]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00
	};

	/* TWI configuration */
	twihs_master_options_t twi_opt = {
  407076:	f107 030c 	add.w	r3, r7, #12
  40707a:	2200      	movs	r2, #0
  40707c:	601a      	str	r2, [r3, #0]
  40707e:	605a      	str	r2, [r3, #4]
  407080:	609a      	str	r2, [r3, #8]
  407082:	4b64      	ldr	r3, [pc, #400]	; (407214 <mxt_init+0x1e8>)
  407084:	613b      	str	r3, [r7, #16]
  407086:	234a      	movs	r3, #74	; 0x4a
  407088:	753b      	strb	r3, [r7, #20]
		.speed = MXT_TWI_SPEED,
		.chip  = MAXTOUCH_TWI_ADDRESS,
	};

	status = (enum status_code)twihs_master_setup(MAXTOUCH_TWI_INTERFACE, &twi_opt);
  40708a:	f107 030c 	add.w	r3, r7, #12
  40708e:	4619      	mov	r1, r3
  407090:	4861      	ldr	r0, [pc, #388]	; (407218 <mxt_init+0x1ec>)
  407092:	4b62      	ldr	r3, [pc, #392]	; (40721c <mxt_init+0x1f0>)
  407094:	4798      	blx	r3
  407096:	4603      	mov	r3, r0
  407098:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	Assert(status == STATUS_OK);

	/* Initialize the maXTouch device */
	status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  40709c:	2302      	movs	r3, #2
  40709e:	224a      	movs	r2, #74	; 0x4a
  4070a0:	495d      	ldr	r1, [pc, #372]	; (407218 <mxt_init+0x1ec>)
  4070a2:	6878      	ldr	r0, [r7, #4]
  4070a4:	4c5e      	ldr	r4, [pc, #376]	; (407220 <mxt_init+0x1f4>)
  4070a6:	47a0      	blx	r4
  4070a8:	4603      	mov	r3, r0
  4070aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			MAXTOUCH_TWI_ADDRESS, MAXTOUCH_XPRO_CHG_PIO);
	Assert(status == STATUS_OK);

	/* Issue soft reset of maXTouch device by writing a non-zero value to
	 * the reset register */
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4070ae:	2200      	movs	r2, #0
  4070b0:	2106      	movs	r1, #6
  4070b2:	6878      	ldr	r0, [r7, #4]
  4070b4:	4b5b      	ldr	r3, [pc, #364]	; (407224 <mxt_init+0x1f8>)
  4070b6:	4798      	blx	r3
  4070b8:	4603      	mov	r3, r0
  4070ba:	2201      	movs	r2, #1
  4070bc:	4619      	mov	r1, r3
  4070be:	6878      	ldr	r0, [r7, #4]
  4070c0:	4b59      	ldr	r3, [pc, #356]	; (407228 <mxt_init+0x1fc>)
  4070c2:	4798      	blx	r3
			MXT_GEN_COMMANDPROCESSOR_T6, 0)
			+ MXT_GEN_COMMANDPROCESSOR_RESET, 0x01);

	/* Wait for the reset of the device to complete */
	delay_ms(MXT_RESET_TIME);
  4070c4:	4b59      	ldr	r3, [pc, #356]	; (40722c <mxt_init+0x200>)
  4070c6:	4798      	blx	r3
  4070c8:	4603      	mov	r3, r0
  4070ca:	4619      	mov	r1, r3
  4070cc:	f04f 0200 	mov.w	r2, #0
  4070d0:	460b      	mov	r3, r1
  4070d2:	4614      	mov	r4, r2
  4070d4:	ea4f 1984 	mov.w	r9, r4, lsl #6
  4070d8:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
  4070dc:	ea4f 1883 	mov.w	r8, r3, lsl #6
  4070e0:	4643      	mov	r3, r8
  4070e2:	464c      	mov	r4, r9
  4070e4:	185b      	adds	r3, r3, r1
  4070e6:	eb44 0402 	adc.w	r4, r4, r2
  4070ea:	f241 712b 	movw	r1, #5931	; 0x172b
  4070ee:	f04f 0200 	mov.w	r2, #0
  4070f2:	eb13 0801 	adds.w	r8, r3, r1
  4070f6:	eb44 0902 	adc.w	r9, r4, r2
  4070fa:	4640      	mov	r0, r8
  4070fc:	4649      	mov	r1, r9
  4070fe:	4c4c      	ldr	r4, [pc, #304]	; (407230 <mxt_init+0x204>)
  407100:	f241 722c 	movw	r2, #5932	; 0x172c
  407104:	f04f 0300 	mov.w	r3, #0
  407108:	47a0      	blx	r4
  40710a:	4603      	mov	r3, r0
  40710c:	460c      	mov	r4, r1
  40710e:	4618      	mov	r0, r3
  407110:	4b48      	ldr	r3, [pc, #288]	; (407234 <mxt_init+0x208>)
  407112:	4798      	blx	r3

	/* Write data to configuration registers in T7 configuration object */
	mxt_write_config_reg(device, mxt_get_object_address(device,
  407114:	2200      	movs	r2, #0
  407116:	2107      	movs	r1, #7
  407118:	6878      	ldr	r0, [r7, #4]
  40711a:	4b42      	ldr	r3, [pc, #264]	; (407224 <mxt_init+0x1f8>)
  40711c:	4798      	blx	r3
  40711e:	4603      	mov	r3, r0
  407120:	2220      	movs	r2, #32
  407122:	4619      	mov	r1, r3
  407124:	6878      	ldr	r0, [r7, #4]
  407126:	4b40      	ldr	r3, [pc, #256]	; (407228 <mxt_init+0x1fc>)
  407128:	4798      	blx	r3
			MXT_GEN_POWERCONFIG_T7, 0) + 0, 0x20);
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40712a:	2200      	movs	r2, #0
  40712c:	2107      	movs	r1, #7
  40712e:	6878      	ldr	r0, [r7, #4]
  407130:	4b3c      	ldr	r3, [pc, #240]	; (407224 <mxt_init+0x1f8>)
  407132:	4798      	blx	r3
  407134:	4603      	mov	r3, r0
  407136:	3301      	adds	r3, #1
  407138:	b29b      	uxth	r3, r3
  40713a:	2210      	movs	r2, #16
  40713c:	4619      	mov	r1, r3
  40713e:	6878      	ldr	r0, [r7, #4]
  407140:	4b39      	ldr	r3, [pc, #228]	; (407228 <mxt_init+0x1fc>)
  407142:	4798      	blx	r3
			MXT_GEN_POWERCONFIG_T7, 0) + 1, 0x10);
	mxt_write_config_reg(device, mxt_get_object_address(device,
  407144:	2200      	movs	r2, #0
  407146:	2107      	movs	r1, #7
  407148:	6878      	ldr	r0, [r7, #4]
  40714a:	4b36      	ldr	r3, [pc, #216]	; (407224 <mxt_init+0x1f8>)
  40714c:	4798      	blx	r3
  40714e:	4603      	mov	r3, r0
  407150:	3302      	adds	r3, #2
  407152:	b29b      	uxth	r3, r3
  407154:	224b      	movs	r2, #75	; 0x4b
  407156:	4619      	mov	r1, r3
  407158:	6878      	ldr	r0, [r7, #4]
  40715a:	4b33      	ldr	r3, [pc, #204]	; (407228 <mxt_init+0x1fc>)
  40715c:	4798      	blx	r3
			MXT_GEN_POWERCONFIG_T7, 0) + 2, 0x4b);
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40715e:	2200      	movs	r2, #0
  407160:	2107      	movs	r1, #7
  407162:	6878      	ldr	r0, [r7, #4]
  407164:	4b2f      	ldr	r3, [pc, #188]	; (407224 <mxt_init+0x1f8>)
  407166:	4798      	blx	r3
  407168:	4603      	mov	r3, r0
  40716a:	3303      	adds	r3, #3
  40716c:	b29b      	uxth	r3, r3
  40716e:	2284      	movs	r2, #132	; 0x84
  407170:	4619      	mov	r1, r3
  407172:	6878      	ldr	r0, [r7, #4]
  407174:	4b2c      	ldr	r3, [pc, #176]	; (407228 <mxt_init+0x1fc>)
  407176:	4798      	blx	r3
			MXT_GEN_POWERCONFIG_T7, 0) + 3, 0x84);

	/* Write predefined configuration data to configuration objects */
	mxt_write_config_object(device, mxt_get_object_address(device,
  407178:	2200      	movs	r2, #0
  40717a:	2108      	movs	r1, #8
  40717c:	6878      	ldr	r0, [r7, #4]
  40717e:	4b29      	ldr	r3, [pc, #164]	; (407224 <mxt_init+0x1f8>)
  407180:	4798      	blx	r3
  407182:	4603      	mov	r3, r0
  407184:	4619      	mov	r1, r3
  407186:	f107 036c 	add.w	r3, r7, #108	; 0x6c
  40718a:	461a      	mov	r2, r3
  40718c:	6878      	ldr	r0, [r7, #4]
  40718e:	4b2a      	ldr	r3, [pc, #168]	; (407238 <mxt_init+0x20c>)
  407190:	4798      	blx	r3
			MXT_GEN_ACQUISITIONCONFIG_T8, 0), &t8_object);
	mxt_write_config_object(device, mxt_get_object_address(device,
  407192:	2200      	movs	r2, #0
  407194:	2109      	movs	r1, #9
  407196:	6878      	ldr	r0, [r7, #4]
  407198:	4b22      	ldr	r3, [pc, #136]	; (407224 <mxt_init+0x1f8>)
  40719a:	4798      	blx	r3
  40719c:	4603      	mov	r3, r0
  40719e:	4619      	mov	r1, r3
  4071a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
  4071a4:	461a      	mov	r2, r3
  4071a6:	6878      	ldr	r0, [r7, #4]
  4071a8:	4b23      	ldr	r3, [pc, #140]	; (407238 <mxt_init+0x20c>)
  4071aa:	4798      	blx	r3
			MXT_TOUCH_MULTITOUCHSCREEN_T9, 0), &t9_object);
	mxt_write_config_object(device, mxt_get_object_address(device,
  4071ac:	2200      	movs	r2, #0
  4071ae:	212e      	movs	r1, #46	; 0x2e
  4071b0:	6878      	ldr	r0, [r7, #4]
  4071b2:	4b1c      	ldr	r3, [pc, #112]	; (407224 <mxt_init+0x1f8>)
  4071b4:	4798      	blx	r3
  4071b6:	4603      	mov	r3, r0
  4071b8:	4619      	mov	r1, r3
  4071ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  4071be:	461a      	mov	r2, r3
  4071c0:	6878      	ldr	r0, [r7, #4]
  4071c2:	4b1d      	ldr	r3, [pc, #116]	; (407238 <mxt_init+0x20c>)
  4071c4:	4798      	blx	r3
			MXT_SPT_CTE_CONFIGURATION_T46, 0), &t46_object);
	mxt_write_config_object(device, mxt_get_object_address(device,
  4071c6:	2200      	movs	r2, #0
  4071c8:	2138      	movs	r1, #56	; 0x38
  4071ca:	6878      	ldr	r0, [r7, #4]
  4071cc:	4b15      	ldr	r3, [pc, #84]	; (407224 <mxt_init+0x1f8>)
  4071ce:	4798      	blx	r3
  4071d0:	4603      	mov	r3, r0
  4071d2:	4619      	mov	r1, r3
  4071d4:	f107 0318 	add.w	r3, r7, #24
  4071d8:	461a      	mov	r2, r3
  4071da:	6878      	ldr	r0, [r7, #4]
  4071dc:	4b16      	ldr	r3, [pc, #88]	; (407238 <mxt_init+0x20c>)
  4071de:	4798      	blx	r3
			MXT_PROCI_SHIELDLESS_T56, 0), &t56_object);

	/* Issue recalibration command to maXTouch device by writing a non-zero
	 * value to the calibrate register */
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4071e0:	2200      	movs	r2, #0
  4071e2:	2106      	movs	r1, #6
  4071e4:	6878      	ldr	r0, [r7, #4]
  4071e6:	4b0f      	ldr	r3, [pc, #60]	; (407224 <mxt_init+0x1f8>)
  4071e8:	4798      	blx	r3
  4071ea:	4603      	mov	r3, r0
  4071ec:	3302      	adds	r3, #2
  4071ee:	b29b      	uxth	r3, r3
  4071f0:	2201      	movs	r2, #1
  4071f2:	4619      	mov	r1, r3
  4071f4:	6878      	ldr	r0, [r7, #4]
  4071f6:	4b0c      	ldr	r3, [pc, #48]	; (407228 <mxt_init+0x1fc>)
  4071f8:	4798      	blx	r3
			MXT_GEN_COMMANDPROCESSOR_T6, 0)
			+ MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
}
  4071fa:	bf00      	nop
  4071fc:	3778      	adds	r7, #120	; 0x78
  4071fe:	46bd      	mov	sp, r7
  407200:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
  407204:	0040dc88 	.word	0x0040dc88
  407208:	0040dc94 	.word	0x0040dc94
  40720c:	0040dcb8 	.word	0x0040dcb8
  407210:	0040dcc4 	.word	0x0040dcc4
  407214:	00061a80 	.word	0x00061a80
  407218:	40018000 	.word	0x40018000
  40721c:	00406e4d 	.word	0x00406e4d
  407220:	00400795 	.word	0x00400795
  407224:	0040084d 	.word	0x0040084d
  407228:	00400931 	.word	0x00400931
  40722c:	0040699d 	.word	0x0040699d
  407230:	004076cd 	.word	0x004076cd
  407234:	20400001 	.word	0x20400001
  407238:	004008b5 	.word	0x004008b5

0040723c <draw_screen>:

void draw_screen(void) {
  40723c:	b598      	push	{r3, r4, r7, lr}
  40723e:	af00      	add	r7, sp, #0
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  407240:	4806      	ldr	r0, [pc, #24]	; (40725c <draw_screen+0x20>)
  407242:	4b07      	ldr	r3, [pc, #28]	; (407260 <draw_screen+0x24>)
  407244:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  407246:	f240 13df 	movw	r3, #479	; 0x1df
  40724a:	f240 123f 	movw	r2, #319	; 0x13f
  40724e:	2100      	movs	r1, #0
  407250:	2000      	movs	r0, #0
  407252:	4c04      	ldr	r4, [pc, #16]	; (407264 <draw_screen+0x28>)
  407254:	47a0      	blx	r4
}
  407256:	bf00      	nop
  407258:	bd98      	pop	{r3, r4, r7, pc}
  40725a:	bf00      	nop
  40725c:	00fcfcfc 	.word	0x00fcfcfc
  407260:	00401f4d 	.word	0x00401f4d
  407264:	00402025 	.word	0x00402025

00407268 <draw_button>:

void draw_button(uint32_t clicked) {
  407268:	b590      	push	{r4, r7, lr}
  40726a:	b083      	sub	sp, #12
  40726c:	af00      	add	r7, sp, #0
  40726e:	6078      	str	r0, [r7, #4]
	static uint32_t last_state = 255; // undefined
	if(clicked == last_state) return;
  407270:	4b2e      	ldr	r3, [pc, #184]	; (40732c <draw_button+0xc4>)
  407272:	681b      	ldr	r3, [r3, #0]
  407274:	687a      	ldr	r2, [r7, #4]
  407276:	429a      	cmp	r2, r3
  407278:	d054      	beq.n	407324 <draw_button+0xbc>
	
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  40727a:	2000      	movs	r0, #0
  40727c:	4b2c      	ldr	r3, [pc, #176]	; (407330 <draw_button+0xc8>)
  40727e:	4798      	blx	r3
	ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  407280:	22a0      	movs	r2, #160	; 0xa0
  407282:	2378      	movs	r3, #120	; 0x78
  407284:	085b      	lsrs	r3, r3, #1
  407286:	1ad0      	subs	r0, r2, r3
  407288:	22f0      	movs	r2, #240	; 0xf0
  40728a:	2396      	movs	r3, #150	; 0x96
  40728c:	085b      	lsrs	r3, r3, #1
  40728e:	1ad1      	subs	r1, r2, r3
  407290:	2378      	movs	r3, #120	; 0x78
  407292:	085b      	lsrs	r3, r3, #1
  407294:	22a0      	movs	r2, #160	; 0xa0
  407296:	189c      	adds	r4, r3, r2
  407298:	2396      	movs	r3, #150	; 0x96
  40729a:	085b      	lsrs	r3, r3, #1
  40729c:	22f0      	movs	r2, #240	; 0xf0
  40729e:	4413      	add	r3, r2
  4072a0:	4622      	mov	r2, r4
  4072a2:	4c24      	ldr	r4, [pc, #144]	; (407334 <draw_button+0xcc>)
  4072a4:	47a0      	blx	r4
	if(clicked) {
  4072a6:	687b      	ldr	r3, [r7, #4]
  4072a8:	2b00      	cmp	r3, #0
  4072aa:	d01b      	beq.n	4072e4 <draw_button+0x7c>
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  4072ac:	4822      	ldr	r0, [pc, #136]	; (407338 <draw_button+0xd0>)
  4072ae:	4b20      	ldr	r3, [pc, #128]	; (407330 <draw_button+0xc8>)
  4072b0:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y+BUTTON_H/2-BUTTON_BORDER);
  4072b2:	22a0      	movs	r2, #160	; 0xa0
  4072b4:	2378      	movs	r3, #120	; 0x78
  4072b6:	085b      	lsrs	r3, r3, #1
  4072b8:	1ad3      	subs	r3, r2, r3
  4072ba:	2202      	movs	r2, #2
  4072bc:	1898      	adds	r0, r3, r2
  4072be:	22f0      	movs	r2, #240	; 0xf0
  4072c0:	2302      	movs	r3, #2
  4072c2:	18d1      	adds	r1, r2, r3
  4072c4:	2378      	movs	r3, #120	; 0x78
  4072c6:	085b      	lsrs	r3, r3, #1
  4072c8:	22a0      	movs	r2, #160	; 0xa0
  4072ca:	4413      	add	r3, r2
  4072cc:	2202      	movs	r2, #2
  4072ce:	1a9c      	subs	r4, r3, r2
  4072d0:	2396      	movs	r3, #150	; 0x96
  4072d2:	085b      	lsrs	r3, r3, #1
  4072d4:	22f0      	movs	r2, #240	; 0xf0
  4072d6:	4413      	add	r3, r2
  4072d8:	2202      	movs	r2, #2
  4072da:	1a9b      	subs	r3, r3, r2
  4072dc:	4622      	mov	r2, r4
  4072de:	4c15      	ldr	r4, [pc, #84]	; (407334 <draw_button+0xcc>)
  4072e0:	47a0      	blx	r4
  4072e2:	e01b      	b.n	40731c <draw_button+0xb4>
	} else {
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  4072e4:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  4072e8:	4b11      	ldr	r3, [pc, #68]	; (407330 <draw_button+0xc8>)
  4072ea:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
  4072ec:	22a0      	movs	r2, #160	; 0xa0
  4072ee:	2378      	movs	r3, #120	; 0x78
  4072f0:	085b      	lsrs	r3, r3, #1
  4072f2:	1ad3      	subs	r3, r2, r3
  4072f4:	2202      	movs	r2, #2
  4072f6:	1898      	adds	r0, r3, r2
  4072f8:	22f0      	movs	r2, #240	; 0xf0
  4072fa:	2396      	movs	r3, #150	; 0x96
  4072fc:	085b      	lsrs	r3, r3, #1
  4072fe:	1ad3      	subs	r3, r2, r3
  407300:	2202      	movs	r2, #2
  407302:	1899      	adds	r1, r3, r2
  407304:	2378      	movs	r3, #120	; 0x78
  407306:	085b      	lsrs	r3, r3, #1
  407308:	22a0      	movs	r2, #160	; 0xa0
  40730a:	4413      	add	r3, r2
  40730c:	2202      	movs	r2, #2
  40730e:	1a9c      	subs	r4, r3, r2
  407310:	22f0      	movs	r2, #240	; 0xf0
  407312:	2302      	movs	r3, #2
  407314:	1ad3      	subs	r3, r2, r3
  407316:	4622      	mov	r2, r4
  407318:	4c06      	ldr	r4, [pc, #24]	; (407334 <draw_button+0xcc>)
  40731a:	47a0      	blx	r4
	}
	last_state = clicked;
  40731c:	4a03      	ldr	r2, [pc, #12]	; (40732c <draw_button+0xc4>)
  40731e:	687b      	ldr	r3, [r7, #4]
  407320:	6013      	str	r3, [r2, #0]
  407322:	e000      	b.n	407326 <draw_button+0xbe>
	if(clicked == last_state) return;
  407324:	bf00      	nop
}
  407326:	370c      	adds	r7, #12
  407328:	46bd      	mov	sp, r7
  40732a:	bd90      	pop	{r4, r7, pc}
  40732c:	20400014 	.word	0x20400014
  407330:	00401f4d 	.word	0x00401f4d
  407334:	00402025 	.word	0x00402025
  407338:	00fc6044 	.word	0x00fc6044

0040733c <convert_axis_system_x>:

uint32_t convert_axis_system_x(uint32_t touch_y) {
  40733c:	b480      	push	{r7}
  40733e:	b083      	sub	sp, #12
  407340:	af00      	add	r7, sp, #0
  407342:	6078      	str	r0, [r7, #4]
	// entrada: 4096 - 0 (sistema de coordenadas atual)
	// saida: 0 - 320
	return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  407344:	687a      	ldr	r2, [r7, #4]
  407346:	4613      	mov	r3, r2
  407348:	009b      	lsls	r3, r3, #2
  40734a:	4413      	add	r3, r2
  40734c:	019b      	lsls	r3, r3, #6
  40734e:	0b1b      	lsrs	r3, r3, #12
  407350:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
}
  407354:	4618      	mov	r0, r3
  407356:	370c      	adds	r7, #12
  407358:	46bd      	mov	sp, r7
  40735a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40735e:	4770      	bx	lr

00407360 <convert_axis_system_y>:

uint32_t convert_axis_system_y(uint32_t touch_x) {
  407360:	b480      	push	{r7}
  407362:	b083      	sub	sp, #12
  407364:	af00      	add	r7, sp, #0
  407366:	6078      	str	r0, [r7, #4]
	// entrada: 0 - 4096 (sistema de coordenadas atual)
	// saida: 0 - 320
	return ILI9488_LCD_HEIGHT*touch_x/4096;
  407368:	687a      	ldr	r2, [r7, #4]
  40736a:	4613      	mov	r3, r2
  40736c:	011b      	lsls	r3, r3, #4
  40736e:	1a9b      	subs	r3, r3, r2
  407370:	015b      	lsls	r3, r3, #5
  407372:	0b1b      	lsrs	r3, r3, #12
}
  407374:	4618      	mov	r0, r3
  407376:	370c      	adds	r7, #12
  407378:	46bd      	mov	sp, r7
  40737a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40737e:	4770      	bx	lr

00407380 <update_screen>:

void update_screen(uint32_t tx, uint32_t ty) {
  407380:	b580      	push	{r7, lr}
  407382:	b082      	sub	sp, #8
  407384:	af00      	add	r7, sp, #0
  407386:	6078      	str	r0, [r7, #4]
  407388:	6039      	str	r1, [r7, #0]
	if(tx >= BUTTON_X-BUTTON_W/2 && tx <= BUTTON_X + BUTTON_W/2) {
  40738a:	22a0      	movs	r2, #160	; 0xa0
  40738c:	2378      	movs	r3, #120	; 0x78
  40738e:	085b      	lsrs	r3, r3, #1
  407390:	1ad2      	subs	r2, r2, r3
  407392:	687b      	ldr	r3, [r7, #4]
  407394:	429a      	cmp	r2, r3
  407396:	d823      	bhi.n	4073e0 <update_screen+0x60>
  407398:	2378      	movs	r3, #120	; 0x78
  40739a:	085b      	lsrs	r3, r3, #1
  40739c:	22a0      	movs	r2, #160	; 0xa0
  40739e:	441a      	add	r2, r3
  4073a0:	687b      	ldr	r3, [r7, #4]
  4073a2:	429a      	cmp	r2, r3
  4073a4:	d31c      	bcc.n	4073e0 <update_screen+0x60>
		if(ty >= BUTTON_Y-BUTTON_H/2 && ty <= BUTTON_Y) {
  4073a6:	22f0      	movs	r2, #240	; 0xf0
  4073a8:	2396      	movs	r3, #150	; 0x96
  4073aa:	085b      	lsrs	r3, r3, #1
  4073ac:	1ad2      	subs	r2, r2, r3
  4073ae:	683b      	ldr	r3, [r7, #0]
  4073b0:	429a      	cmp	r2, r3
  4073b2:	d807      	bhi.n	4073c4 <update_screen+0x44>
  4073b4:	22f0      	movs	r2, #240	; 0xf0
  4073b6:	683b      	ldr	r3, [r7, #0]
  4073b8:	4293      	cmp	r3, r2
  4073ba:	d803      	bhi.n	4073c4 <update_screen+0x44>
			draw_button(1);
  4073bc:	2001      	movs	r0, #1
  4073be:	4b0a      	ldr	r3, [pc, #40]	; (4073e8 <update_screen+0x68>)
  4073c0:	4798      	blx	r3
		} else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
			draw_button(0);
		}
	}
}
  4073c2:	e00d      	b.n	4073e0 <update_screen+0x60>
		} else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
  4073c4:	22f0      	movs	r2, #240	; 0xf0
  4073c6:	683b      	ldr	r3, [r7, #0]
  4073c8:	4293      	cmp	r3, r2
  4073ca:	d909      	bls.n	4073e0 <update_screen+0x60>
  4073cc:	2396      	movs	r3, #150	; 0x96
  4073ce:	085b      	lsrs	r3, r3, #1
  4073d0:	22f0      	movs	r2, #240	; 0xf0
  4073d2:	441a      	add	r2, r3
  4073d4:	683b      	ldr	r3, [r7, #0]
  4073d6:	429a      	cmp	r2, r3
  4073d8:	d902      	bls.n	4073e0 <update_screen+0x60>
			draw_button(0);
  4073da:	2000      	movs	r0, #0
  4073dc:	4b02      	ldr	r3, [pc, #8]	; (4073e8 <update_screen+0x68>)
  4073de:	4798      	blx	r3
}
  4073e0:	bf00      	nop
  4073e2:	3708      	adds	r7, #8
  4073e4:	46bd      	mov	sp, r7
  4073e6:	bd80      	pop	{r7, pc}
  4073e8:	00407269 	.word	0x00407269

004073ec <mxt_handler>:

void mxt_handler(struct mxt_device *device)
{
  4073ec:	b5b0      	push	{r4, r5, r7, lr}
  4073ee:	b0d4      	sub	sp, #336	; 0x150
  4073f0:	af04      	add	r7, sp, #16
  4073f2:	1d3b      	adds	r3, r7, #4
  4073f4:	6018      	str	r0, [r3, #0]
	/* USART tx buffer initialized to 0 */
	char tx_buf[STRING_LENGTH * MAX_ENTRIES] = {0};
  4073f6:	f107 0360 	add.w	r3, r7, #96	; 0x60
  4073fa:	22d2      	movs	r2, #210	; 0xd2
  4073fc:	2100      	movs	r1, #0
  4073fe:	4618      	mov	r0, r3
  407400:	4b38      	ldr	r3, [pc, #224]	; (4074e4 <mxt_handler+0xf8>)
  407402:	4798      	blx	r3
	uint8_t i = 0; /* Iterator */
  407404:	2300      	movs	r3, #0
  407406:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	do {
		/* Temporary buffer for each new touch event line */
		char buf[STRING_LENGTH];
	
		/* Read next next touch event in the queue, discard if read fails */
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  40740a:	f107 0254 	add.w	r2, r7, #84	; 0x54
  40740e:	1d3b      	adds	r3, r7, #4
  407410:	4611      	mov	r1, r2
  407412:	6818      	ldr	r0, [r3, #0]
  407414:	4b34      	ldr	r3, [pc, #208]	; (4074e8 <mxt_handler+0xfc>)
  407416:	4798      	blx	r3
  407418:	4603      	mov	r3, r0
  40741a:	2b00      	cmp	r3, #0
  40741c:	d13c      	bne.n	407498 <mxt_handler+0xac>
			continue;
		}
		
		 // eixos trocados (quando na vertical LCD)
		uint32_t conv_x = convert_axis_system_x(touch_event.y);
  40741e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
  407422:	4618      	mov	r0, r3
  407424:	4b31      	ldr	r3, [pc, #196]	; (4074ec <mxt_handler+0x100>)
  407426:	4798      	blx	r3
  407428:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
		uint32_t conv_y = convert_axis_system_y(touch_event.x);
  40742c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
  407430:	4618      	mov	r0, r3
  407432:	4b2f      	ldr	r3, [pc, #188]	; (4074f0 <mxt_handler+0x104>)
  407434:	4798      	blx	r3
  407436:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
		
		/* Format a new entry in the data string that will be sent over USART */
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
				touch_event.id, touch_event.x, touch_event.y,
  40743a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  40743e:	461c      	mov	r4, r3
				touch_event.id, touch_event.x, touch_event.y,
  407440:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  407444:	461d      	mov	r5, r3
				touch_event.id, touch_event.x, touch_event.y,
  407446:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  40744a:	461a      	mov	r2, r3
				touch_event.status, conv_x, conv_y);
  40744c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  407450:	4619      	mov	r1, r3
  407452:	f107 000c 	add.w	r0, r7, #12
  407456:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
  40745a:	9303      	str	r3, [sp, #12]
  40745c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
  407460:	9302      	str	r3, [sp, #8]
  407462:	9101      	str	r1, [sp, #4]
  407464:	9200      	str	r2, [sp, #0]
  407466:	462b      	mov	r3, r5
  407468:	4622      	mov	r2, r4
  40746a:	4922      	ldr	r1, [pc, #136]	; (4074f4 <mxt_handler+0x108>)
  40746c:	4c22      	ldr	r4, [pc, #136]	; (4074f8 <mxt_handler+0x10c>)
  40746e:	47a0      	blx	r4
		update_screen(conv_x, conv_y);
  407470:	f8d7 1134 	ldr.w	r1, [r7, #308]	; 0x134
  407474:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
  407478:	4b20      	ldr	r3, [pc, #128]	; (4074fc <mxt_handler+0x110>)
  40747a:	4798      	blx	r3

		/* Add the new string to the string buffer */
		strcat(tx_buf, buf);
  40747c:	f107 020c 	add.w	r2, r7, #12
  407480:	f107 0360 	add.w	r3, r7, #96	; 0x60
  407484:	4611      	mov	r1, r2
  407486:	4618      	mov	r0, r3
  407488:	4b1d      	ldr	r3, [pc, #116]	; (407500 <mxt_handler+0x114>)
  40748a:	4798      	blx	r3
		i++;
  40748c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
  407490:	3301      	adds	r3, #1
  407492:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  407496:	e000      	b.n	40749a <mxt_handler+0xae>
			continue;
  407498:	bf00      	nop

		/* Check if there is still messages in the queue and
		 * if we have reached the maximum numbers of events */
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  40749a:	1d3b      	adds	r3, r7, #4
  40749c:	6818      	ldr	r0, [r3, #0]
  40749e:	4b19      	ldr	r3, [pc, #100]	; (407504 <mxt_handler+0x118>)
  4074a0:	4798      	blx	r3
  4074a2:	4603      	mov	r3, r0
  4074a4:	461a      	mov	r2, r3
  4074a6:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
  4074aa:	2b02      	cmp	r3, #2
  4074ac:	bf94      	ite	ls
  4074ae:	2301      	movls	r3, #1
  4074b0:	2300      	movhi	r3, #0
  4074b2:	b2db      	uxtb	r3, r3
  4074b4:	4013      	ands	r3, r2
  4074b6:	2b00      	cmp	r3, #0
  4074b8:	d1a7      	bne.n	40740a <mxt_handler+0x1e>

	/* If there is any entries in the buffer, send them over USART */
	if (i > 0) {
  4074ba:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
  4074be:	2b00      	cmp	r3, #0
  4074c0:	d00b      	beq.n	4074da <mxt_handler+0xee>
		usart_serial_write_packet(USART_SERIAL_EXAMPLE, (uint8_t *)tx_buf, strlen(tx_buf));
  4074c2:	f107 0360 	add.w	r3, r7, #96	; 0x60
  4074c6:	4618      	mov	r0, r3
  4074c8:	4b0f      	ldr	r3, [pc, #60]	; (407508 <mxt_handler+0x11c>)
  4074ca:	4798      	blx	r3
  4074cc:	4602      	mov	r2, r0
  4074ce:	f107 0360 	add.w	r3, r7, #96	; 0x60
  4074d2:	4619      	mov	r1, r3
  4074d4:	480d      	ldr	r0, [pc, #52]	; (40750c <mxt_handler+0x120>)
  4074d6:	4b0e      	ldr	r3, [pc, #56]	; (407510 <mxt_handler+0x124>)
  4074d8:	4798      	blx	r3
	}
}
  4074da:	bf00      	nop
  4074dc:	f507 77a0 	add.w	r7, r7, #320	; 0x140
  4074e0:	46bd      	mov	sp, r7
  4074e2:	bdb0      	pop	{r4, r5, r7, pc}
  4074e4:	004080f9 	.word	0x004080f9
  4074e8:	00400a45 	.word	0x00400a45
  4074ec:	0040733d 	.word	0x0040733d
  4074f0:	00407361 	.word	0x00407361
  4074f4:	0040dce8 	.word	0x0040dce8
  4074f8:	00408371 	.word	0x00408371
  4074fc:	00407381 	.word	0x00407381
  407500:	004083bd 	.word	0x004083bd
  407504:	0040099d 	.word	0x0040099d
  407508:	004084c1 	.word	0x004084c1
  40750c:	40028000 	.word	0x40028000
  407510:	00400fa9 	.word	0x00400fa9

00407514 <task_mxt>:

void task_mxt(void){
  407514:	b580      	push	{r7, lr}
  407516:	b088      	sub	sp, #32
  407518:	af00      	add	r7, sp, #0
  
  	struct mxt_device device; /* Device data container */

  	/* Initialize the mXT touch device */
  	mxt_init(&device);
  40751a:	463b      	mov	r3, r7
  40751c:	4618      	mov	r0, r3
  40751e:	4b08      	ldr	r3, [pc, #32]	; (407540 <task_mxt+0x2c>)
  407520:	4798      	blx	r3
    
  	while (true) {  
		  /* Check for any pending messages and run message handler if any
		   * message is found in the queue */
		  if (mxt_is_message_pending(&device)) {
  407522:	463b      	mov	r3, r7
  407524:	4618      	mov	r0, r3
  407526:	4b07      	ldr	r3, [pc, #28]	; (407544 <task_mxt+0x30>)
  407528:	4798      	blx	r3
  40752a:	4603      	mov	r3, r0
  40752c:	2b00      	cmp	r3, #0
  40752e:	d0f8      	beq.n	407522 <task_mxt+0xe>
		  	mxt_handler(&device);
  407530:	463b      	mov	r3, r7
  407532:	4618      	mov	r0, r3
  407534:	4b04      	ldr	r3, [pc, #16]	; (407548 <task_mxt+0x34>)
  407536:	4798      	blx	r3
        vTaskDelay(100);
  407538:	2064      	movs	r0, #100	; 0x64
  40753a:	4b04      	ldr	r3, [pc, #16]	; (40754c <task_mxt+0x38>)
  40753c:	4798      	blx	r3
		  if (mxt_is_message_pending(&device)) {
  40753e:	e7f0      	b.n	407522 <task_mxt+0xe>
  407540:	0040702d 	.word	0x0040702d
  407544:	0040099d 	.word	0x0040099d
  407548:	004073ed 	.word	0x004073ed
  40754c:	00404f75 	.word	0x00404f75

00407550 <io_init>:
      }
	}
}

void io_init(void)
{
  407550:	b590      	push	{r4, r7, lr}
  407552:	b083      	sub	sp, #12
  407554:	af02      	add	r7, sp, #8
	// Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  407556:	200a      	movs	r0, #10
  407558:	4b11      	ldr	r3, [pc, #68]	; (4075a0 <io_init+0x50>)
  40755a:	4798      	blx	r3

	// Configura PIO para lidar com o pino do boto como entrada
	// com pull-up
	pio_configure(BUT_PIO, PIO_INPUT, BUT_IDX_MASK, PIO_PULLUP);
  40755c:	2301      	movs	r3, #1
  40755e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  407562:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  407566:	480f      	ldr	r0, [pc, #60]	; (4075a4 <io_init+0x54>)
  407568:	4c0f      	ldr	r4, [pc, #60]	; (4075a8 <io_init+0x58>)
  40756a:	47a0      	blx	r4

	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT_PIO,
  40756c:	4b0f      	ldr	r3, [pc, #60]	; (4075ac <io_init+0x5c>)
  40756e:	9300      	str	r3, [sp, #0]
  407570:	2350      	movs	r3, #80	; 0x50
  407572:	f44f 6200 	mov.w	r2, #2048	; 0x800
  407576:	210a      	movs	r1, #10
  407578:	480a      	ldr	r0, [pc, #40]	; (4075a4 <io_init+0x54>)
  40757a:	4c0d      	ldr	r4, [pc, #52]	; (4075b0 <io_init+0x60>)
  40757c:	47a0      	blx	r4
	BUT_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but_callback);

	// Ativa interrupo
	pio_enable_interrupt(BUT_PIO, BUT_IDX_MASK);
  40757e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  407582:	4808      	ldr	r0, [pc, #32]	; (4075a4 <io_init+0x54>)
  407584:	4b0b      	ldr	r3, [pc, #44]	; (4075b4 <io_init+0x64>)
  407586:	4798      	blx	r3

	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais prximo de 0 maior)
	NVIC_EnableIRQ(BUT_PIO_ID);
  407588:	200a      	movs	r0, #10
  40758a:	4b0b      	ldr	r3, [pc, #44]	; (4075b8 <io_init+0x68>)
  40758c:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 4); // Prioridade 4
  40758e:	2104      	movs	r1, #4
  407590:	200a      	movs	r0, #10
  407592:	4b0a      	ldr	r3, [pc, #40]	; (4075bc <io_init+0x6c>)
  407594:	4798      	blx	r3
}
  407596:	bf00      	nop
  407598:	3704      	adds	r7, #4
  40759a:	46bd      	mov	sp, r7
  40759c:	bd90      	pop	{r4, r7, pc}
  40759e:	bf00      	nop
  4075a0:	00402b69 	.word	0x00402b69
  4075a4:	400e0e00 	.word	0x400e0e00
  4075a8:	004024b1 	.word	0x004024b1
  4075ac:	00406ec1 	.word	0x00406ec1
  4075b0:	0040278d 	.word	0x0040278d
  4075b4:	004025e9 	.word	0x004025e9
  4075b8:	00406881 	.word	0x00406881
  4075bc:	004068b5 	.word	0x004068b5

004075c0 <main>:
/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/

int main(void)
{
  4075c0:	b590      	push	{r4, r7, lr}
  4075c2:	b089      	sub	sp, #36	; 0x24
  4075c4:	af04      	add	r7, sp, #16

	/* Initialize the USART configuration struct */
	const usart_serial_options_t usart_serial_options = {
  4075c6:	4b2d      	ldr	r3, [pc, #180]	; (40767c <main+0xbc>)
  4075c8:	463c      	mov	r4, r7
  4075ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4075cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.charlength   = USART_SERIAL_CHAR_LENGTH,
		.paritytype   = USART_SERIAL_PARITY,
		.stopbits     = USART_SERIAL_STOP_BIT
	};

	sysclk_init(); /* Initialize system clocks */
  4075d0:	4b2b      	ldr	r3, [pc, #172]	; (407680 <main+0xc0>)
  4075d2:	4798      	blx	r3
	board_init();  /* Initialize board */
  4075d4:	4b2b      	ldr	r3, [pc, #172]	; (407684 <main+0xc4>)
  4075d6:	4798      	blx	r3
	configure_lcd();
  4075d8:	4b2b      	ldr	r3, [pc, #172]	; (407688 <main+0xc8>)
  4075da:	4798      	blx	r3
	draw_screen();
  4075dc:	4b2b      	ldr	r3, [pc, #172]	; (40768c <main+0xcc>)
  4075de:	4798      	blx	r3
	draw_button(0);
  4075e0:	2000      	movs	r0, #0
  4075e2:	4b2b      	ldr	r3, [pc, #172]	; (407690 <main+0xd0>)
  4075e4:	4798      	blx	r3

	/* Initialize stdio on USART */
	stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
  4075e6:	463b      	mov	r3, r7
  4075e8:	4619      	mov	r1, r3
  4075ea:	482a      	ldr	r0, [pc, #168]	; (407694 <main+0xd4>)
  4075ec:	4b2a      	ldr	r3, [pc, #168]	; (407698 <main+0xd8>)
  4075ee:	4798      	blx	r3

	printf("\n\rmaXTouch data USART transmitter\n\r");
  4075f0:	482a      	ldr	r0, [pc, #168]	; (40769c <main+0xdc>)
  4075f2:	4b2b      	ldr	r3, [pc, #172]	; (4076a0 <main+0xe0>)
  4075f4:	4798      	blx	r3
		
  /* Create task to make led blink */
  if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  4075f6:	2300      	movs	r3, #0
  4075f8:	9303      	str	r3, [sp, #12]
  4075fa:	2300      	movs	r3, #0
  4075fc:	9302      	str	r3, [sp, #8]
  4075fe:	2300      	movs	r3, #0
  407600:	9301      	str	r3, [sp, #4]
  407602:	2300      	movs	r3, #0
  407604:	9300      	str	r3, [sp, #0]
  407606:	2300      	movs	r3, #0
  407608:	f44f 7200 	mov.w	r2, #512	; 0x200
  40760c:	4925      	ldr	r1, [pc, #148]	; (4076a4 <main+0xe4>)
  40760e:	4826      	ldr	r0, [pc, #152]	; (4076a8 <main+0xe8>)
  407610:	4c26      	ldr	r4, [pc, #152]	; (4076ac <main+0xec>)
  407612:	47a0      	blx	r4
  407614:	4603      	mov	r3, r0
  407616:	2b01      	cmp	r3, #1
  407618:	d002      	beq.n	407620 <main+0x60>
    printf("Failed to create test led task\r\n");
  40761a:	4825      	ldr	r0, [pc, #148]	; (4076b0 <main+0xf0>)
  40761c:	4b20      	ldr	r3, [pc, #128]	; (4076a0 <main+0xe0>)
  40761e:	4798      	blx	r3
  }
  
  if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  407620:	2300      	movs	r3, #0
  407622:	9303      	str	r3, [sp, #12]
  407624:	2300      	movs	r3, #0
  407626:	9302      	str	r3, [sp, #8]
  407628:	2300      	movs	r3, #0
  40762a:	9301      	str	r3, [sp, #4]
  40762c:	2300      	movs	r3, #0
  40762e:	9300      	str	r3, [sp, #0]
  407630:	2300      	movs	r3, #0
  407632:	f44f 7200 	mov.w	r2, #512	; 0x200
  407636:	491f      	ldr	r1, [pc, #124]	; (4076b4 <main+0xf4>)
  407638:	481f      	ldr	r0, [pc, #124]	; (4076b8 <main+0xf8>)
  40763a:	4c1c      	ldr	r4, [pc, #112]	; (4076ac <main+0xec>)
  40763c:	47a0      	blx	r4
  40763e:	4603      	mov	r3, r0
  407640:	2b01      	cmp	r3, #1
  407642:	d002      	beq.n	40764a <main+0x8a>
  TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
	  printf("Failed to create Monitor task\r\n");
  407644:	481d      	ldr	r0, [pc, #116]	; (4076bc <main+0xfc>)
  407646:	4b16      	ldr	r3, [pc, #88]	; (4076a0 <main+0xe0>)
  407648:	4798      	blx	r3
  }

  /* Create task to make led blink */
  if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL,
  40764a:	2300      	movs	r3, #0
  40764c:	9303      	str	r3, [sp, #12]
  40764e:	2300      	movs	r3, #0
  407650:	9302      	str	r3, [sp, #8]
  407652:	2300      	movs	r3, #0
  407654:	9301      	str	r3, [sp, #4]
  407656:	2304      	movs	r3, #4
  407658:	9300      	str	r3, [sp, #0]
  40765a:	2300      	movs	r3, #0
  40765c:	f44f 7280 	mov.w	r2, #256	; 0x100
  407660:	4917      	ldr	r1, [pc, #92]	; (4076c0 <main+0x100>)
  407662:	4818      	ldr	r0, [pc, #96]	; (4076c4 <main+0x104>)
  407664:	4c11      	ldr	r4, [pc, #68]	; (4076ac <main+0xec>)
  407666:	47a0      	blx	r4
  407668:	4603      	mov	r3, r0
  40766a:	2b01      	cmp	r3, #1
  40766c:	d002      	beq.n	407674 <main+0xb4>
  TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
	  printf("Failed to create test led task\r\n");
  40766e:	4810      	ldr	r0, [pc, #64]	; (4076b0 <main+0xf0>)
  407670:	4b0b      	ldr	r3, [pc, #44]	; (4076a0 <main+0xe0>)
  407672:	4798      	blx	r3
  }

  /* Start the scheduler. */
  vTaskStartScheduler();
  407674:	4b14      	ldr	r3, [pc, #80]	; (4076c8 <main+0x108>)
  407676:	4798      	blx	r3

  while(1){
  407678:	e7fe      	b.n	407678 <main+0xb8>
  40767a:	bf00      	nop
  40767c:	0040dd98 	.word	0x0040dd98
  407680:	00400e21 	.word	0x00400e21
  407684:	00401955 	.word	0x00401955
  407688:	00406ff5 	.word	0x00406ff5
  40768c:	0040723d 	.word	0x0040723d
  407690:	00407269 	.word	0x00407269
  407694:	40028000 	.word	0x40028000
  407698:	00406de5 	.word	0x00406de5
  40769c:	0040dd20 	.word	0x0040dd20
  4076a0:	00407a2d 	.word	0x00407a2d
  4076a4:	0040dd44 	.word	0x0040dd44
  4076a8:	00407515 	.word	0x00407515
  4076ac:	00404dad 	.word	0x00404dad
  4076b0:	0040dd48 	.word	0x0040dd48
  4076b4:	0040dd6c 	.word	0x0040dd6c
  4076b8:	00406f01 	.word	0x00406f01
  4076bc:	0040dd74 	.word	0x0040dd74
  4076c0:	0040dd94 	.word	0x0040dd94
  4076c4:	00406f45 	.word	0x00406f45
  4076c8:	0040502d 	.word	0x0040502d

004076cc <__aeabi_uldivmod>:
  4076cc:	b953      	cbnz	r3, 4076e4 <__aeabi_uldivmod+0x18>
  4076ce:	b94a      	cbnz	r2, 4076e4 <__aeabi_uldivmod+0x18>
  4076d0:	2900      	cmp	r1, #0
  4076d2:	bf08      	it	eq
  4076d4:	2800      	cmpeq	r0, #0
  4076d6:	bf1c      	itt	ne
  4076d8:	f04f 31ff 	movne.w	r1, #4294967295
  4076dc:	f04f 30ff 	movne.w	r0, #4294967295
  4076e0:	f000 b97a 	b.w	4079d8 <__aeabi_idiv0>
  4076e4:	f1ad 0c08 	sub.w	ip, sp, #8
  4076e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4076ec:	f000 f806 	bl	4076fc <__udivmoddi4>
  4076f0:	f8dd e004 	ldr.w	lr, [sp, #4]
  4076f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4076f8:	b004      	add	sp, #16
  4076fa:	4770      	bx	lr

004076fc <__udivmoddi4>:
  4076fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407700:	468c      	mov	ip, r1
  407702:	460d      	mov	r5, r1
  407704:	4604      	mov	r4, r0
  407706:	9e08      	ldr	r6, [sp, #32]
  407708:	2b00      	cmp	r3, #0
  40770a:	d151      	bne.n	4077b0 <__udivmoddi4+0xb4>
  40770c:	428a      	cmp	r2, r1
  40770e:	4617      	mov	r7, r2
  407710:	d96d      	bls.n	4077ee <__udivmoddi4+0xf2>
  407712:	fab2 fe82 	clz	lr, r2
  407716:	f1be 0f00 	cmp.w	lr, #0
  40771a:	d00b      	beq.n	407734 <__udivmoddi4+0x38>
  40771c:	f1ce 0c20 	rsb	ip, lr, #32
  407720:	fa01 f50e 	lsl.w	r5, r1, lr
  407724:	fa20 fc0c 	lsr.w	ip, r0, ip
  407728:	fa02 f70e 	lsl.w	r7, r2, lr
  40772c:	ea4c 0c05 	orr.w	ip, ip, r5
  407730:	fa00 f40e 	lsl.w	r4, r0, lr
  407734:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407738:	0c25      	lsrs	r5, r4, #16
  40773a:	fbbc f8fa 	udiv	r8, ip, sl
  40773e:	fa1f f987 	uxth.w	r9, r7
  407742:	fb0a cc18 	mls	ip, sl, r8, ip
  407746:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40774a:	fb08 f309 	mul.w	r3, r8, r9
  40774e:	42ab      	cmp	r3, r5
  407750:	d90a      	bls.n	407768 <__udivmoddi4+0x6c>
  407752:	19ed      	adds	r5, r5, r7
  407754:	f108 32ff 	add.w	r2, r8, #4294967295
  407758:	f080 8123 	bcs.w	4079a2 <__udivmoddi4+0x2a6>
  40775c:	42ab      	cmp	r3, r5
  40775e:	f240 8120 	bls.w	4079a2 <__udivmoddi4+0x2a6>
  407762:	f1a8 0802 	sub.w	r8, r8, #2
  407766:	443d      	add	r5, r7
  407768:	1aed      	subs	r5, r5, r3
  40776a:	b2a4      	uxth	r4, r4
  40776c:	fbb5 f0fa 	udiv	r0, r5, sl
  407770:	fb0a 5510 	mls	r5, sl, r0, r5
  407774:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407778:	fb00 f909 	mul.w	r9, r0, r9
  40777c:	45a1      	cmp	r9, r4
  40777e:	d909      	bls.n	407794 <__udivmoddi4+0x98>
  407780:	19e4      	adds	r4, r4, r7
  407782:	f100 33ff 	add.w	r3, r0, #4294967295
  407786:	f080 810a 	bcs.w	40799e <__udivmoddi4+0x2a2>
  40778a:	45a1      	cmp	r9, r4
  40778c:	f240 8107 	bls.w	40799e <__udivmoddi4+0x2a2>
  407790:	3802      	subs	r0, #2
  407792:	443c      	add	r4, r7
  407794:	eba4 0409 	sub.w	r4, r4, r9
  407798:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40779c:	2100      	movs	r1, #0
  40779e:	2e00      	cmp	r6, #0
  4077a0:	d061      	beq.n	407866 <__udivmoddi4+0x16a>
  4077a2:	fa24 f40e 	lsr.w	r4, r4, lr
  4077a6:	2300      	movs	r3, #0
  4077a8:	6034      	str	r4, [r6, #0]
  4077aa:	6073      	str	r3, [r6, #4]
  4077ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077b0:	428b      	cmp	r3, r1
  4077b2:	d907      	bls.n	4077c4 <__udivmoddi4+0xc8>
  4077b4:	2e00      	cmp	r6, #0
  4077b6:	d054      	beq.n	407862 <__udivmoddi4+0x166>
  4077b8:	2100      	movs	r1, #0
  4077ba:	e886 0021 	stmia.w	r6, {r0, r5}
  4077be:	4608      	mov	r0, r1
  4077c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077c4:	fab3 f183 	clz	r1, r3
  4077c8:	2900      	cmp	r1, #0
  4077ca:	f040 808e 	bne.w	4078ea <__udivmoddi4+0x1ee>
  4077ce:	42ab      	cmp	r3, r5
  4077d0:	d302      	bcc.n	4077d8 <__udivmoddi4+0xdc>
  4077d2:	4282      	cmp	r2, r0
  4077d4:	f200 80fa 	bhi.w	4079cc <__udivmoddi4+0x2d0>
  4077d8:	1a84      	subs	r4, r0, r2
  4077da:	eb65 0503 	sbc.w	r5, r5, r3
  4077de:	2001      	movs	r0, #1
  4077e0:	46ac      	mov	ip, r5
  4077e2:	2e00      	cmp	r6, #0
  4077e4:	d03f      	beq.n	407866 <__udivmoddi4+0x16a>
  4077e6:	e886 1010 	stmia.w	r6, {r4, ip}
  4077ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077ee:	b912      	cbnz	r2, 4077f6 <__udivmoddi4+0xfa>
  4077f0:	2701      	movs	r7, #1
  4077f2:	fbb7 f7f2 	udiv	r7, r7, r2
  4077f6:	fab7 fe87 	clz	lr, r7
  4077fa:	f1be 0f00 	cmp.w	lr, #0
  4077fe:	d134      	bne.n	40786a <__udivmoddi4+0x16e>
  407800:	1beb      	subs	r3, r5, r7
  407802:	0c3a      	lsrs	r2, r7, #16
  407804:	fa1f fc87 	uxth.w	ip, r7
  407808:	2101      	movs	r1, #1
  40780a:	fbb3 f8f2 	udiv	r8, r3, r2
  40780e:	0c25      	lsrs	r5, r4, #16
  407810:	fb02 3318 	mls	r3, r2, r8, r3
  407814:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407818:	fb0c f308 	mul.w	r3, ip, r8
  40781c:	42ab      	cmp	r3, r5
  40781e:	d907      	bls.n	407830 <__udivmoddi4+0x134>
  407820:	19ed      	adds	r5, r5, r7
  407822:	f108 30ff 	add.w	r0, r8, #4294967295
  407826:	d202      	bcs.n	40782e <__udivmoddi4+0x132>
  407828:	42ab      	cmp	r3, r5
  40782a:	f200 80d1 	bhi.w	4079d0 <__udivmoddi4+0x2d4>
  40782e:	4680      	mov	r8, r0
  407830:	1aed      	subs	r5, r5, r3
  407832:	b2a3      	uxth	r3, r4
  407834:	fbb5 f0f2 	udiv	r0, r5, r2
  407838:	fb02 5510 	mls	r5, r2, r0, r5
  40783c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  407840:	fb0c fc00 	mul.w	ip, ip, r0
  407844:	45a4      	cmp	ip, r4
  407846:	d907      	bls.n	407858 <__udivmoddi4+0x15c>
  407848:	19e4      	adds	r4, r4, r7
  40784a:	f100 33ff 	add.w	r3, r0, #4294967295
  40784e:	d202      	bcs.n	407856 <__udivmoddi4+0x15a>
  407850:	45a4      	cmp	ip, r4
  407852:	f200 80b8 	bhi.w	4079c6 <__udivmoddi4+0x2ca>
  407856:	4618      	mov	r0, r3
  407858:	eba4 040c 	sub.w	r4, r4, ip
  40785c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407860:	e79d      	b.n	40779e <__udivmoddi4+0xa2>
  407862:	4631      	mov	r1, r6
  407864:	4630      	mov	r0, r6
  407866:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40786a:	f1ce 0420 	rsb	r4, lr, #32
  40786e:	fa05 f30e 	lsl.w	r3, r5, lr
  407872:	fa07 f70e 	lsl.w	r7, r7, lr
  407876:	fa20 f804 	lsr.w	r8, r0, r4
  40787a:	0c3a      	lsrs	r2, r7, #16
  40787c:	fa25 f404 	lsr.w	r4, r5, r4
  407880:	ea48 0803 	orr.w	r8, r8, r3
  407884:	fbb4 f1f2 	udiv	r1, r4, r2
  407888:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40788c:	fb02 4411 	mls	r4, r2, r1, r4
  407890:	fa1f fc87 	uxth.w	ip, r7
  407894:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407898:	fb01 f30c 	mul.w	r3, r1, ip
  40789c:	42ab      	cmp	r3, r5
  40789e:	fa00 f40e 	lsl.w	r4, r0, lr
  4078a2:	d909      	bls.n	4078b8 <__udivmoddi4+0x1bc>
  4078a4:	19ed      	adds	r5, r5, r7
  4078a6:	f101 30ff 	add.w	r0, r1, #4294967295
  4078aa:	f080 808a 	bcs.w	4079c2 <__udivmoddi4+0x2c6>
  4078ae:	42ab      	cmp	r3, r5
  4078b0:	f240 8087 	bls.w	4079c2 <__udivmoddi4+0x2c6>
  4078b4:	3902      	subs	r1, #2
  4078b6:	443d      	add	r5, r7
  4078b8:	1aeb      	subs	r3, r5, r3
  4078ba:	fa1f f588 	uxth.w	r5, r8
  4078be:	fbb3 f0f2 	udiv	r0, r3, r2
  4078c2:	fb02 3310 	mls	r3, r2, r0, r3
  4078c6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4078ca:	fb00 f30c 	mul.w	r3, r0, ip
  4078ce:	42ab      	cmp	r3, r5
  4078d0:	d907      	bls.n	4078e2 <__udivmoddi4+0x1e6>
  4078d2:	19ed      	adds	r5, r5, r7
  4078d4:	f100 38ff 	add.w	r8, r0, #4294967295
  4078d8:	d26f      	bcs.n	4079ba <__udivmoddi4+0x2be>
  4078da:	42ab      	cmp	r3, r5
  4078dc:	d96d      	bls.n	4079ba <__udivmoddi4+0x2be>
  4078de:	3802      	subs	r0, #2
  4078e0:	443d      	add	r5, r7
  4078e2:	1aeb      	subs	r3, r5, r3
  4078e4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4078e8:	e78f      	b.n	40780a <__udivmoddi4+0x10e>
  4078ea:	f1c1 0720 	rsb	r7, r1, #32
  4078ee:	fa22 f807 	lsr.w	r8, r2, r7
  4078f2:	408b      	lsls	r3, r1
  4078f4:	fa05 f401 	lsl.w	r4, r5, r1
  4078f8:	ea48 0303 	orr.w	r3, r8, r3
  4078fc:	fa20 fe07 	lsr.w	lr, r0, r7
  407900:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407904:	40fd      	lsrs	r5, r7
  407906:	ea4e 0e04 	orr.w	lr, lr, r4
  40790a:	fbb5 f9fc 	udiv	r9, r5, ip
  40790e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  407912:	fb0c 5519 	mls	r5, ip, r9, r5
  407916:	fa1f f883 	uxth.w	r8, r3
  40791a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40791e:	fb09 f408 	mul.w	r4, r9, r8
  407922:	42ac      	cmp	r4, r5
  407924:	fa02 f201 	lsl.w	r2, r2, r1
  407928:	fa00 fa01 	lsl.w	sl, r0, r1
  40792c:	d908      	bls.n	407940 <__udivmoddi4+0x244>
  40792e:	18ed      	adds	r5, r5, r3
  407930:	f109 30ff 	add.w	r0, r9, #4294967295
  407934:	d243      	bcs.n	4079be <__udivmoddi4+0x2c2>
  407936:	42ac      	cmp	r4, r5
  407938:	d941      	bls.n	4079be <__udivmoddi4+0x2c2>
  40793a:	f1a9 0902 	sub.w	r9, r9, #2
  40793e:	441d      	add	r5, r3
  407940:	1b2d      	subs	r5, r5, r4
  407942:	fa1f fe8e 	uxth.w	lr, lr
  407946:	fbb5 f0fc 	udiv	r0, r5, ip
  40794a:	fb0c 5510 	mls	r5, ip, r0, r5
  40794e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  407952:	fb00 f808 	mul.w	r8, r0, r8
  407956:	45a0      	cmp	r8, r4
  407958:	d907      	bls.n	40796a <__udivmoddi4+0x26e>
  40795a:	18e4      	adds	r4, r4, r3
  40795c:	f100 35ff 	add.w	r5, r0, #4294967295
  407960:	d229      	bcs.n	4079b6 <__udivmoddi4+0x2ba>
  407962:	45a0      	cmp	r8, r4
  407964:	d927      	bls.n	4079b6 <__udivmoddi4+0x2ba>
  407966:	3802      	subs	r0, #2
  407968:	441c      	add	r4, r3
  40796a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40796e:	eba4 0408 	sub.w	r4, r4, r8
  407972:	fba0 8902 	umull	r8, r9, r0, r2
  407976:	454c      	cmp	r4, r9
  407978:	46c6      	mov	lr, r8
  40797a:	464d      	mov	r5, r9
  40797c:	d315      	bcc.n	4079aa <__udivmoddi4+0x2ae>
  40797e:	d012      	beq.n	4079a6 <__udivmoddi4+0x2aa>
  407980:	b156      	cbz	r6, 407998 <__udivmoddi4+0x29c>
  407982:	ebba 030e 	subs.w	r3, sl, lr
  407986:	eb64 0405 	sbc.w	r4, r4, r5
  40798a:	fa04 f707 	lsl.w	r7, r4, r7
  40798e:	40cb      	lsrs	r3, r1
  407990:	431f      	orrs	r7, r3
  407992:	40cc      	lsrs	r4, r1
  407994:	6037      	str	r7, [r6, #0]
  407996:	6074      	str	r4, [r6, #4]
  407998:	2100      	movs	r1, #0
  40799a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40799e:	4618      	mov	r0, r3
  4079a0:	e6f8      	b.n	407794 <__udivmoddi4+0x98>
  4079a2:	4690      	mov	r8, r2
  4079a4:	e6e0      	b.n	407768 <__udivmoddi4+0x6c>
  4079a6:	45c2      	cmp	sl, r8
  4079a8:	d2ea      	bcs.n	407980 <__udivmoddi4+0x284>
  4079aa:	ebb8 0e02 	subs.w	lr, r8, r2
  4079ae:	eb69 0503 	sbc.w	r5, r9, r3
  4079b2:	3801      	subs	r0, #1
  4079b4:	e7e4      	b.n	407980 <__udivmoddi4+0x284>
  4079b6:	4628      	mov	r0, r5
  4079b8:	e7d7      	b.n	40796a <__udivmoddi4+0x26e>
  4079ba:	4640      	mov	r0, r8
  4079bc:	e791      	b.n	4078e2 <__udivmoddi4+0x1e6>
  4079be:	4681      	mov	r9, r0
  4079c0:	e7be      	b.n	407940 <__udivmoddi4+0x244>
  4079c2:	4601      	mov	r1, r0
  4079c4:	e778      	b.n	4078b8 <__udivmoddi4+0x1bc>
  4079c6:	3802      	subs	r0, #2
  4079c8:	443c      	add	r4, r7
  4079ca:	e745      	b.n	407858 <__udivmoddi4+0x15c>
  4079cc:	4608      	mov	r0, r1
  4079ce:	e708      	b.n	4077e2 <__udivmoddi4+0xe6>
  4079d0:	f1a8 0802 	sub.w	r8, r8, #2
  4079d4:	443d      	add	r5, r7
  4079d6:	e72b      	b.n	407830 <__udivmoddi4+0x134>

004079d8 <__aeabi_idiv0>:
  4079d8:	4770      	bx	lr
  4079da:	bf00      	nop

004079dc <__libc_init_array>:
  4079dc:	b570      	push	{r4, r5, r6, lr}
  4079de:	4e0f      	ldr	r6, [pc, #60]	; (407a1c <__libc_init_array+0x40>)
  4079e0:	4d0f      	ldr	r5, [pc, #60]	; (407a20 <__libc_init_array+0x44>)
  4079e2:	1b76      	subs	r6, r6, r5
  4079e4:	10b6      	asrs	r6, r6, #2
  4079e6:	bf18      	it	ne
  4079e8:	2400      	movne	r4, #0
  4079ea:	d005      	beq.n	4079f8 <__libc_init_array+0x1c>
  4079ec:	3401      	adds	r4, #1
  4079ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4079f2:	4798      	blx	r3
  4079f4:	42a6      	cmp	r6, r4
  4079f6:	d1f9      	bne.n	4079ec <__libc_init_array+0x10>
  4079f8:	4e0a      	ldr	r6, [pc, #40]	; (407a24 <__libc_init_array+0x48>)
  4079fa:	4d0b      	ldr	r5, [pc, #44]	; (407a28 <__libc_init_array+0x4c>)
  4079fc:	1b76      	subs	r6, r6, r5
  4079fe:	f006 fb27 	bl	40e050 <_init>
  407a02:	10b6      	asrs	r6, r6, #2
  407a04:	bf18      	it	ne
  407a06:	2400      	movne	r4, #0
  407a08:	d006      	beq.n	407a18 <__libc_init_array+0x3c>
  407a0a:	3401      	adds	r4, #1
  407a0c:	f855 3b04 	ldr.w	r3, [r5], #4
  407a10:	4798      	blx	r3
  407a12:	42a6      	cmp	r6, r4
  407a14:	d1f9      	bne.n	407a0a <__libc_init_array+0x2e>
  407a16:	bd70      	pop	{r4, r5, r6, pc}
  407a18:	bd70      	pop	{r4, r5, r6, pc}
  407a1a:	bf00      	nop
  407a1c:	0040e05c 	.word	0x0040e05c
  407a20:	0040e05c 	.word	0x0040e05c
  407a24:	0040e064 	.word	0x0040e064
  407a28:	0040e05c 	.word	0x0040e05c

00407a2c <iprintf>:
  407a2c:	b40f      	push	{r0, r1, r2, r3}
  407a2e:	b500      	push	{lr}
  407a30:	4907      	ldr	r1, [pc, #28]	; (407a50 <iprintf+0x24>)
  407a32:	b083      	sub	sp, #12
  407a34:	ab04      	add	r3, sp, #16
  407a36:	6808      	ldr	r0, [r1, #0]
  407a38:	f853 2b04 	ldr.w	r2, [r3], #4
  407a3c:	6881      	ldr	r1, [r0, #8]
  407a3e:	9301      	str	r3, [sp, #4]
  407a40:	f002 f81a 	bl	409a78 <_vfiprintf_r>
  407a44:	b003      	add	sp, #12
  407a46:	f85d eb04 	ldr.w	lr, [sp], #4
  407a4a:	b004      	add	sp, #16
  407a4c:	4770      	bx	lr
  407a4e:	bf00      	nop
  407a50:	20400018 	.word	0x20400018

00407a54 <malloc>:
  407a54:	4b02      	ldr	r3, [pc, #8]	; (407a60 <malloc+0xc>)
  407a56:	4601      	mov	r1, r0
  407a58:	6818      	ldr	r0, [r3, #0]
  407a5a:	f000 b803 	b.w	407a64 <_malloc_r>
  407a5e:	bf00      	nop
  407a60:	20400018 	.word	0x20400018

00407a64 <_malloc_r>:
  407a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a68:	f101 060b 	add.w	r6, r1, #11
  407a6c:	2e16      	cmp	r6, #22
  407a6e:	b083      	sub	sp, #12
  407a70:	4605      	mov	r5, r0
  407a72:	f240 809e 	bls.w	407bb2 <_malloc_r+0x14e>
  407a76:	f036 0607 	bics.w	r6, r6, #7
  407a7a:	f100 80bd 	bmi.w	407bf8 <_malloc_r+0x194>
  407a7e:	42b1      	cmp	r1, r6
  407a80:	f200 80ba 	bhi.w	407bf8 <_malloc_r+0x194>
  407a84:	f000 fb86 	bl	408194 <__malloc_lock>
  407a88:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407a8c:	f0c0 8293 	bcc.w	407fb6 <_malloc_r+0x552>
  407a90:	0a73      	lsrs	r3, r6, #9
  407a92:	f000 80b8 	beq.w	407c06 <_malloc_r+0x1a2>
  407a96:	2b04      	cmp	r3, #4
  407a98:	f200 8179 	bhi.w	407d8e <_malloc_r+0x32a>
  407a9c:	09b3      	lsrs	r3, r6, #6
  407a9e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407aa2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  407aa6:	00c3      	lsls	r3, r0, #3
  407aa8:	4fbf      	ldr	r7, [pc, #764]	; (407da8 <_malloc_r+0x344>)
  407aaa:	443b      	add	r3, r7
  407aac:	f1a3 0108 	sub.w	r1, r3, #8
  407ab0:	685c      	ldr	r4, [r3, #4]
  407ab2:	42a1      	cmp	r1, r4
  407ab4:	d106      	bne.n	407ac4 <_malloc_r+0x60>
  407ab6:	e00c      	b.n	407ad2 <_malloc_r+0x6e>
  407ab8:	2a00      	cmp	r2, #0
  407aba:	f280 80aa 	bge.w	407c12 <_malloc_r+0x1ae>
  407abe:	68e4      	ldr	r4, [r4, #12]
  407ac0:	42a1      	cmp	r1, r4
  407ac2:	d006      	beq.n	407ad2 <_malloc_r+0x6e>
  407ac4:	6863      	ldr	r3, [r4, #4]
  407ac6:	f023 0303 	bic.w	r3, r3, #3
  407aca:	1b9a      	subs	r2, r3, r6
  407acc:	2a0f      	cmp	r2, #15
  407ace:	ddf3      	ble.n	407ab8 <_malloc_r+0x54>
  407ad0:	4670      	mov	r0, lr
  407ad2:	693c      	ldr	r4, [r7, #16]
  407ad4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407dbc <_malloc_r+0x358>
  407ad8:	4574      	cmp	r4, lr
  407ada:	f000 81ab 	beq.w	407e34 <_malloc_r+0x3d0>
  407ade:	6863      	ldr	r3, [r4, #4]
  407ae0:	f023 0303 	bic.w	r3, r3, #3
  407ae4:	1b9a      	subs	r2, r3, r6
  407ae6:	2a0f      	cmp	r2, #15
  407ae8:	f300 8190 	bgt.w	407e0c <_malloc_r+0x3a8>
  407aec:	2a00      	cmp	r2, #0
  407aee:	f8c7 e014 	str.w	lr, [r7, #20]
  407af2:	f8c7 e010 	str.w	lr, [r7, #16]
  407af6:	f280 809d 	bge.w	407c34 <_malloc_r+0x1d0>
  407afa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407afe:	f080 8161 	bcs.w	407dc4 <_malloc_r+0x360>
  407b02:	08db      	lsrs	r3, r3, #3
  407b04:	f103 0c01 	add.w	ip, r3, #1
  407b08:	1099      	asrs	r1, r3, #2
  407b0a:	687a      	ldr	r2, [r7, #4]
  407b0c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407b10:	f8c4 8008 	str.w	r8, [r4, #8]
  407b14:	2301      	movs	r3, #1
  407b16:	408b      	lsls	r3, r1
  407b18:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407b1c:	4313      	orrs	r3, r2
  407b1e:	3908      	subs	r1, #8
  407b20:	60e1      	str	r1, [r4, #12]
  407b22:	607b      	str	r3, [r7, #4]
  407b24:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407b28:	f8c8 400c 	str.w	r4, [r8, #12]
  407b2c:	1082      	asrs	r2, r0, #2
  407b2e:	2401      	movs	r4, #1
  407b30:	4094      	lsls	r4, r2
  407b32:	429c      	cmp	r4, r3
  407b34:	f200 808b 	bhi.w	407c4e <_malloc_r+0x1ea>
  407b38:	421c      	tst	r4, r3
  407b3a:	d106      	bne.n	407b4a <_malloc_r+0xe6>
  407b3c:	f020 0003 	bic.w	r0, r0, #3
  407b40:	0064      	lsls	r4, r4, #1
  407b42:	421c      	tst	r4, r3
  407b44:	f100 0004 	add.w	r0, r0, #4
  407b48:	d0fa      	beq.n	407b40 <_malloc_r+0xdc>
  407b4a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407b4e:	46cc      	mov	ip, r9
  407b50:	4680      	mov	r8, r0
  407b52:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407b56:	459c      	cmp	ip, r3
  407b58:	d107      	bne.n	407b6a <_malloc_r+0x106>
  407b5a:	e16d      	b.n	407e38 <_malloc_r+0x3d4>
  407b5c:	2a00      	cmp	r2, #0
  407b5e:	f280 817b 	bge.w	407e58 <_malloc_r+0x3f4>
  407b62:	68db      	ldr	r3, [r3, #12]
  407b64:	459c      	cmp	ip, r3
  407b66:	f000 8167 	beq.w	407e38 <_malloc_r+0x3d4>
  407b6a:	6859      	ldr	r1, [r3, #4]
  407b6c:	f021 0103 	bic.w	r1, r1, #3
  407b70:	1b8a      	subs	r2, r1, r6
  407b72:	2a0f      	cmp	r2, #15
  407b74:	ddf2      	ble.n	407b5c <_malloc_r+0xf8>
  407b76:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407b7a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407b7e:	9300      	str	r3, [sp, #0]
  407b80:	199c      	adds	r4, r3, r6
  407b82:	4628      	mov	r0, r5
  407b84:	f046 0601 	orr.w	r6, r6, #1
  407b88:	f042 0501 	orr.w	r5, r2, #1
  407b8c:	605e      	str	r6, [r3, #4]
  407b8e:	f8c8 c00c 	str.w	ip, [r8, #12]
  407b92:	f8cc 8008 	str.w	r8, [ip, #8]
  407b96:	617c      	str	r4, [r7, #20]
  407b98:	613c      	str	r4, [r7, #16]
  407b9a:	f8c4 e00c 	str.w	lr, [r4, #12]
  407b9e:	f8c4 e008 	str.w	lr, [r4, #8]
  407ba2:	6065      	str	r5, [r4, #4]
  407ba4:	505a      	str	r2, [r3, r1]
  407ba6:	f000 fafb 	bl	4081a0 <__malloc_unlock>
  407baa:	9b00      	ldr	r3, [sp, #0]
  407bac:	f103 0408 	add.w	r4, r3, #8
  407bb0:	e01e      	b.n	407bf0 <_malloc_r+0x18c>
  407bb2:	2910      	cmp	r1, #16
  407bb4:	d820      	bhi.n	407bf8 <_malloc_r+0x194>
  407bb6:	f000 faed 	bl	408194 <__malloc_lock>
  407bba:	2610      	movs	r6, #16
  407bbc:	2318      	movs	r3, #24
  407bbe:	2002      	movs	r0, #2
  407bc0:	4f79      	ldr	r7, [pc, #484]	; (407da8 <_malloc_r+0x344>)
  407bc2:	443b      	add	r3, r7
  407bc4:	f1a3 0208 	sub.w	r2, r3, #8
  407bc8:	685c      	ldr	r4, [r3, #4]
  407bca:	4294      	cmp	r4, r2
  407bcc:	f000 813d 	beq.w	407e4a <_malloc_r+0x3e6>
  407bd0:	6863      	ldr	r3, [r4, #4]
  407bd2:	68e1      	ldr	r1, [r4, #12]
  407bd4:	68a6      	ldr	r6, [r4, #8]
  407bd6:	f023 0303 	bic.w	r3, r3, #3
  407bda:	4423      	add	r3, r4
  407bdc:	4628      	mov	r0, r5
  407bde:	685a      	ldr	r2, [r3, #4]
  407be0:	60f1      	str	r1, [r6, #12]
  407be2:	f042 0201 	orr.w	r2, r2, #1
  407be6:	608e      	str	r6, [r1, #8]
  407be8:	605a      	str	r2, [r3, #4]
  407bea:	f000 fad9 	bl	4081a0 <__malloc_unlock>
  407bee:	3408      	adds	r4, #8
  407bf0:	4620      	mov	r0, r4
  407bf2:	b003      	add	sp, #12
  407bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407bf8:	2400      	movs	r4, #0
  407bfa:	230c      	movs	r3, #12
  407bfc:	4620      	mov	r0, r4
  407bfe:	602b      	str	r3, [r5, #0]
  407c00:	b003      	add	sp, #12
  407c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c06:	2040      	movs	r0, #64	; 0x40
  407c08:	f44f 7300 	mov.w	r3, #512	; 0x200
  407c0c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407c10:	e74a      	b.n	407aa8 <_malloc_r+0x44>
  407c12:	4423      	add	r3, r4
  407c14:	68e1      	ldr	r1, [r4, #12]
  407c16:	685a      	ldr	r2, [r3, #4]
  407c18:	68a6      	ldr	r6, [r4, #8]
  407c1a:	f042 0201 	orr.w	r2, r2, #1
  407c1e:	60f1      	str	r1, [r6, #12]
  407c20:	4628      	mov	r0, r5
  407c22:	608e      	str	r6, [r1, #8]
  407c24:	605a      	str	r2, [r3, #4]
  407c26:	f000 fabb 	bl	4081a0 <__malloc_unlock>
  407c2a:	3408      	adds	r4, #8
  407c2c:	4620      	mov	r0, r4
  407c2e:	b003      	add	sp, #12
  407c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c34:	4423      	add	r3, r4
  407c36:	4628      	mov	r0, r5
  407c38:	685a      	ldr	r2, [r3, #4]
  407c3a:	f042 0201 	orr.w	r2, r2, #1
  407c3e:	605a      	str	r2, [r3, #4]
  407c40:	f000 faae 	bl	4081a0 <__malloc_unlock>
  407c44:	3408      	adds	r4, #8
  407c46:	4620      	mov	r0, r4
  407c48:	b003      	add	sp, #12
  407c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c4e:	68bc      	ldr	r4, [r7, #8]
  407c50:	6863      	ldr	r3, [r4, #4]
  407c52:	f023 0803 	bic.w	r8, r3, #3
  407c56:	45b0      	cmp	r8, r6
  407c58:	d304      	bcc.n	407c64 <_malloc_r+0x200>
  407c5a:	eba8 0306 	sub.w	r3, r8, r6
  407c5e:	2b0f      	cmp	r3, #15
  407c60:	f300 8085 	bgt.w	407d6e <_malloc_r+0x30a>
  407c64:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407dc0 <_malloc_r+0x35c>
  407c68:	4b50      	ldr	r3, [pc, #320]	; (407dac <_malloc_r+0x348>)
  407c6a:	f8d9 2000 	ldr.w	r2, [r9]
  407c6e:	681b      	ldr	r3, [r3, #0]
  407c70:	3201      	adds	r2, #1
  407c72:	4433      	add	r3, r6
  407c74:	eb04 0a08 	add.w	sl, r4, r8
  407c78:	f000 8155 	beq.w	407f26 <_malloc_r+0x4c2>
  407c7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407c80:	330f      	adds	r3, #15
  407c82:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  407c86:	f02b 0b0f 	bic.w	fp, fp, #15
  407c8a:	4659      	mov	r1, fp
  407c8c:	4628      	mov	r0, r5
  407c8e:	f000 fa8d 	bl	4081ac <_sbrk_r>
  407c92:	1c41      	adds	r1, r0, #1
  407c94:	4602      	mov	r2, r0
  407c96:	f000 80fc 	beq.w	407e92 <_malloc_r+0x42e>
  407c9a:	4582      	cmp	sl, r0
  407c9c:	f200 80f7 	bhi.w	407e8e <_malloc_r+0x42a>
  407ca0:	4b43      	ldr	r3, [pc, #268]	; (407db0 <_malloc_r+0x34c>)
  407ca2:	6819      	ldr	r1, [r3, #0]
  407ca4:	4459      	add	r1, fp
  407ca6:	6019      	str	r1, [r3, #0]
  407ca8:	f000 814d 	beq.w	407f46 <_malloc_r+0x4e2>
  407cac:	f8d9 0000 	ldr.w	r0, [r9]
  407cb0:	3001      	adds	r0, #1
  407cb2:	bf1b      	ittet	ne
  407cb4:	eba2 0a0a 	subne.w	sl, r2, sl
  407cb8:	4451      	addne	r1, sl
  407cba:	f8c9 2000 	streq.w	r2, [r9]
  407cbe:	6019      	strne	r1, [r3, #0]
  407cc0:	f012 0107 	ands.w	r1, r2, #7
  407cc4:	f000 8115 	beq.w	407ef2 <_malloc_r+0x48e>
  407cc8:	f1c1 0008 	rsb	r0, r1, #8
  407ccc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407cd0:	4402      	add	r2, r0
  407cd2:	3108      	adds	r1, #8
  407cd4:	eb02 090b 	add.w	r9, r2, fp
  407cd8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407cdc:	eba1 0909 	sub.w	r9, r1, r9
  407ce0:	4649      	mov	r1, r9
  407ce2:	4628      	mov	r0, r5
  407ce4:	9301      	str	r3, [sp, #4]
  407ce6:	9200      	str	r2, [sp, #0]
  407ce8:	f000 fa60 	bl	4081ac <_sbrk_r>
  407cec:	1c43      	adds	r3, r0, #1
  407cee:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407cf2:	f000 8143 	beq.w	407f7c <_malloc_r+0x518>
  407cf6:	1a80      	subs	r0, r0, r2
  407cf8:	4448      	add	r0, r9
  407cfa:	f040 0001 	orr.w	r0, r0, #1
  407cfe:	6819      	ldr	r1, [r3, #0]
  407d00:	60ba      	str	r2, [r7, #8]
  407d02:	4449      	add	r1, r9
  407d04:	42bc      	cmp	r4, r7
  407d06:	6050      	str	r0, [r2, #4]
  407d08:	6019      	str	r1, [r3, #0]
  407d0a:	d017      	beq.n	407d3c <_malloc_r+0x2d8>
  407d0c:	f1b8 0f0f 	cmp.w	r8, #15
  407d10:	f240 80fb 	bls.w	407f0a <_malloc_r+0x4a6>
  407d14:	6860      	ldr	r0, [r4, #4]
  407d16:	f1a8 020c 	sub.w	r2, r8, #12
  407d1a:	f022 0207 	bic.w	r2, r2, #7
  407d1e:	eb04 0e02 	add.w	lr, r4, r2
  407d22:	f000 0001 	and.w	r0, r0, #1
  407d26:	f04f 0c05 	mov.w	ip, #5
  407d2a:	4310      	orrs	r0, r2
  407d2c:	2a0f      	cmp	r2, #15
  407d2e:	6060      	str	r0, [r4, #4]
  407d30:	f8ce c004 	str.w	ip, [lr, #4]
  407d34:	f8ce c008 	str.w	ip, [lr, #8]
  407d38:	f200 8117 	bhi.w	407f6a <_malloc_r+0x506>
  407d3c:	4b1d      	ldr	r3, [pc, #116]	; (407db4 <_malloc_r+0x350>)
  407d3e:	68bc      	ldr	r4, [r7, #8]
  407d40:	681a      	ldr	r2, [r3, #0]
  407d42:	4291      	cmp	r1, r2
  407d44:	bf88      	it	hi
  407d46:	6019      	strhi	r1, [r3, #0]
  407d48:	4b1b      	ldr	r3, [pc, #108]	; (407db8 <_malloc_r+0x354>)
  407d4a:	681a      	ldr	r2, [r3, #0]
  407d4c:	4291      	cmp	r1, r2
  407d4e:	6862      	ldr	r2, [r4, #4]
  407d50:	bf88      	it	hi
  407d52:	6019      	strhi	r1, [r3, #0]
  407d54:	f022 0203 	bic.w	r2, r2, #3
  407d58:	4296      	cmp	r6, r2
  407d5a:	eba2 0306 	sub.w	r3, r2, r6
  407d5e:	d801      	bhi.n	407d64 <_malloc_r+0x300>
  407d60:	2b0f      	cmp	r3, #15
  407d62:	dc04      	bgt.n	407d6e <_malloc_r+0x30a>
  407d64:	4628      	mov	r0, r5
  407d66:	f000 fa1b 	bl	4081a0 <__malloc_unlock>
  407d6a:	2400      	movs	r4, #0
  407d6c:	e740      	b.n	407bf0 <_malloc_r+0x18c>
  407d6e:	19a2      	adds	r2, r4, r6
  407d70:	f043 0301 	orr.w	r3, r3, #1
  407d74:	f046 0601 	orr.w	r6, r6, #1
  407d78:	6066      	str	r6, [r4, #4]
  407d7a:	4628      	mov	r0, r5
  407d7c:	60ba      	str	r2, [r7, #8]
  407d7e:	6053      	str	r3, [r2, #4]
  407d80:	f000 fa0e 	bl	4081a0 <__malloc_unlock>
  407d84:	3408      	adds	r4, #8
  407d86:	4620      	mov	r0, r4
  407d88:	b003      	add	sp, #12
  407d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d8e:	2b14      	cmp	r3, #20
  407d90:	d971      	bls.n	407e76 <_malloc_r+0x412>
  407d92:	2b54      	cmp	r3, #84	; 0x54
  407d94:	f200 80a3 	bhi.w	407ede <_malloc_r+0x47a>
  407d98:	0b33      	lsrs	r3, r6, #12
  407d9a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407d9e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407da2:	00c3      	lsls	r3, r0, #3
  407da4:	e680      	b.n	407aa8 <_malloc_r+0x44>
  407da6:	bf00      	nop
  407da8:	20400448 	.word	0x20400448
  407dac:	2040c898 	.word	0x2040c898
  407db0:	2040c868 	.word	0x2040c868
  407db4:	2040c890 	.word	0x2040c890
  407db8:	2040c894 	.word	0x2040c894
  407dbc:	20400450 	.word	0x20400450
  407dc0:	20400850 	.word	0x20400850
  407dc4:	0a5a      	lsrs	r2, r3, #9
  407dc6:	2a04      	cmp	r2, #4
  407dc8:	d95b      	bls.n	407e82 <_malloc_r+0x41e>
  407dca:	2a14      	cmp	r2, #20
  407dcc:	f200 80ae 	bhi.w	407f2c <_malloc_r+0x4c8>
  407dd0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407dd4:	00c9      	lsls	r1, r1, #3
  407dd6:	325b      	adds	r2, #91	; 0x5b
  407dd8:	eb07 0c01 	add.w	ip, r7, r1
  407ddc:	5879      	ldr	r1, [r7, r1]
  407dde:	f1ac 0c08 	sub.w	ip, ip, #8
  407de2:	458c      	cmp	ip, r1
  407de4:	f000 8088 	beq.w	407ef8 <_malloc_r+0x494>
  407de8:	684a      	ldr	r2, [r1, #4]
  407dea:	f022 0203 	bic.w	r2, r2, #3
  407dee:	4293      	cmp	r3, r2
  407df0:	d273      	bcs.n	407eda <_malloc_r+0x476>
  407df2:	6889      	ldr	r1, [r1, #8]
  407df4:	458c      	cmp	ip, r1
  407df6:	d1f7      	bne.n	407de8 <_malloc_r+0x384>
  407df8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407dfc:	687b      	ldr	r3, [r7, #4]
  407dfe:	60e2      	str	r2, [r4, #12]
  407e00:	f8c4 c008 	str.w	ip, [r4, #8]
  407e04:	6094      	str	r4, [r2, #8]
  407e06:	f8cc 400c 	str.w	r4, [ip, #12]
  407e0a:	e68f      	b.n	407b2c <_malloc_r+0xc8>
  407e0c:	19a1      	adds	r1, r4, r6
  407e0e:	f046 0c01 	orr.w	ip, r6, #1
  407e12:	f042 0601 	orr.w	r6, r2, #1
  407e16:	f8c4 c004 	str.w	ip, [r4, #4]
  407e1a:	4628      	mov	r0, r5
  407e1c:	6179      	str	r1, [r7, #20]
  407e1e:	6139      	str	r1, [r7, #16]
  407e20:	f8c1 e00c 	str.w	lr, [r1, #12]
  407e24:	f8c1 e008 	str.w	lr, [r1, #8]
  407e28:	604e      	str	r6, [r1, #4]
  407e2a:	50e2      	str	r2, [r4, r3]
  407e2c:	f000 f9b8 	bl	4081a0 <__malloc_unlock>
  407e30:	3408      	adds	r4, #8
  407e32:	e6dd      	b.n	407bf0 <_malloc_r+0x18c>
  407e34:	687b      	ldr	r3, [r7, #4]
  407e36:	e679      	b.n	407b2c <_malloc_r+0xc8>
  407e38:	f108 0801 	add.w	r8, r8, #1
  407e3c:	f018 0f03 	tst.w	r8, #3
  407e40:	f10c 0c08 	add.w	ip, ip, #8
  407e44:	f47f ae85 	bne.w	407b52 <_malloc_r+0xee>
  407e48:	e02d      	b.n	407ea6 <_malloc_r+0x442>
  407e4a:	68dc      	ldr	r4, [r3, #12]
  407e4c:	42a3      	cmp	r3, r4
  407e4e:	bf08      	it	eq
  407e50:	3002      	addeq	r0, #2
  407e52:	f43f ae3e 	beq.w	407ad2 <_malloc_r+0x6e>
  407e56:	e6bb      	b.n	407bd0 <_malloc_r+0x16c>
  407e58:	4419      	add	r1, r3
  407e5a:	461c      	mov	r4, r3
  407e5c:	684a      	ldr	r2, [r1, #4]
  407e5e:	68db      	ldr	r3, [r3, #12]
  407e60:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407e64:	f042 0201 	orr.w	r2, r2, #1
  407e68:	604a      	str	r2, [r1, #4]
  407e6a:	4628      	mov	r0, r5
  407e6c:	60f3      	str	r3, [r6, #12]
  407e6e:	609e      	str	r6, [r3, #8]
  407e70:	f000 f996 	bl	4081a0 <__malloc_unlock>
  407e74:	e6bc      	b.n	407bf0 <_malloc_r+0x18c>
  407e76:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407e7a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407e7e:	00c3      	lsls	r3, r0, #3
  407e80:	e612      	b.n	407aa8 <_malloc_r+0x44>
  407e82:	099a      	lsrs	r2, r3, #6
  407e84:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407e88:	00c9      	lsls	r1, r1, #3
  407e8a:	3238      	adds	r2, #56	; 0x38
  407e8c:	e7a4      	b.n	407dd8 <_malloc_r+0x374>
  407e8e:	42bc      	cmp	r4, r7
  407e90:	d054      	beq.n	407f3c <_malloc_r+0x4d8>
  407e92:	68bc      	ldr	r4, [r7, #8]
  407e94:	6862      	ldr	r2, [r4, #4]
  407e96:	f022 0203 	bic.w	r2, r2, #3
  407e9a:	e75d      	b.n	407d58 <_malloc_r+0x2f4>
  407e9c:	f859 3908 	ldr.w	r3, [r9], #-8
  407ea0:	4599      	cmp	r9, r3
  407ea2:	f040 8086 	bne.w	407fb2 <_malloc_r+0x54e>
  407ea6:	f010 0f03 	tst.w	r0, #3
  407eaa:	f100 30ff 	add.w	r0, r0, #4294967295
  407eae:	d1f5      	bne.n	407e9c <_malloc_r+0x438>
  407eb0:	687b      	ldr	r3, [r7, #4]
  407eb2:	ea23 0304 	bic.w	r3, r3, r4
  407eb6:	607b      	str	r3, [r7, #4]
  407eb8:	0064      	lsls	r4, r4, #1
  407eba:	429c      	cmp	r4, r3
  407ebc:	f63f aec7 	bhi.w	407c4e <_malloc_r+0x1ea>
  407ec0:	2c00      	cmp	r4, #0
  407ec2:	f43f aec4 	beq.w	407c4e <_malloc_r+0x1ea>
  407ec6:	421c      	tst	r4, r3
  407ec8:	4640      	mov	r0, r8
  407eca:	f47f ae3e 	bne.w	407b4a <_malloc_r+0xe6>
  407ece:	0064      	lsls	r4, r4, #1
  407ed0:	421c      	tst	r4, r3
  407ed2:	f100 0004 	add.w	r0, r0, #4
  407ed6:	d0fa      	beq.n	407ece <_malloc_r+0x46a>
  407ed8:	e637      	b.n	407b4a <_malloc_r+0xe6>
  407eda:	468c      	mov	ip, r1
  407edc:	e78c      	b.n	407df8 <_malloc_r+0x394>
  407ede:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407ee2:	d815      	bhi.n	407f10 <_malloc_r+0x4ac>
  407ee4:	0bf3      	lsrs	r3, r6, #15
  407ee6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407eea:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407eee:	00c3      	lsls	r3, r0, #3
  407ef0:	e5da      	b.n	407aa8 <_malloc_r+0x44>
  407ef2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407ef6:	e6ed      	b.n	407cd4 <_malloc_r+0x270>
  407ef8:	687b      	ldr	r3, [r7, #4]
  407efa:	1092      	asrs	r2, r2, #2
  407efc:	2101      	movs	r1, #1
  407efe:	fa01 f202 	lsl.w	r2, r1, r2
  407f02:	4313      	orrs	r3, r2
  407f04:	607b      	str	r3, [r7, #4]
  407f06:	4662      	mov	r2, ip
  407f08:	e779      	b.n	407dfe <_malloc_r+0x39a>
  407f0a:	2301      	movs	r3, #1
  407f0c:	6053      	str	r3, [r2, #4]
  407f0e:	e729      	b.n	407d64 <_malloc_r+0x300>
  407f10:	f240 5254 	movw	r2, #1364	; 0x554
  407f14:	4293      	cmp	r3, r2
  407f16:	d822      	bhi.n	407f5e <_malloc_r+0x4fa>
  407f18:	0cb3      	lsrs	r3, r6, #18
  407f1a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407f1e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407f22:	00c3      	lsls	r3, r0, #3
  407f24:	e5c0      	b.n	407aa8 <_malloc_r+0x44>
  407f26:	f103 0b10 	add.w	fp, r3, #16
  407f2a:	e6ae      	b.n	407c8a <_malloc_r+0x226>
  407f2c:	2a54      	cmp	r2, #84	; 0x54
  407f2e:	d829      	bhi.n	407f84 <_malloc_r+0x520>
  407f30:	0b1a      	lsrs	r2, r3, #12
  407f32:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407f36:	00c9      	lsls	r1, r1, #3
  407f38:	326e      	adds	r2, #110	; 0x6e
  407f3a:	e74d      	b.n	407dd8 <_malloc_r+0x374>
  407f3c:	4b20      	ldr	r3, [pc, #128]	; (407fc0 <_malloc_r+0x55c>)
  407f3e:	6819      	ldr	r1, [r3, #0]
  407f40:	4459      	add	r1, fp
  407f42:	6019      	str	r1, [r3, #0]
  407f44:	e6b2      	b.n	407cac <_malloc_r+0x248>
  407f46:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407f4a:	2800      	cmp	r0, #0
  407f4c:	f47f aeae 	bne.w	407cac <_malloc_r+0x248>
  407f50:	eb08 030b 	add.w	r3, r8, fp
  407f54:	68ba      	ldr	r2, [r7, #8]
  407f56:	f043 0301 	orr.w	r3, r3, #1
  407f5a:	6053      	str	r3, [r2, #4]
  407f5c:	e6ee      	b.n	407d3c <_malloc_r+0x2d8>
  407f5e:	207f      	movs	r0, #127	; 0x7f
  407f60:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407f64:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407f68:	e59e      	b.n	407aa8 <_malloc_r+0x44>
  407f6a:	f104 0108 	add.w	r1, r4, #8
  407f6e:	4628      	mov	r0, r5
  407f70:	9300      	str	r3, [sp, #0]
  407f72:	f003 fe5d 	bl	40bc30 <_free_r>
  407f76:	9b00      	ldr	r3, [sp, #0]
  407f78:	6819      	ldr	r1, [r3, #0]
  407f7a:	e6df      	b.n	407d3c <_malloc_r+0x2d8>
  407f7c:	2001      	movs	r0, #1
  407f7e:	f04f 0900 	mov.w	r9, #0
  407f82:	e6bc      	b.n	407cfe <_malloc_r+0x29a>
  407f84:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407f88:	d805      	bhi.n	407f96 <_malloc_r+0x532>
  407f8a:	0bda      	lsrs	r2, r3, #15
  407f8c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407f90:	00c9      	lsls	r1, r1, #3
  407f92:	3277      	adds	r2, #119	; 0x77
  407f94:	e720      	b.n	407dd8 <_malloc_r+0x374>
  407f96:	f240 5154 	movw	r1, #1364	; 0x554
  407f9a:	428a      	cmp	r2, r1
  407f9c:	d805      	bhi.n	407faa <_malloc_r+0x546>
  407f9e:	0c9a      	lsrs	r2, r3, #18
  407fa0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407fa4:	00c9      	lsls	r1, r1, #3
  407fa6:	327c      	adds	r2, #124	; 0x7c
  407fa8:	e716      	b.n	407dd8 <_malloc_r+0x374>
  407faa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407fae:	227e      	movs	r2, #126	; 0x7e
  407fb0:	e712      	b.n	407dd8 <_malloc_r+0x374>
  407fb2:	687b      	ldr	r3, [r7, #4]
  407fb4:	e780      	b.n	407eb8 <_malloc_r+0x454>
  407fb6:	08f0      	lsrs	r0, r6, #3
  407fb8:	f106 0308 	add.w	r3, r6, #8
  407fbc:	e600      	b.n	407bc0 <_malloc_r+0x15c>
  407fbe:	bf00      	nop
  407fc0:	2040c868 	.word	0x2040c868

00407fc4 <memcpy>:
  407fc4:	4684      	mov	ip, r0
  407fc6:	ea41 0300 	orr.w	r3, r1, r0
  407fca:	f013 0303 	ands.w	r3, r3, #3
  407fce:	d16d      	bne.n	4080ac <memcpy+0xe8>
  407fd0:	3a40      	subs	r2, #64	; 0x40
  407fd2:	d341      	bcc.n	408058 <memcpy+0x94>
  407fd4:	f851 3b04 	ldr.w	r3, [r1], #4
  407fd8:	f840 3b04 	str.w	r3, [r0], #4
  407fdc:	f851 3b04 	ldr.w	r3, [r1], #4
  407fe0:	f840 3b04 	str.w	r3, [r0], #4
  407fe4:	f851 3b04 	ldr.w	r3, [r1], #4
  407fe8:	f840 3b04 	str.w	r3, [r0], #4
  407fec:	f851 3b04 	ldr.w	r3, [r1], #4
  407ff0:	f840 3b04 	str.w	r3, [r0], #4
  407ff4:	f851 3b04 	ldr.w	r3, [r1], #4
  407ff8:	f840 3b04 	str.w	r3, [r0], #4
  407ffc:	f851 3b04 	ldr.w	r3, [r1], #4
  408000:	f840 3b04 	str.w	r3, [r0], #4
  408004:	f851 3b04 	ldr.w	r3, [r1], #4
  408008:	f840 3b04 	str.w	r3, [r0], #4
  40800c:	f851 3b04 	ldr.w	r3, [r1], #4
  408010:	f840 3b04 	str.w	r3, [r0], #4
  408014:	f851 3b04 	ldr.w	r3, [r1], #4
  408018:	f840 3b04 	str.w	r3, [r0], #4
  40801c:	f851 3b04 	ldr.w	r3, [r1], #4
  408020:	f840 3b04 	str.w	r3, [r0], #4
  408024:	f851 3b04 	ldr.w	r3, [r1], #4
  408028:	f840 3b04 	str.w	r3, [r0], #4
  40802c:	f851 3b04 	ldr.w	r3, [r1], #4
  408030:	f840 3b04 	str.w	r3, [r0], #4
  408034:	f851 3b04 	ldr.w	r3, [r1], #4
  408038:	f840 3b04 	str.w	r3, [r0], #4
  40803c:	f851 3b04 	ldr.w	r3, [r1], #4
  408040:	f840 3b04 	str.w	r3, [r0], #4
  408044:	f851 3b04 	ldr.w	r3, [r1], #4
  408048:	f840 3b04 	str.w	r3, [r0], #4
  40804c:	f851 3b04 	ldr.w	r3, [r1], #4
  408050:	f840 3b04 	str.w	r3, [r0], #4
  408054:	3a40      	subs	r2, #64	; 0x40
  408056:	d2bd      	bcs.n	407fd4 <memcpy+0x10>
  408058:	3230      	adds	r2, #48	; 0x30
  40805a:	d311      	bcc.n	408080 <memcpy+0xbc>
  40805c:	f851 3b04 	ldr.w	r3, [r1], #4
  408060:	f840 3b04 	str.w	r3, [r0], #4
  408064:	f851 3b04 	ldr.w	r3, [r1], #4
  408068:	f840 3b04 	str.w	r3, [r0], #4
  40806c:	f851 3b04 	ldr.w	r3, [r1], #4
  408070:	f840 3b04 	str.w	r3, [r0], #4
  408074:	f851 3b04 	ldr.w	r3, [r1], #4
  408078:	f840 3b04 	str.w	r3, [r0], #4
  40807c:	3a10      	subs	r2, #16
  40807e:	d2ed      	bcs.n	40805c <memcpy+0x98>
  408080:	320c      	adds	r2, #12
  408082:	d305      	bcc.n	408090 <memcpy+0xcc>
  408084:	f851 3b04 	ldr.w	r3, [r1], #4
  408088:	f840 3b04 	str.w	r3, [r0], #4
  40808c:	3a04      	subs	r2, #4
  40808e:	d2f9      	bcs.n	408084 <memcpy+0xc0>
  408090:	3204      	adds	r2, #4
  408092:	d008      	beq.n	4080a6 <memcpy+0xe2>
  408094:	07d2      	lsls	r2, r2, #31
  408096:	bf1c      	itt	ne
  408098:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40809c:	f800 3b01 	strbne.w	r3, [r0], #1
  4080a0:	d301      	bcc.n	4080a6 <memcpy+0xe2>
  4080a2:	880b      	ldrh	r3, [r1, #0]
  4080a4:	8003      	strh	r3, [r0, #0]
  4080a6:	4660      	mov	r0, ip
  4080a8:	4770      	bx	lr
  4080aa:	bf00      	nop
  4080ac:	2a08      	cmp	r2, #8
  4080ae:	d313      	bcc.n	4080d8 <memcpy+0x114>
  4080b0:	078b      	lsls	r3, r1, #30
  4080b2:	d08d      	beq.n	407fd0 <memcpy+0xc>
  4080b4:	f010 0303 	ands.w	r3, r0, #3
  4080b8:	d08a      	beq.n	407fd0 <memcpy+0xc>
  4080ba:	f1c3 0304 	rsb	r3, r3, #4
  4080be:	1ad2      	subs	r2, r2, r3
  4080c0:	07db      	lsls	r3, r3, #31
  4080c2:	bf1c      	itt	ne
  4080c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4080c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4080cc:	d380      	bcc.n	407fd0 <memcpy+0xc>
  4080ce:	f831 3b02 	ldrh.w	r3, [r1], #2
  4080d2:	f820 3b02 	strh.w	r3, [r0], #2
  4080d6:	e77b      	b.n	407fd0 <memcpy+0xc>
  4080d8:	3a04      	subs	r2, #4
  4080da:	d3d9      	bcc.n	408090 <memcpy+0xcc>
  4080dc:	3a01      	subs	r2, #1
  4080de:	f811 3b01 	ldrb.w	r3, [r1], #1
  4080e2:	f800 3b01 	strb.w	r3, [r0], #1
  4080e6:	d2f9      	bcs.n	4080dc <memcpy+0x118>
  4080e8:	780b      	ldrb	r3, [r1, #0]
  4080ea:	7003      	strb	r3, [r0, #0]
  4080ec:	784b      	ldrb	r3, [r1, #1]
  4080ee:	7043      	strb	r3, [r0, #1]
  4080f0:	788b      	ldrb	r3, [r1, #2]
  4080f2:	7083      	strb	r3, [r0, #2]
  4080f4:	4660      	mov	r0, ip
  4080f6:	4770      	bx	lr

004080f8 <memset>:
  4080f8:	b470      	push	{r4, r5, r6}
  4080fa:	0786      	lsls	r6, r0, #30
  4080fc:	d046      	beq.n	40818c <memset+0x94>
  4080fe:	1e54      	subs	r4, r2, #1
  408100:	2a00      	cmp	r2, #0
  408102:	d041      	beq.n	408188 <memset+0x90>
  408104:	b2ca      	uxtb	r2, r1
  408106:	4603      	mov	r3, r0
  408108:	e002      	b.n	408110 <memset+0x18>
  40810a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40810e:	d33b      	bcc.n	408188 <memset+0x90>
  408110:	f803 2b01 	strb.w	r2, [r3], #1
  408114:	079d      	lsls	r5, r3, #30
  408116:	d1f8      	bne.n	40810a <memset+0x12>
  408118:	2c03      	cmp	r4, #3
  40811a:	d92e      	bls.n	40817a <memset+0x82>
  40811c:	b2cd      	uxtb	r5, r1
  40811e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  408122:	2c0f      	cmp	r4, #15
  408124:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  408128:	d919      	bls.n	40815e <memset+0x66>
  40812a:	f103 0210 	add.w	r2, r3, #16
  40812e:	4626      	mov	r6, r4
  408130:	3e10      	subs	r6, #16
  408132:	2e0f      	cmp	r6, #15
  408134:	f842 5c10 	str.w	r5, [r2, #-16]
  408138:	f842 5c0c 	str.w	r5, [r2, #-12]
  40813c:	f842 5c08 	str.w	r5, [r2, #-8]
  408140:	f842 5c04 	str.w	r5, [r2, #-4]
  408144:	f102 0210 	add.w	r2, r2, #16
  408148:	d8f2      	bhi.n	408130 <memset+0x38>
  40814a:	f1a4 0210 	sub.w	r2, r4, #16
  40814e:	f022 020f 	bic.w	r2, r2, #15
  408152:	f004 040f 	and.w	r4, r4, #15
  408156:	3210      	adds	r2, #16
  408158:	2c03      	cmp	r4, #3
  40815a:	4413      	add	r3, r2
  40815c:	d90d      	bls.n	40817a <memset+0x82>
  40815e:	461e      	mov	r6, r3
  408160:	4622      	mov	r2, r4
  408162:	3a04      	subs	r2, #4
  408164:	2a03      	cmp	r2, #3
  408166:	f846 5b04 	str.w	r5, [r6], #4
  40816a:	d8fa      	bhi.n	408162 <memset+0x6a>
  40816c:	1f22      	subs	r2, r4, #4
  40816e:	f022 0203 	bic.w	r2, r2, #3
  408172:	3204      	adds	r2, #4
  408174:	4413      	add	r3, r2
  408176:	f004 0403 	and.w	r4, r4, #3
  40817a:	b12c      	cbz	r4, 408188 <memset+0x90>
  40817c:	b2c9      	uxtb	r1, r1
  40817e:	441c      	add	r4, r3
  408180:	f803 1b01 	strb.w	r1, [r3], #1
  408184:	429c      	cmp	r4, r3
  408186:	d1fb      	bne.n	408180 <memset+0x88>
  408188:	bc70      	pop	{r4, r5, r6}
  40818a:	4770      	bx	lr
  40818c:	4614      	mov	r4, r2
  40818e:	4603      	mov	r3, r0
  408190:	e7c2      	b.n	408118 <memset+0x20>
  408192:	bf00      	nop

00408194 <__malloc_lock>:
  408194:	4801      	ldr	r0, [pc, #4]	; (40819c <__malloc_lock+0x8>)
  408196:	f003 bff3 	b.w	40c180 <__retarget_lock_acquire_recursive>
  40819a:	bf00      	nop
  40819c:	2040c98c 	.word	0x2040c98c

004081a0 <__malloc_unlock>:
  4081a0:	4801      	ldr	r0, [pc, #4]	; (4081a8 <__malloc_unlock+0x8>)
  4081a2:	f003 bfef 	b.w	40c184 <__retarget_lock_release_recursive>
  4081a6:	bf00      	nop
  4081a8:	2040c98c 	.word	0x2040c98c

004081ac <_sbrk_r>:
  4081ac:	b538      	push	{r3, r4, r5, lr}
  4081ae:	4c07      	ldr	r4, [pc, #28]	; (4081cc <_sbrk_r+0x20>)
  4081b0:	2300      	movs	r3, #0
  4081b2:	4605      	mov	r5, r0
  4081b4:	4608      	mov	r0, r1
  4081b6:	6023      	str	r3, [r4, #0]
  4081b8:	f7fb fc12 	bl	4039e0 <_sbrk>
  4081bc:	1c43      	adds	r3, r0, #1
  4081be:	d000      	beq.n	4081c2 <_sbrk_r+0x16>
  4081c0:	bd38      	pop	{r3, r4, r5, pc}
  4081c2:	6823      	ldr	r3, [r4, #0]
  4081c4:	2b00      	cmp	r3, #0
  4081c6:	d0fb      	beq.n	4081c0 <_sbrk_r+0x14>
  4081c8:	602b      	str	r3, [r5, #0]
  4081ca:	bd38      	pop	{r3, r4, r5, pc}
  4081cc:	2040c9a0 	.word	0x2040c9a0

004081d0 <setbuf>:
  4081d0:	2900      	cmp	r1, #0
  4081d2:	bf0c      	ite	eq
  4081d4:	2202      	moveq	r2, #2
  4081d6:	2200      	movne	r2, #0
  4081d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4081dc:	f000 b800 	b.w	4081e0 <setvbuf>

004081e0 <setvbuf>:
  4081e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4081e4:	4c61      	ldr	r4, [pc, #388]	; (40836c <setvbuf+0x18c>)
  4081e6:	6825      	ldr	r5, [r4, #0]
  4081e8:	b083      	sub	sp, #12
  4081ea:	4604      	mov	r4, r0
  4081ec:	460f      	mov	r7, r1
  4081ee:	4690      	mov	r8, r2
  4081f0:	461e      	mov	r6, r3
  4081f2:	b115      	cbz	r5, 4081fa <setvbuf+0x1a>
  4081f4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4081f6:	2b00      	cmp	r3, #0
  4081f8:	d064      	beq.n	4082c4 <setvbuf+0xe4>
  4081fa:	f1b8 0f02 	cmp.w	r8, #2
  4081fe:	d006      	beq.n	40820e <setvbuf+0x2e>
  408200:	f1b8 0f01 	cmp.w	r8, #1
  408204:	f200 809f 	bhi.w	408346 <setvbuf+0x166>
  408208:	2e00      	cmp	r6, #0
  40820a:	f2c0 809c 	blt.w	408346 <setvbuf+0x166>
  40820e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408210:	07d8      	lsls	r0, r3, #31
  408212:	d534      	bpl.n	40827e <setvbuf+0x9e>
  408214:	4621      	mov	r1, r4
  408216:	4628      	mov	r0, r5
  408218:	f003 fb8c 	bl	40b934 <_fflush_r>
  40821c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40821e:	b141      	cbz	r1, 408232 <setvbuf+0x52>
  408220:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408224:	4299      	cmp	r1, r3
  408226:	d002      	beq.n	40822e <setvbuf+0x4e>
  408228:	4628      	mov	r0, r5
  40822a:	f003 fd01 	bl	40bc30 <_free_r>
  40822e:	2300      	movs	r3, #0
  408230:	6323      	str	r3, [r4, #48]	; 0x30
  408232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408236:	2200      	movs	r2, #0
  408238:	61a2      	str	r2, [r4, #24]
  40823a:	6062      	str	r2, [r4, #4]
  40823c:	061a      	lsls	r2, r3, #24
  40823e:	d43a      	bmi.n	4082b6 <setvbuf+0xd6>
  408240:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  408244:	f023 0303 	bic.w	r3, r3, #3
  408248:	f1b8 0f02 	cmp.w	r8, #2
  40824c:	81a3      	strh	r3, [r4, #12]
  40824e:	d01d      	beq.n	40828c <setvbuf+0xac>
  408250:	ab01      	add	r3, sp, #4
  408252:	466a      	mov	r2, sp
  408254:	4621      	mov	r1, r4
  408256:	4628      	mov	r0, r5
  408258:	f003 ff96 	bl	40c188 <__swhatbuf_r>
  40825c:	89a3      	ldrh	r3, [r4, #12]
  40825e:	4318      	orrs	r0, r3
  408260:	81a0      	strh	r0, [r4, #12]
  408262:	2e00      	cmp	r6, #0
  408264:	d132      	bne.n	4082cc <setvbuf+0xec>
  408266:	9e00      	ldr	r6, [sp, #0]
  408268:	4630      	mov	r0, r6
  40826a:	f7ff fbf3 	bl	407a54 <malloc>
  40826e:	4607      	mov	r7, r0
  408270:	2800      	cmp	r0, #0
  408272:	d06b      	beq.n	40834c <setvbuf+0x16c>
  408274:	89a3      	ldrh	r3, [r4, #12]
  408276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40827a:	81a3      	strh	r3, [r4, #12]
  40827c:	e028      	b.n	4082d0 <setvbuf+0xf0>
  40827e:	89a3      	ldrh	r3, [r4, #12]
  408280:	0599      	lsls	r1, r3, #22
  408282:	d4c7      	bmi.n	408214 <setvbuf+0x34>
  408284:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408286:	f003 ff7b 	bl	40c180 <__retarget_lock_acquire_recursive>
  40828a:	e7c3      	b.n	408214 <setvbuf+0x34>
  40828c:	2500      	movs	r5, #0
  40828e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408290:	2600      	movs	r6, #0
  408292:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408296:	f043 0302 	orr.w	r3, r3, #2
  40829a:	2001      	movs	r0, #1
  40829c:	60a6      	str	r6, [r4, #8]
  40829e:	07ce      	lsls	r6, r1, #31
  4082a0:	81a3      	strh	r3, [r4, #12]
  4082a2:	6022      	str	r2, [r4, #0]
  4082a4:	6122      	str	r2, [r4, #16]
  4082a6:	6160      	str	r0, [r4, #20]
  4082a8:	d401      	bmi.n	4082ae <setvbuf+0xce>
  4082aa:	0598      	lsls	r0, r3, #22
  4082ac:	d53e      	bpl.n	40832c <setvbuf+0x14c>
  4082ae:	4628      	mov	r0, r5
  4082b0:	b003      	add	sp, #12
  4082b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4082b6:	6921      	ldr	r1, [r4, #16]
  4082b8:	4628      	mov	r0, r5
  4082ba:	f003 fcb9 	bl	40bc30 <_free_r>
  4082be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4082c2:	e7bd      	b.n	408240 <setvbuf+0x60>
  4082c4:	4628      	mov	r0, r5
  4082c6:	f003 fb8d 	bl	40b9e4 <__sinit>
  4082ca:	e796      	b.n	4081fa <setvbuf+0x1a>
  4082cc:	2f00      	cmp	r7, #0
  4082ce:	d0cb      	beq.n	408268 <setvbuf+0x88>
  4082d0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4082d2:	2b00      	cmp	r3, #0
  4082d4:	d033      	beq.n	40833e <setvbuf+0x15e>
  4082d6:	9b00      	ldr	r3, [sp, #0]
  4082d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4082dc:	6027      	str	r7, [r4, #0]
  4082de:	429e      	cmp	r6, r3
  4082e0:	bf1c      	itt	ne
  4082e2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4082e6:	81a2      	strhne	r2, [r4, #12]
  4082e8:	f1b8 0f01 	cmp.w	r8, #1
  4082ec:	bf04      	itt	eq
  4082ee:	f042 0201 	orreq.w	r2, r2, #1
  4082f2:	81a2      	strheq	r2, [r4, #12]
  4082f4:	b292      	uxth	r2, r2
  4082f6:	f012 0308 	ands.w	r3, r2, #8
  4082fa:	6127      	str	r7, [r4, #16]
  4082fc:	6166      	str	r6, [r4, #20]
  4082fe:	d00e      	beq.n	40831e <setvbuf+0x13e>
  408300:	07d1      	lsls	r1, r2, #31
  408302:	d51a      	bpl.n	40833a <setvbuf+0x15a>
  408304:	6e65      	ldr	r5, [r4, #100]	; 0x64
  408306:	4276      	negs	r6, r6
  408308:	2300      	movs	r3, #0
  40830a:	f015 0501 	ands.w	r5, r5, #1
  40830e:	61a6      	str	r6, [r4, #24]
  408310:	60a3      	str	r3, [r4, #8]
  408312:	d009      	beq.n	408328 <setvbuf+0x148>
  408314:	2500      	movs	r5, #0
  408316:	4628      	mov	r0, r5
  408318:	b003      	add	sp, #12
  40831a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40831e:	60a3      	str	r3, [r4, #8]
  408320:	6e65      	ldr	r5, [r4, #100]	; 0x64
  408322:	f015 0501 	ands.w	r5, r5, #1
  408326:	d1f5      	bne.n	408314 <setvbuf+0x134>
  408328:	0593      	lsls	r3, r2, #22
  40832a:	d4c0      	bmi.n	4082ae <setvbuf+0xce>
  40832c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40832e:	f003 ff29 	bl	40c184 <__retarget_lock_release_recursive>
  408332:	4628      	mov	r0, r5
  408334:	b003      	add	sp, #12
  408336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40833a:	60a6      	str	r6, [r4, #8]
  40833c:	e7f0      	b.n	408320 <setvbuf+0x140>
  40833e:	4628      	mov	r0, r5
  408340:	f003 fb50 	bl	40b9e4 <__sinit>
  408344:	e7c7      	b.n	4082d6 <setvbuf+0xf6>
  408346:	f04f 35ff 	mov.w	r5, #4294967295
  40834a:	e7b0      	b.n	4082ae <setvbuf+0xce>
  40834c:	f8dd 9000 	ldr.w	r9, [sp]
  408350:	45b1      	cmp	r9, r6
  408352:	d004      	beq.n	40835e <setvbuf+0x17e>
  408354:	4648      	mov	r0, r9
  408356:	f7ff fb7d 	bl	407a54 <malloc>
  40835a:	4607      	mov	r7, r0
  40835c:	b920      	cbnz	r0, 408368 <setvbuf+0x188>
  40835e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408362:	f04f 35ff 	mov.w	r5, #4294967295
  408366:	e792      	b.n	40828e <setvbuf+0xae>
  408368:	464e      	mov	r6, r9
  40836a:	e783      	b.n	408274 <setvbuf+0x94>
  40836c:	20400018 	.word	0x20400018

00408370 <sprintf>:
  408370:	b40e      	push	{r1, r2, r3}
  408372:	b5f0      	push	{r4, r5, r6, r7, lr}
  408374:	b09c      	sub	sp, #112	; 0x70
  408376:	ab21      	add	r3, sp, #132	; 0x84
  408378:	490f      	ldr	r1, [pc, #60]	; (4083b8 <sprintf+0x48>)
  40837a:	f853 2b04 	ldr.w	r2, [r3], #4
  40837e:	9301      	str	r3, [sp, #4]
  408380:	4605      	mov	r5, r0
  408382:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  408386:	6808      	ldr	r0, [r1, #0]
  408388:	9502      	str	r5, [sp, #8]
  40838a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40838e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  408392:	a902      	add	r1, sp, #8
  408394:	9506      	str	r5, [sp, #24]
  408396:	f8ad 7014 	strh.w	r7, [sp, #20]
  40839a:	9404      	str	r4, [sp, #16]
  40839c:	9407      	str	r4, [sp, #28]
  40839e:	f8ad 6016 	strh.w	r6, [sp, #22]
  4083a2:	f000 f8fb 	bl	40859c <_svfprintf_r>
  4083a6:	9b02      	ldr	r3, [sp, #8]
  4083a8:	2200      	movs	r2, #0
  4083aa:	701a      	strb	r2, [r3, #0]
  4083ac:	b01c      	add	sp, #112	; 0x70
  4083ae:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4083b2:	b003      	add	sp, #12
  4083b4:	4770      	bx	lr
  4083b6:	bf00      	nop
  4083b8:	20400018 	.word	0x20400018

004083bc <strcat>:
  4083bc:	0783      	lsls	r3, r0, #30
  4083be:	b510      	push	{r4, lr}
  4083c0:	4604      	mov	r4, r0
  4083c2:	d110      	bne.n	4083e6 <strcat+0x2a>
  4083c4:	6802      	ldr	r2, [r0, #0]
  4083c6:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  4083ca:	ea23 0302 	bic.w	r3, r3, r2
  4083ce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4083d2:	d108      	bne.n	4083e6 <strcat+0x2a>
  4083d4:	f850 2f04 	ldr.w	r2, [r0, #4]!
  4083d8:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  4083dc:	ea23 0302 	bic.w	r3, r3, r2
  4083e0:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4083e4:	d0f6      	beq.n	4083d4 <strcat+0x18>
  4083e6:	7803      	ldrb	r3, [r0, #0]
  4083e8:	b11b      	cbz	r3, 4083f2 <strcat+0x36>
  4083ea:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4083ee:	2b00      	cmp	r3, #0
  4083f0:	d1fb      	bne.n	4083ea <strcat+0x2e>
  4083f2:	f000 f803 	bl	4083fc <strcpy>
  4083f6:	4620      	mov	r0, r4
  4083f8:	bd10      	pop	{r4, pc}
  4083fa:	bf00      	nop

004083fc <strcpy>:
  4083fc:	ea80 0201 	eor.w	r2, r0, r1
  408400:	4684      	mov	ip, r0
  408402:	f012 0f03 	tst.w	r2, #3
  408406:	d14f      	bne.n	4084a8 <strcpy+0xac>
  408408:	f011 0f03 	tst.w	r1, #3
  40840c:	d132      	bne.n	408474 <strcpy+0x78>
  40840e:	f84d 4d04 	str.w	r4, [sp, #-4]!
  408412:	f011 0f04 	tst.w	r1, #4
  408416:	f851 3b04 	ldr.w	r3, [r1], #4
  40841a:	d00b      	beq.n	408434 <strcpy+0x38>
  40841c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  408420:	439a      	bics	r2, r3
  408422:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408426:	bf04      	itt	eq
  408428:	f84c 3b04 	streq.w	r3, [ip], #4
  40842c:	f851 3b04 	ldreq.w	r3, [r1], #4
  408430:	d116      	bne.n	408460 <strcpy+0x64>
  408432:	bf00      	nop
  408434:	f851 4b04 	ldr.w	r4, [r1], #4
  408438:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40843c:	439a      	bics	r2, r3
  40843e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408442:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  408446:	d10b      	bne.n	408460 <strcpy+0x64>
  408448:	f84c 3b04 	str.w	r3, [ip], #4
  40844c:	43a2      	bics	r2, r4
  40844e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408452:	bf04      	itt	eq
  408454:	f851 3b04 	ldreq.w	r3, [r1], #4
  408458:	f84c 4b04 	streq.w	r4, [ip], #4
  40845c:	d0ea      	beq.n	408434 <strcpy+0x38>
  40845e:	4623      	mov	r3, r4
  408460:	f80c 3b01 	strb.w	r3, [ip], #1
  408464:	f013 0fff 	tst.w	r3, #255	; 0xff
  408468:	ea4f 2333 	mov.w	r3, r3, ror #8
  40846c:	d1f8      	bne.n	408460 <strcpy+0x64>
  40846e:	f85d 4b04 	ldr.w	r4, [sp], #4
  408472:	4770      	bx	lr
  408474:	f011 0f01 	tst.w	r1, #1
  408478:	d006      	beq.n	408488 <strcpy+0x8c>
  40847a:	f811 2b01 	ldrb.w	r2, [r1], #1
  40847e:	f80c 2b01 	strb.w	r2, [ip], #1
  408482:	2a00      	cmp	r2, #0
  408484:	bf08      	it	eq
  408486:	4770      	bxeq	lr
  408488:	f011 0f02 	tst.w	r1, #2
  40848c:	d0bf      	beq.n	40840e <strcpy+0x12>
  40848e:	f831 2b02 	ldrh.w	r2, [r1], #2
  408492:	f012 0fff 	tst.w	r2, #255	; 0xff
  408496:	bf16      	itet	ne
  408498:	f82c 2b02 	strhne.w	r2, [ip], #2
  40849c:	f88c 2000 	strbeq.w	r2, [ip]
  4084a0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  4084a4:	d1b3      	bne.n	40840e <strcpy+0x12>
  4084a6:	4770      	bx	lr
  4084a8:	f811 2b01 	ldrb.w	r2, [r1], #1
  4084ac:	f80c 2b01 	strb.w	r2, [ip], #1
  4084b0:	2a00      	cmp	r2, #0
  4084b2:	d1f9      	bne.n	4084a8 <strcpy+0xac>
  4084b4:	4770      	bx	lr
  4084b6:	bf00      	nop
	...

004084c0 <strlen>:
  4084c0:	f890 f000 	pld	[r0]
  4084c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4084c8:	f020 0107 	bic.w	r1, r0, #7
  4084cc:	f06f 0c00 	mvn.w	ip, #0
  4084d0:	f010 0407 	ands.w	r4, r0, #7
  4084d4:	f891 f020 	pld	[r1, #32]
  4084d8:	f040 8049 	bne.w	40856e <strlen+0xae>
  4084dc:	f04f 0400 	mov.w	r4, #0
  4084e0:	f06f 0007 	mvn.w	r0, #7
  4084e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4084e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4084ec:	f100 0008 	add.w	r0, r0, #8
  4084f0:	fa82 f24c 	uadd8	r2, r2, ip
  4084f4:	faa4 f28c 	sel	r2, r4, ip
  4084f8:	fa83 f34c 	uadd8	r3, r3, ip
  4084fc:	faa2 f38c 	sel	r3, r2, ip
  408500:	bb4b      	cbnz	r3, 408556 <strlen+0x96>
  408502:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408506:	fa82 f24c 	uadd8	r2, r2, ip
  40850a:	f100 0008 	add.w	r0, r0, #8
  40850e:	faa4 f28c 	sel	r2, r4, ip
  408512:	fa83 f34c 	uadd8	r3, r3, ip
  408516:	faa2 f38c 	sel	r3, r2, ip
  40851a:	b9e3      	cbnz	r3, 408556 <strlen+0x96>
  40851c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408520:	fa82 f24c 	uadd8	r2, r2, ip
  408524:	f100 0008 	add.w	r0, r0, #8
  408528:	faa4 f28c 	sel	r2, r4, ip
  40852c:	fa83 f34c 	uadd8	r3, r3, ip
  408530:	faa2 f38c 	sel	r3, r2, ip
  408534:	b97b      	cbnz	r3, 408556 <strlen+0x96>
  408536:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40853a:	f101 0120 	add.w	r1, r1, #32
  40853e:	fa82 f24c 	uadd8	r2, r2, ip
  408542:	f100 0008 	add.w	r0, r0, #8
  408546:	faa4 f28c 	sel	r2, r4, ip
  40854a:	fa83 f34c 	uadd8	r3, r3, ip
  40854e:	faa2 f38c 	sel	r3, r2, ip
  408552:	2b00      	cmp	r3, #0
  408554:	d0c6      	beq.n	4084e4 <strlen+0x24>
  408556:	2a00      	cmp	r2, #0
  408558:	bf04      	itt	eq
  40855a:	3004      	addeq	r0, #4
  40855c:	461a      	moveq	r2, r3
  40855e:	ba12      	rev	r2, r2
  408560:	fab2 f282 	clz	r2, r2
  408564:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  408568:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40856c:	4770      	bx	lr
  40856e:	e9d1 2300 	ldrd	r2, r3, [r1]
  408572:	f004 0503 	and.w	r5, r4, #3
  408576:	f1c4 0000 	rsb	r0, r4, #0
  40857a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40857e:	f014 0f04 	tst.w	r4, #4
  408582:	f891 f040 	pld	[r1, #64]	; 0x40
  408586:	fa0c f505 	lsl.w	r5, ip, r5
  40858a:	ea62 0205 	orn	r2, r2, r5
  40858e:	bf1c      	itt	ne
  408590:	ea63 0305 	ornne	r3, r3, r5
  408594:	4662      	movne	r2, ip
  408596:	f04f 0400 	mov.w	r4, #0
  40859a:	e7a9      	b.n	4084f0 <strlen+0x30>

0040859c <_svfprintf_r>:
  40859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4085a0:	b0c3      	sub	sp, #268	; 0x10c
  4085a2:	460c      	mov	r4, r1
  4085a4:	910b      	str	r1, [sp, #44]	; 0x2c
  4085a6:	4692      	mov	sl, r2
  4085a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4085aa:	900c      	str	r0, [sp, #48]	; 0x30
  4085ac:	f003 fdd6 	bl	40c15c <_localeconv_r>
  4085b0:	6803      	ldr	r3, [r0, #0]
  4085b2:	931a      	str	r3, [sp, #104]	; 0x68
  4085b4:	4618      	mov	r0, r3
  4085b6:	f7ff ff83 	bl	4084c0 <strlen>
  4085ba:	89a3      	ldrh	r3, [r4, #12]
  4085bc:	9019      	str	r0, [sp, #100]	; 0x64
  4085be:	0619      	lsls	r1, r3, #24
  4085c0:	d503      	bpl.n	4085ca <_svfprintf_r+0x2e>
  4085c2:	6923      	ldr	r3, [r4, #16]
  4085c4:	2b00      	cmp	r3, #0
  4085c6:	f001 8003 	beq.w	4095d0 <_svfprintf_r+0x1034>
  4085ca:	2300      	movs	r3, #0
  4085cc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4085d0:	9313      	str	r3, [sp, #76]	; 0x4c
  4085d2:	9315      	str	r3, [sp, #84]	; 0x54
  4085d4:	9314      	str	r3, [sp, #80]	; 0x50
  4085d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4085d8:	9326      	str	r3, [sp, #152]	; 0x98
  4085da:	9318      	str	r3, [sp, #96]	; 0x60
  4085dc:	931b      	str	r3, [sp, #108]	; 0x6c
  4085de:	9309      	str	r3, [sp, #36]	; 0x24
  4085e0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4085e4:	46c8      	mov	r8, r9
  4085e6:	9316      	str	r3, [sp, #88]	; 0x58
  4085e8:	9317      	str	r3, [sp, #92]	; 0x5c
  4085ea:	f89a 3000 	ldrb.w	r3, [sl]
  4085ee:	4654      	mov	r4, sl
  4085f0:	b1e3      	cbz	r3, 40862c <_svfprintf_r+0x90>
  4085f2:	2b25      	cmp	r3, #37	; 0x25
  4085f4:	d102      	bne.n	4085fc <_svfprintf_r+0x60>
  4085f6:	e019      	b.n	40862c <_svfprintf_r+0x90>
  4085f8:	2b25      	cmp	r3, #37	; 0x25
  4085fa:	d003      	beq.n	408604 <_svfprintf_r+0x68>
  4085fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  408600:	2b00      	cmp	r3, #0
  408602:	d1f9      	bne.n	4085f8 <_svfprintf_r+0x5c>
  408604:	eba4 050a 	sub.w	r5, r4, sl
  408608:	b185      	cbz	r5, 40862c <_svfprintf_r+0x90>
  40860a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40860c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40860e:	f8c8 a000 	str.w	sl, [r8]
  408612:	3301      	adds	r3, #1
  408614:	442a      	add	r2, r5
  408616:	2b07      	cmp	r3, #7
  408618:	f8c8 5004 	str.w	r5, [r8, #4]
  40861c:	9227      	str	r2, [sp, #156]	; 0x9c
  40861e:	9326      	str	r3, [sp, #152]	; 0x98
  408620:	dc7f      	bgt.n	408722 <_svfprintf_r+0x186>
  408622:	f108 0808 	add.w	r8, r8, #8
  408626:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408628:	442b      	add	r3, r5
  40862a:	9309      	str	r3, [sp, #36]	; 0x24
  40862c:	7823      	ldrb	r3, [r4, #0]
  40862e:	2b00      	cmp	r3, #0
  408630:	d07f      	beq.n	408732 <_svfprintf_r+0x196>
  408632:	2300      	movs	r3, #0
  408634:	461a      	mov	r2, r3
  408636:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40863a:	4619      	mov	r1, r3
  40863c:	930d      	str	r3, [sp, #52]	; 0x34
  40863e:	469b      	mov	fp, r3
  408640:	f04f 30ff 	mov.w	r0, #4294967295
  408644:	7863      	ldrb	r3, [r4, #1]
  408646:	900a      	str	r0, [sp, #40]	; 0x28
  408648:	f104 0a01 	add.w	sl, r4, #1
  40864c:	f10a 0a01 	add.w	sl, sl, #1
  408650:	f1a3 0020 	sub.w	r0, r3, #32
  408654:	2858      	cmp	r0, #88	; 0x58
  408656:	f200 83c1 	bhi.w	408ddc <_svfprintf_r+0x840>
  40865a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40865e:	0238      	.short	0x0238
  408660:	03bf03bf 	.word	0x03bf03bf
  408664:	03bf0240 	.word	0x03bf0240
  408668:	03bf03bf 	.word	0x03bf03bf
  40866c:	03bf03bf 	.word	0x03bf03bf
  408670:	024503bf 	.word	0x024503bf
  408674:	03bf0203 	.word	0x03bf0203
  408678:	026b005d 	.word	0x026b005d
  40867c:	028603bf 	.word	0x028603bf
  408680:	039d039d 	.word	0x039d039d
  408684:	039d039d 	.word	0x039d039d
  408688:	039d039d 	.word	0x039d039d
  40868c:	039d039d 	.word	0x039d039d
  408690:	03bf039d 	.word	0x03bf039d
  408694:	03bf03bf 	.word	0x03bf03bf
  408698:	03bf03bf 	.word	0x03bf03bf
  40869c:	03bf03bf 	.word	0x03bf03bf
  4086a0:	03bf03bf 	.word	0x03bf03bf
  4086a4:	033703bf 	.word	0x033703bf
  4086a8:	03bf0357 	.word	0x03bf0357
  4086ac:	03bf0357 	.word	0x03bf0357
  4086b0:	03bf03bf 	.word	0x03bf03bf
  4086b4:	039803bf 	.word	0x039803bf
  4086b8:	03bf03bf 	.word	0x03bf03bf
  4086bc:	03bf03ad 	.word	0x03bf03ad
  4086c0:	03bf03bf 	.word	0x03bf03bf
  4086c4:	03bf03bf 	.word	0x03bf03bf
  4086c8:	03bf0259 	.word	0x03bf0259
  4086cc:	031e03bf 	.word	0x031e03bf
  4086d0:	03bf03bf 	.word	0x03bf03bf
  4086d4:	03bf03bf 	.word	0x03bf03bf
  4086d8:	03bf03bf 	.word	0x03bf03bf
  4086dc:	03bf03bf 	.word	0x03bf03bf
  4086e0:	03bf03bf 	.word	0x03bf03bf
  4086e4:	02db02c6 	.word	0x02db02c6
  4086e8:	03570357 	.word	0x03570357
  4086ec:	028b0357 	.word	0x028b0357
  4086f0:	03bf02db 	.word	0x03bf02db
  4086f4:	029003bf 	.word	0x029003bf
  4086f8:	029d03bf 	.word	0x029d03bf
  4086fc:	02b401cc 	.word	0x02b401cc
  408700:	03bf0208 	.word	0x03bf0208
  408704:	03bf01e1 	.word	0x03bf01e1
  408708:	03bf007e 	.word	0x03bf007e
  40870c:	020d03bf 	.word	0x020d03bf
  408710:	980d      	ldr	r0, [sp, #52]	; 0x34
  408712:	930f      	str	r3, [sp, #60]	; 0x3c
  408714:	4240      	negs	r0, r0
  408716:	900d      	str	r0, [sp, #52]	; 0x34
  408718:	f04b 0b04 	orr.w	fp, fp, #4
  40871c:	f89a 3000 	ldrb.w	r3, [sl]
  408720:	e794      	b.n	40864c <_svfprintf_r+0xb0>
  408722:	aa25      	add	r2, sp, #148	; 0x94
  408724:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408726:	980c      	ldr	r0, [sp, #48]	; 0x30
  408728:	f004 fb5a 	bl	40cde0 <__ssprint_r>
  40872c:	b940      	cbnz	r0, 408740 <_svfprintf_r+0x1a4>
  40872e:	46c8      	mov	r8, r9
  408730:	e779      	b.n	408626 <_svfprintf_r+0x8a>
  408732:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  408734:	b123      	cbz	r3, 408740 <_svfprintf_r+0x1a4>
  408736:	980c      	ldr	r0, [sp, #48]	; 0x30
  408738:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40873a:	aa25      	add	r2, sp, #148	; 0x94
  40873c:	f004 fb50 	bl	40cde0 <__ssprint_r>
  408740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408742:	899b      	ldrh	r3, [r3, #12]
  408744:	f013 0f40 	tst.w	r3, #64	; 0x40
  408748:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40874a:	bf18      	it	ne
  40874c:	f04f 33ff 	movne.w	r3, #4294967295
  408750:	9309      	str	r3, [sp, #36]	; 0x24
  408752:	9809      	ldr	r0, [sp, #36]	; 0x24
  408754:	b043      	add	sp, #268	; 0x10c
  408756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40875a:	f01b 0f20 	tst.w	fp, #32
  40875e:	9311      	str	r3, [sp, #68]	; 0x44
  408760:	f040 81dd 	bne.w	408b1e <_svfprintf_r+0x582>
  408764:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408766:	f01b 0f10 	tst.w	fp, #16
  40876a:	4613      	mov	r3, r2
  40876c:	f040 856e 	bne.w	40924c <_svfprintf_r+0xcb0>
  408770:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408774:	f000 856a 	beq.w	40924c <_svfprintf_r+0xcb0>
  408778:	8814      	ldrh	r4, [r2, #0]
  40877a:	3204      	adds	r2, #4
  40877c:	2500      	movs	r5, #0
  40877e:	2301      	movs	r3, #1
  408780:	920f      	str	r2, [sp, #60]	; 0x3c
  408782:	2700      	movs	r7, #0
  408784:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408788:	990a      	ldr	r1, [sp, #40]	; 0x28
  40878a:	1c4a      	adds	r2, r1, #1
  40878c:	f000 8265 	beq.w	408c5a <_svfprintf_r+0x6be>
  408790:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  408794:	9207      	str	r2, [sp, #28]
  408796:	ea54 0205 	orrs.w	r2, r4, r5
  40879a:	f040 8264 	bne.w	408c66 <_svfprintf_r+0x6ca>
  40879e:	2900      	cmp	r1, #0
  4087a0:	f040 843c 	bne.w	40901c <_svfprintf_r+0xa80>
  4087a4:	2b00      	cmp	r3, #0
  4087a6:	f040 84d7 	bne.w	409158 <_svfprintf_r+0xbbc>
  4087aa:	f01b 0301 	ands.w	r3, fp, #1
  4087ae:	930e      	str	r3, [sp, #56]	; 0x38
  4087b0:	f000 8604 	beq.w	4093bc <_svfprintf_r+0xe20>
  4087b4:	ae42      	add	r6, sp, #264	; 0x108
  4087b6:	2330      	movs	r3, #48	; 0x30
  4087b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4087bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4087be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4087c0:	4293      	cmp	r3, r2
  4087c2:	bfb8      	it	lt
  4087c4:	4613      	movlt	r3, r2
  4087c6:	9308      	str	r3, [sp, #32]
  4087c8:	2300      	movs	r3, #0
  4087ca:	9312      	str	r3, [sp, #72]	; 0x48
  4087cc:	b117      	cbz	r7, 4087d4 <_svfprintf_r+0x238>
  4087ce:	9b08      	ldr	r3, [sp, #32]
  4087d0:	3301      	adds	r3, #1
  4087d2:	9308      	str	r3, [sp, #32]
  4087d4:	9b07      	ldr	r3, [sp, #28]
  4087d6:	f013 0302 	ands.w	r3, r3, #2
  4087da:	9310      	str	r3, [sp, #64]	; 0x40
  4087dc:	d002      	beq.n	4087e4 <_svfprintf_r+0x248>
  4087de:	9b08      	ldr	r3, [sp, #32]
  4087e0:	3302      	adds	r3, #2
  4087e2:	9308      	str	r3, [sp, #32]
  4087e4:	9b07      	ldr	r3, [sp, #28]
  4087e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4087ea:	f040 830e 	bne.w	408e0a <_svfprintf_r+0x86e>
  4087ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4087f0:	9a08      	ldr	r2, [sp, #32]
  4087f2:	eba3 0b02 	sub.w	fp, r3, r2
  4087f6:	f1bb 0f00 	cmp.w	fp, #0
  4087fa:	f340 8306 	ble.w	408e0a <_svfprintf_r+0x86e>
  4087fe:	f1bb 0f10 	cmp.w	fp, #16
  408802:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408804:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408806:	dd29      	ble.n	40885c <_svfprintf_r+0x2c0>
  408808:	4643      	mov	r3, r8
  40880a:	4621      	mov	r1, r4
  40880c:	46a8      	mov	r8, r5
  40880e:	2710      	movs	r7, #16
  408810:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408812:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408814:	e006      	b.n	408824 <_svfprintf_r+0x288>
  408816:	f1ab 0b10 	sub.w	fp, fp, #16
  40881a:	f1bb 0f10 	cmp.w	fp, #16
  40881e:	f103 0308 	add.w	r3, r3, #8
  408822:	dd18      	ble.n	408856 <_svfprintf_r+0x2ba>
  408824:	3201      	adds	r2, #1
  408826:	48b7      	ldr	r0, [pc, #732]	; (408b04 <_svfprintf_r+0x568>)
  408828:	9226      	str	r2, [sp, #152]	; 0x98
  40882a:	3110      	adds	r1, #16
  40882c:	2a07      	cmp	r2, #7
  40882e:	9127      	str	r1, [sp, #156]	; 0x9c
  408830:	e883 0081 	stmia.w	r3, {r0, r7}
  408834:	ddef      	ble.n	408816 <_svfprintf_r+0x27a>
  408836:	aa25      	add	r2, sp, #148	; 0x94
  408838:	4629      	mov	r1, r5
  40883a:	4620      	mov	r0, r4
  40883c:	f004 fad0 	bl	40cde0 <__ssprint_r>
  408840:	2800      	cmp	r0, #0
  408842:	f47f af7d 	bne.w	408740 <_svfprintf_r+0x1a4>
  408846:	f1ab 0b10 	sub.w	fp, fp, #16
  40884a:	f1bb 0f10 	cmp.w	fp, #16
  40884e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  408850:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408852:	464b      	mov	r3, r9
  408854:	dce6      	bgt.n	408824 <_svfprintf_r+0x288>
  408856:	4645      	mov	r5, r8
  408858:	460c      	mov	r4, r1
  40885a:	4698      	mov	r8, r3
  40885c:	3201      	adds	r2, #1
  40885e:	4ba9      	ldr	r3, [pc, #676]	; (408b04 <_svfprintf_r+0x568>)
  408860:	9226      	str	r2, [sp, #152]	; 0x98
  408862:	445c      	add	r4, fp
  408864:	2a07      	cmp	r2, #7
  408866:	9427      	str	r4, [sp, #156]	; 0x9c
  408868:	e888 0808 	stmia.w	r8, {r3, fp}
  40886c:	f300 8498 	bgt.w	4091a0 <_svfprintf_r+0xc04>
  408870:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408874:	f108 0808 	add.w	r8, r8, #8
  408878:	b177      	cbz	r7, 408898 <_svfprintf_r+0x2fc>
  40887a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40887c:	3301      	adds	r3, #1
  40887e:	3401      	adds	r4, #1
  408880:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  408884:	2201      	movs	r2, #1
  408886:	2b07      	cmp	r3, #7
  408888:	9427      	str	r4, [sp, #156]	; 0x9c
  40888a:	9326      	str	r3, [sp, #152]	; 0x98
  40888c:	e888 0006 	stmia.w	r8, {r1, r2}
  408890:	f300 83db 	bgt.w	40904a <_svfprintf_r+0xaae>
  408894:	f108 0808 	add.w	r8, r8, #8
  408898:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40889a:	b16b      	cbz	r3, 4088b8 <_svfprintf_r+0x31c>
  40889c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40889e:	3301      	adds	r3, #1
  4088a0:	3402      	adds	r4, #2
  4088a2:	a91e      	add	r1, sp, #120	; 0x78
  4088a4:	2202      	movs	r2, #2
  4088a6:	2b07      	cmp	r3, #7
  4088a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4088aa:	9326      	str	r3, [sp, #152]	; 0x98
  4088ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4088b0:	f300 83d6 	bgt.w	409060 <_svfprintf_r+0xac4>
  4088b4:	f108 0808 	add.w	r8, r8, #8
  4088b8:	2d80      	cmp	r5, #128	; 0x80
  4088ba:	f000 8315 	beq.w	408ee8 <_svfprintf_r+0x94c>
  4088be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4088c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4088c2:	1a9f      	subs	r7, r3, r2
  4088c4:	2f00      	cmp	r7, #0
  4088c6:	dd36      	ble.n	408936 <_svfprintf_r+0x39a>
  4088c8:	2f10      	cmp	r7, #16
  4088ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4088cc:	4d8e      	ldr	r5, [pc, #568]	; (408b08 <_svfprintf_r+0x56c>)
  4088ce:	dd27      	ble.n	408920 <_svfprintf_r+0x384>
  4088d0:	4642      	mov	r2, r8
  4088d2:	4621      	mov	r1, r4
  4088d4:	46b0      	mov	r8, r6
  4088d6:	f04f 0b10 	mov.w	fp, #16
  4088da:	462e      	mov	r6, r5
  4088dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4088de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4088e0:	e004      	b.n	4088ec <_svfprintf_r+0x350>
  4088e2:	3f10      	subs	r7, #16
  4088e4:	2f10      	cmp	r7, #16
  4088e6:	f102 0208 	add.w	r2, r2, #8
  4088ea:	dd15      	ble.n	408918 <_svfprintf_r+0x37c>
  4088ec:	3301      	adds	r3, #1
  4088ee:	3110      	adds	r1, #16
  4088f0:	2b07      	cmp	r3, #7
  4088f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4088f4:	9326      	str	r3, [sp, #152]	; 0x98
  4088f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4088fa:	ddf2      	ble.n	4088e2 <_svfprintf_r+0x346>
  4088fc:	aa25      	add	r2, sp, #148	; 0x94
  4088fe:	4629      	mov	r1, r5
  408900:	4620      	mov	r0, r4
  408902:	f004 fa6d 	bl	40cde0 <__ssprint_r>
  408906:	2800      	cmp	r0, #0
  408908:	f47f af1a 	bne.w	408740 <_svfprintf_r+0x1a4>
  40890c:	3f10      	subs	r7, #16
  40890e:	2f10      	cmp	r7, #16
  408910:	9927      	ldr	r1, [sp, #156]	; 0x9c
  408912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408914:	464a      	mov	r2, r9
  408916:	dce9      	bgt.n	4088ec <_svfprintf_r+0x350>
  408918:	4635      	mov	r5, r6
  40891a:	460c      	mov	r4, r1
  40891c:	4646      	mov	r6, r8
  40891e:	4690      	mov	r8, r2
  408920:	3301      	adds	r3, #1
  408922:	443c      	add	r4, r7
  408924:	2b07      	cmp	r3, #7
  408926:	9427      	str	r4, [sp, #156]	; 0x9c
  408928:	9326      	str	r3, [sp, #152]	; 0x98
  40892a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40892e:	f300 8381 	bgt.w	409034 <_svfprintf_r+0xa98>
  408932:	f108 0808 	add.w	r8, r8, #8
  408936:	9b07      	ldr	r3, [sp, #28]
  408938:	05df      	lsls	r7, r3, #23
  40893a:	f100 8268 	bmi.w	408e0e <_svfprintf_r+0x872>
  40893e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408940:	990e      	ldr	r1, [sp, #56]	; 0x38
  408942:	f8c8 6000 	str.w	r6, [r8]
  408946:	3301      	adds	r3, #1
  408948:	440c      	add	r4, r1
  40894a:	2b07      	cmp	r3, #7
  40894c:	9427      	str	r4, [sp, #156]	; 0x9c
  40894e:	f8c8 1004 	str.w	r1, [r8, #4]
  408952:	9326      	str	r3, [sp, #152]	; 0x98
  408954:	f300 834d 	bgt.w	408ff2 <_svfprintf_r+0xa56>
  408958:	f108 0808 	add.w	r8, r8, #8
  40895c:	9b07      	ldr	r3, [sp, #28]
  40895e:	075b      	lsls	r3, r3, #29
  408960:	d53a      	bpl.n	4089d8 <_svfprintf_r+0x43c>
  408962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408964:	9a08      	ldr	r2, [sp, #32]
  408966:	1a9d      	subs	r5, r3, r2
  408968:	2d00      	cmp	r5, #0
  40896a:	dd35      	ble.n	4089d8 <_svfprintf_r+0x43c>
  40896c:	2d10      	cmp	r5, #16
  40896e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408970:	dd20      	ble.n	4089b4 <_svfprintf_r+0x418>
  408972:	2610      	movs	r6, #16
  408974:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408976:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40897a:	e004      	b.n	408986 <_svfprintf_r+0x3ea>
  40897c:	3d10      	subs	r5, #16
  40897e:	2d10      	cmp	r5, #16
  408980:	f108 0808 	add.w	r8, r8, #8
  408984:	dd16      	ble.n	4089b4 <_svfprintf_r+0x418>
  408986:	3301      	adds	r3, #1
  408988:	4a5e      	ldr	r2, [pc, #376]	; (408b04 <_svfprintf_r+0x568>)
  40898a:	9326      	str	r3, [sp, #152]	; 0x98
  40898c:	3410      	adds	r4, #16
  40898e:	2b07      	cmp	r3, #7
  408990:	9427      	str	r4, [sp, #156]	; 0x9c
  408992:	e888 0044 	stmia.w	r8, {r2, r6}
  408996:	ddf1      	ble.n	40897c <_svfprintf_r+0x3e0>
  408998:	aa25      	add	r2, sp, #148	; 0x94
  40899a:	4659      	mov	r1, fp
  40899c:	4638      	mov	r0, r7
  40899e:	f004 fa1f 	bl	40cde0 <__ssprint_r>
  4089a2:	2800      	cmp	r0, #0
  4089a4:	f47f aecc 	bne.w	408740 <_svfprintf_r+0x1a4>
  4089a8:	3d10      	subs	r5, #16
  4089aa:	2d10      	cmp	r5, #16
  4089ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4089ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4089b0:	46c8      	mov	r8, r9
  4089b2:	dce8      	bgt.n	408986 <_svfprintf_r+0x3ea>
  4089b4:	3301      	adds	r3, #1
  4089b6:	4a53      	ldr	r2, [pc, #332]	; (408b04 <_svfprintf_r+0x568>)
  4089b8:	9326      	str	r3, [sp, #152]	; 0x98
  4089ba:	442c      	add	r4, r5
  4089bc:	2b07      	cmp	r3, #7
  4089be:	9427      	str	r4, [sp, #156]	; 0x9c
  4089c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4089c4:	dd08      	ble.n	4089d8 <_svfprintf_r+0x43c>
  4089c6:	aa25      	add	r2, sp, #148	; 0x94
  4089c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4089ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4089cc:	f004 fa08 	bl	40cde0 <__ssprint_r>
  4089d0:	2800      	cmp	r0, #0
  4089d2:	f47f aeb5 	bne.w	408740 <_svfprintf_r+0x1a4>
  4089d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4089d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4089da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4089dc:	9908      	ldr	r1, [sp, #32]
  4089de:	428a      	cmp	r2, r1
  4089e0:	bfac      	ite	ge
  4089e2:	189b      	addge	r3, r3, r2
  4089e4:	185b      	addlt	r3, r3, r1
  4089e6:	9309      	str	r3, [sp, #36]	; 0x24
  4089e8:	2c00      	cmp	r4, #0
  4089ea:	f040 830d 	bne.w	409008 <_svfprintf_r+0xa6c>
  4089ee:	2300      	movs	r3, #0
  4089f0:	9326      	str	r3, [sp, #152]	; 0x98
  4089f2:	46c8      	mov	r8, r9
  4089f4:	e5f9      	b.n	4085ea <_svfprintf_r+0x4e>
  4089f6:	9311      	str	r3, [sp, #68]	; 0x44
  4089f8:	f01b 0320 	ands.w	r3, fp, #32
  4089fc:	f040 81e3 	bne.w	408dc6 <_svfprintf_r+0x82a>
  408a00:	f01b 0210 	ands.w	r2, fp, #16
  408a04:	f040 842e 	bne.w	409264 <_svfprintf_r+0xcc8>
  408a08:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  408a0c:	f000 842a 	beq.w	409264 <_svfprintf_r+0xcc8>
  408a10:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408a12:	4613      	mov	r3, r2
  408a14:	460a      	mov	r2, r1
  408a16:	3204      	adds	r2, #4
  408a18:	880c      	ldrh	r4, [r1, #0]
  408a1a:	920f      	str	r2, [sp, #60]	; 0x3c
  408a1c:	2500      	movs	r5, #0
  408a1e:	e6b0      	b.n	408782 <_svfprintf_r+0x1e6>
  408a20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408a22:	9311      	str	r3, [sp, #68]	; 0x44
  408a24:	6816      	ldr	r6, [r2, #0]
  408a26:	2400      	movs	r4, #0
  408a28:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  408a2c:	1d15      	adds	r5, r2, #4
  408a2e:	2e00      	cmp	r6, #0
  408a30:	f000 86a7 	beq.w	409782 <_svfprintf_r+0x11e6>
  408a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408a36:	1c53      	adds	r3, r2, #1
  408a38:	f000 8609 	beq.w	40964e <_svfprintf_r+0x10b2>
  408a3c:	4621      	mov	r1, r4
  408a3e:	4630      	mov	r0, r6
  408a40:	f003 fc36 	bl	40c2b0 <memchr>
  408a44:	2800      	cmp	r0, #0
  408a46:	f000 86e1 	beq.w	40980c <_svfprintf_r+0x1270>
  408a4a:	1b83      	subs	r3, r0, r6
  408a4c:	930e      	str	r3, [sp, #56]	; 0x38
  408a4e:	940a      	str	r4, [sp, #40]	; 0x28
  408a50:	950f      	str	r5, [sp, #60]	; 0x3c
  408a52:	f8cd b01c 	str.w	fp, [sp, #28]
  408a56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408a5a:	9308      	str	r3, [sp, #32]
  408a5c:	9412      	str	r4, [sp, #72]	; 0x48
  408a5e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408a62:	e6b3      	b.n	4087cc <_svfprintf_r+0x230>
  408a64:	f89a 3000 	ldrb.w	r3, [sl]
  408a68:	2201      	movs	r2, #1
  408a6a:	212b      	movs	r1, #43	; 0x2b
  408a6c:	e5ee      	b.n	40864c <_svfprintf_r+0xb0>
  408a6e:	f04b 0b20 	orr.w	fp, fp, #32
  408a72:	f89a 3000 	ldrb.w	r3, [sl]
  408a76:	e5e9      	b.n	40864c <_svfprintf_r+0xb0>
  408a78:	9311      	str	r3, [sp, #68]	; 0x44
  408a7a:	2a00      	cmp	r2, #0
  408a7c:	f040 8795 	bne.w	4099aa <_svfprintf_r+0x140e>
  408a80:	4b22      	ldr	r3, [pc, #136]	; (408b0c <_svfprintf_r+0x570>)
  408a82:	9318      	str	r3, [sp, #96]	; 0x60
  408a84:	f01b 0f20 	tst.w	fp, #32
  408a88:	f040 8111 	bne.w	408cae <_svfprintf_r+0x712>
  408a8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408a8e:	f01b 0f10 	tst.w	fp, #16
  408a92:	4613      	mov	r3, r2
  408a94:	f040 83e1 	bne.w	40925a <_svfprintf_r+0xcbe>
  408a98:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408a9c:	f000 83dd 	beq.w	40925a <_svfprintf_r+0xcbe>
  408aa0:	3304      	adds	r3, #4
  408aa2:	8814      	ldrh	r4, [r2, #0]
  408aa4:	930f      	str	r3, [sp, #60]	; 0x3c
  408aa6:	2500      	movs	r5, #0
  408aa8:	f01b 0f01 	tst.w	fp, #1
  408aac:	f000 810c 	beq.w	408cc8 <_svfprintf_r+0x72c>
  408ab0:	ea54 0305 	orrs.w	r3, r4, r5
  408ab4:	f000 8108 	beq.w	408cc8 <_svfprintf_r+0x72c>
  408ab8:	2330      	movs	r3, #48	; 0x30
  408aba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  408abe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  408ac2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  408ac6:	f04b 0b02 	orr.w	fp, fp, #2
  408aca:	2302      	movs	r3, #2
  408acc:	e659      	b.n	408782 <_svfprintf_r+0x1e6>
  408ace:	f89a 3000 	ldrb.w	r3, [sl]
  408ad2:	2900      	cmp	r1, #0
  408ad4:	f47f adba 	bne.w	40864c <_svfprintf_r+0xb0>
  408ad8:	2201      	movs	r2, #1
  408ada:	2120      	movs	r1, #32
  408adc:	e5b6      	b.n	40864c <_svfprintf_r+0xb0>
  408ade:	f04b 0b01 	orr.w	fp, fp, #1
  408ae2:	f89a 3000 	ldrb.w	r3, [sl]
  408ae6:	e5b1      	b.n	40864c <_svfprintf_r+0xb0>
  408ae8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  408aea:	6823      	ldr	r3, [r4, #0]
  408aec:	930d      	str	r3, [sp, #52]	; 0x34
  408aee:	4618      	mov	r0, r3
  408af0:	2800      	cmp	r0, #0
  408af2:	4623      	mov	r3, r4
  408af4:	f103 0304 	add.w	r3, r3, #4
  408af8:	f6ff ae0a 	blt.w	408710 <_svfprintf_r+0x174>
  408afc:	930f      	str	r3, [sp, #60]	; 0x3c
  408afe:	f89a 3000 	ldrb.w	r3, [sl]
  408b02:	e5a3      	b.n	40864c <_svfprintf_r+0xb0>
  408b04:	0040ddf0 	.word	0x0040ddf0
  408b08:	0040de00 	.word	0x0040de00
  408b0c:	0040ddd0 	.word	0x0040ddd0
  408b10:	f04b 0b10 	orr.w	fp, fp, #16
  408b14:	f01b 0f20 	tst.w	fp, #32
  408b18:	9311      	str	r3, [sp, #68]	; 0x44
  408b1a:	f43f ae23 	beq.w	408764 <_svfprintf_r+0x1c8>
  408b1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408b20:	3507      	adds	r5, #7
  408b22:	f025 0307 	bic.w	r3, r5, #7
  408b26:	f103 0208 	add.w	r2, r3, #8
  408b2a:	e9d3 4500 	ldrd	r4, r5, [r3]
  408b2e:	920f      	str	r2, [sp, #60]	; 0x3c
  408b30:	2301      	movs	r3, #1
  408b32:	e626      	b.n	408782 <_svfprintf_r+0x1e6>
  408b34:	f89a 3000 	ldrb.w	r3, [sl]
  408b38:	2b2a      	cmp	r3, #42	; 0x2a
  408b3a:	f10a 0401 	add.w	r4, sl, #1
  408b3e:	f000 8727 	beq.w	409990 <_svfprintf_r+0x13f4>
  408b42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408b46:	2809      	cmp	r0, #9
  408b48:	46a2      	mov	sl, r4
  408b4a:	f200 86ad 	bhi.w	4098a8 <_svfprintf_r+0x130c>
  408b4e:	2300      	movs	r3, #0
  408b50:	461c      	mov	r4, r3
  408b52:	f81a 3b01 	ldrb.w	r3, [sl], #1
  408b56:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  408b5a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  408b5e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408b62:	2809      	cmp	r0, #9
  408b64:	d9f5      	bls.n	408b52 <_svfprintf_r+0x5b6>
  408b66:	940a      	str	r4, [sp, #40]	; 0x28
  408b68:	e572      	b.n	408650 <_svfprintf_r+0xb4>
  408b6a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  408b6e:	f89a 3000 	ldrb.w	r3, [sl]
  408b72:	e56b      	b.n	40864c <_svfprintf_r+0xb0>
  408b74:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  408b78:	f89a 3000 	ldrb.w	r3, [sl]
  408b7c:	e566      	b.n	40864c <_svfprintf_r+0xb0>
  408b7e:	f89a 3000 	ldrb.w	r3, [sl]
  408b82:	2b6c      	cmp	r3, #108	; 0x6c
  408b84:	bf03      	ittte	eq
  408b86:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  408b8a:	f04b 0b20 	orreq.w	fp, fp, #32
  408b8e:	f10a 0a01 	addeq.w	sl, sl, #1
  408b92:	f04b 0b10 	orrne.w	fp, fp, #16
  408b96:	e559      	b.n	40864c <_svfprintf_r+0xb0>
  408b98:	2a00      	cmp	r2, #0
  408b9a:	f040 8711 	bne.w	4099c0 <_svfprintf_r+0x1424>
  408b9e:	f01b 0f20 	tst.w	fp, #32
  408ba2:	f040 84f9 	bne.w	409598 <_svfprintf_r+0xffc>
  408ba6:	f01b 0f10 	tst.w	fp, #16
  408baa:	f040 84ac 	bne.w	409506 <_svfprintf_r+0xf6a>
  408bae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408bb2:	f000 84a8 	beq.w	409506 <_svfprintf_r+0xf6a>
  408bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  408bb8:	6813      	ldr	r3, [r2, #0]
  408bba:	3204      	adds	r2, #4
  408bbc:	920f      	str	r2, [sp, #60]	; 0x3c
  408bbe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  408bc2:	801a      	strh	r2, [r3, #0]
  408bc4:	e511      	b.n	4085ea <_svfprintf_r+0x4e>
  408bc6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408bc8:	4bb3      	ldr	r3, [pc, #716]	; (408e98 <_svfprintf_r+0x8fc>)
  408bca:	680c      	ldr	r4, [r1, #0]
  408bcc:	9318      	str	r3, [sp, #96]	; 0x60
  408bce:	2230      	movs	r2, #48	; 0x30
  408bd0:	2378      	movs	r3, #120	; 0x78
  408bd2:	3104      	adds	r1, #4
  408bd4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  408bd8:	9311      	str	r3, [sp, #68]	; 0x44
  408bda:	f04b 0b02 	orr.w	fp, fp, #2
  408bde:	910f      	str	r1, [sp, #60]	; 0x3c
  408be0:	2500      	movs	r5, #0
  408be2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  408be6:	2302      	movs	r3, #2
  408be8:	e5cb      	b.n	408782 <_svfprintf_r+0x1e6>
  408bea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408bec:	9311      	str	r3, [sp, #68]	; 0x44
  408bee:	680a      	ldr	r2, [r1, #0]
  408bf0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  408bf4:	2300      	movs	r3, #0
  408bf6:	460a      	mov	r2, r1
  408bf8:	461f      	mov	r7, r3
  408bfa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  408bfe:	3204      	adds	r2, #4
  408c00:	2301      	movs	r3, #1
  408c02:	9308      	str	r3, [sp, #32]
  408c04:	f8cd b01c 	str.w	fp, [sp, #28]
  408c08:	970a      	str	r7, [sp, #40]	; 0x28
  408c0a:	9712      	str	r7, [sp, #72]	; 0x48
  408c0c:	920f      	str	r2, [sp, #60]	; 0x3c
  408c0e:	930e      	str	r3, [sp, #56]	; 0x38
  408c10:	ae28      	add	r6, sp, #160	; 0xa0
  408c12:	e5df      	b.n	4087d4 <_svfprintf_r+0x238>
  408c14:	9311      	str	r3, [sp, #68]	; 0x44
  408c16:	2a00      	cmp	r2, #0
  408c18:	f040 86ea 	bne.w	4099f0 <_svfprintf_r+0x1454>
  408c1c:	f01b 0f20 	tst.w	fp, #32
  408c20:	d15d      	bne.n	408cde <_svfprintf_r+0x742>
  408c22:	f01b 0f10 	tst.w	fp, #16
  408c26:	f040 8308 	bne.w	40923a <_svfprintf_r+0xc9e>
  408c2a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408c2e:	f000 8304 	beq.w	40923a <_svfprintf_r+0xc9e>
  408c32:	990f      	ldr	r1, [sp, #60]	; 0x3c
  408c34:	f9b1 4000 	ldrsh.w	r4, [r1]
  408c38:	3104      	adds	r1, #4
  408c3a:	17e5      	asrs	r5, r4, #31
  408c3c:	4622      	mov	r2, r4
  408c3e:	462b      	mov	r3, r5
  408c40:	910f      	str	r1, [sp, #60]	; 0x3c
  408c42:	2a00      	cmp	r2, #0
  408c44:	f173 0300 	sbcs.w	r3, r3, #0
  408c48:	db58      	blt.n	408cfc <_svfprintf_r+0x760>
  408c4a:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c4c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408c50:	1c4a      	adds	r2, r1, #1
  408c52:	f04f 0301 	mov.w	r3, #1
  408c56:	f47f ad9b 	bne.w	408790 <_svfprintf_r+0x1f4>
  408c5a:	ea54 0205 	orrs.w	r2, r4, r5
  408c5e:	f000 81df 	beq.w	409020 <_svfprintf_r+0xa84>
  408c62:	f8cd b01c 	str.w	fp, [sp, #28]
  408c66:	2b01      	cmp	r3, #1
  408c68:	f000 827b 	beq.w	409162 <_svfprintf_r+0xbc6>
  408c6c:	2b02      	cmp	r3, #2
  408c6e:	f040 8206 	bne.w	40907e <_svfprintf_r+0xae2>
  408c72:	9818      	ldr	r0, [sp, #96]	; 0x60
  408c74:	464e      	mov	r6, r9
  408c76:	0923      	lsrs	r3, r4, #4
  408c78:	f004 010f 	and.w	r1, r4, #15
  408c7c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  408c80:	092a      	lsrs	r2, r5, #4
  408c82:	461c      	mov	r4, r3
  408c84:	4615      	mov	r5, r2
  408c86:	5c43      	ldrb	r3, [r0, r1]
  408c88:	f806 3d01 	strb.w	r3, [r6, #-1]!
  408c8c:	ea54 0305 	orrs.w	r3, r4, r5
  408c90:	d1f1      	bne.n	408c76 <_svfprintf_r+0x6da>
  408c92:	eba9 0306 	sub.w	r3, r9, r6
  408c96:	930e      	str	r3, [sp, #56]	; 0x38
  408c98:	e590      	b.n	4087bc <_svfprintf_r+0x220>
  408c9a:	9311      	str	r3, [sp, #68]	; 0x44
  408c9c:	2a00      	cmp	r2, #0
  408c9e:	f040 86a3 	bne.w	4099e8 <_svfprintf_r+0x144c>
  408ca2:	4b7e      	ldr	r3, [pc, #504]	; (408e9c <_svfprintf_r+0x900>)
  408ca4:	9318      	str	r3, [sp, #96]	; 0x60
  408ca6:	f01b 0f20 	tst.w	fp, #32
  408caa:	f43f aeef 	beq.w	408a8c <_svfprintf_r+0x4f0>
  408cae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408cb0:	3507      	adds	r5, #7
  408cb2:	f025 0307 	bic.w	r3, r5, #7
  408cb6:	f103 0208 	add.w	r2, r3, #8
  408cba:	f01b 0f01 	tst.w	fp, #1
  408cbe:	920f      	str	r2, [sp, #60]	; 0x3c
  408cc0:	e9d3 4500 	ldrd	r4, r5, [r3]
  408cc4:	f47f aef4 	bne.w	408ab0 <_svfprintf_r+0x514>
  408cc8:	2302      	movs	r3, #2
  408cca:	e55a      	b.n	408782 <_svfprintf_r+0x1e6>
  408ccc:	9311      	str	r3, [sp, #68]	; 0x44
  408cce:	2a00      	cmp	r2, #0
  408cd0:	f040 8686 	bne.w	4099e0 <_svfprintf_r+0x1444>
  408cd4:	f04b 0b10 	orr.w	fp, fp, #16
  408cd8:	f01b 0f20 	tst.w	fp, #32
  408cdc:	d0a1      	beq.n	408c22 <_svfprintf_r+0x686>
  408cde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408ce0:	3507      	adds	r5, #7
  408ce2:	f025 0507 	bic.w	r5, r5, #7
  408ce6:	e9d5 2300 	ldrd	r2, r3, [r5]
  408cea:	2a00      	cmp	r2, #0
  408cec:	f105 0108 	add.w	r1, r5, #8
  408cf0:	461d      	mov	r5, r3
  408cf2:	f173 0300 	sbcs.w	r3, r3, #0
  408cf6:	910f      	str	r1, [sp, #60]	; 0x3c
  408cf8:	4614      	mov	r4, r2
  408cfa:	daa6      	bge.n	408c4a <_svfprintf_r+0x6ae>
  408cfc:	272d      	movs	r7, #45	; 0x2d
  408cfe:	4264      	negs	r4, r4
  408d00:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  408d04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  408d08:	2301      	movs	r3, #1
  408d0a:	e53d      	b.n	408788 <_svfprintf_r+0x1ec>
  408d0c:	9311      	str	r3, [sp, #68]	; 0x44
  408d0e:	2a00      	cmp	r2, #0
  408d10:	f040 8662 	bne.w	4099d8 <_svfprintf_r+0x143c>
  408d14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408d16:	3507      	adds	r5, #7
  408d18:	f025 0307 	bic.w	r3, r5, #7
  408d1c:	f103 0208 	add.w	r2, r3, #8
  408d20:	920f      	str	r2, [sp, #60]	; 0x3c
  408d22:	681a      	ldr	r2, [r3, #0]
  408d24:	9215      	str	r2, [sp, #84]	; 0x54
  408d26:	685b      	ldr	r3, [r3, #4]
  408d28:	9314      	str	r3, [sp, #80]	; 0x50
  408d2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408d2c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408d2e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  408d32:	4628      	mov	r0, r5
  408d34:	4621      	mov	r1, r4
  408d36:	f04f 32ff 	mov.w	r2, #4294967295
  408d3a:	4b59      	ldr	r3, [pc, #356]	; (408ea0 <_svfprintf_r+0x904>)
  408d3c:	f004 ff1e 	bl	40db7c <__aeabi_dcmpun>
  408d40:	2800      	cmp	r0, #0
  408d42:	f040 834a 	bne.w	4093da <_svfprintf_r+0xe3e>
  408d46:	4628      	mov	r0, r5
  408d48:	4621      	mov	r1, r4
  408d4a:	f04f 32ff 	mov.w	r2, #4294967295
  408d4e:	4b54      	ldr	r3, [pc, #336]	; (408ea0 <_svfprintf_r+0x904>)
  408d50:	f004 fef6 	bl	40db40 <__aeabi_dcmple>
  408d54:	2800      	cmp	r0, #0
  408d56:	f040 8340 	bne.w	4093da <_svfprintf_r+0xe3e>
  408d5a:	a815      	add	r0, sp, #84	; 0x54
  408d5c:	c80d      	ldmia	r0, {r0, r2, r3}
  408d5e:	9914      	ldr	r1, [sp, #80]	; 0x50
  408d60:	f004 fee4 	bl	40db2c <__aeabi_dcmplt>
  408d64:	2800      	cmp	r0, #0
  408d66:	f040 8530 	bne.w	4097ca <_svfprintf_r+0x122e>
  408d6a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  408d6e:	4e4d      	ldr	r6, [pc, #308]	; (408ea4 <_svfprintf_r+0x908>)
  408d70:	4b4d      	ldr	r3, [pc, #308]	; (408ea8 <_svfprintf_r+0x90c>)
  408d72:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  408d76:	9007      	str	r0, [sp, #28]
  408d78:	9811      	ldr	r0, [sp, #68]	; 0x44
  408d7a:	2203      	movs	r2, #3
  408d7c:	2100      	movs	r1, #0
  408d7e:	9208      	str	r2, [sp, #32]
  408d80:	910a      	str	r1, [sp, #40]	; 0x28
  408d82:	2847      	cmp	r0, #71	; 0x47
  408d84:	bfd8      	it	le
  408d86:	461e      	movle	r6, r3
  408d88:	920e      	str	r2, [sp, #56]	; 0x38
  408d8a:	9112      	str	r1, [sp, #72]	; 0x48
  408d8c:	e51e      	b.n	4087cc <_svfprintf_r+0x230>
  408d8e:	f04b 0b08 	orr.w	fp, fp, #8
  408d92:	f89a 3000 	ldrb.w	r3, [sl]
  408d96:	e459      	b.n	40864c <_svfprintf_r+0xb0>
  408d98:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408d9c:	2300      	movs	r3, #0
  408d9e:	461c      	mov	r4, r3
  408da0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  408da4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  408da8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  408dac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  408db0:	2809      	cmp	r0, #9
  408db2:	d9f5      	bls.n	408da0 <_svfprintf_r+0x804>
  408db4:	940d      	str	r4, [sp, #52]	; 0x34
  408db6:	e44b      	b.n	408650 <_svfprintf_r+0xb4>
  408db8:	f04b 0b10 	orr.w	fp, fp, #16
  408dbc:	9311      	str	r3, [sp, #68]	; 0x44
  408dbe:	f01b 0320 	ands.w	r3, fp, #32
  408dc2:	f43f ae1d 	beq.w	408a00 <_svfprintf_r+0x464>
  408dc6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408dc8:	3507      	adds	r5, #7
  408dca:	f025 0307 	bic.w	r3, r5, #7
  408dce:	f103 0208 	add.w	r2, r3, #8
  408dd2:	e9d3 4500 	ldrd	r4, r5, [r3]
  408dd6:	920f      	str	r2, [sp, #60]	; 0x3c
  408dd8:	2300      	movs	r3, #0
  408dda:	e4d2      	b.n	408782 <_svfprintf_r+0x1e6>
  408ddc:	9311      	str	r3, [sp, #68]	; 0x44
  408dde:	2a00      	cmp	r2, #0
  408de0:	f040 85e7 	bne.w	4099b2 <_svfprintf_r+0x1416>
  408de4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408de6:	2a00      	cmp	r2, #0
  408de8:	f43f aca3 	beq.w	408732 <_svfprintf_r+0x196>
  408dec:	2300      	movs	r3, #0
  408dee:	2101      	movs	r1, #1
  408df0:	461f      	mov	r7, r3
  408df2:	9108      	str	r1, [sp, #32]
  408df4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  408df8:	f8cd b01c 	str.w	fp, [sp, #28]
  408dfc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  408e00:	930a      	str	r3, [sp, #40]	; 0x28
  408e02:	9312      	str	r3, [sp, #72]	; 0x48
  408e04:	910e      	str	r1, [sp, #56]	; 0x38
  408e06:	ae28      	add	r6, sp, #160	; 0xa0
  408e08:	e4e4      	b.n	4087d4 <_svfprintf_r+0x238>
  408e0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408e0c:	e534      	b.n	408878 <_svfprintf_r+0x2dc>
  408e0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408e10:	2b65      	cmp	r3, #101	; 0x65
  408e12:	f340 80a7 	ble.w	408f64 <_svfprintf_r+0x9c8>
  408e16:	a815      	add	r0, sp, #84	; 0x54
  408e18:	c80d      	ldmia	r0, {r0, r2, r3}
  408e1a:	9914      	ldr	r1, [sp, #80]	; 0x50
  408e1c:	f004 fe7c 	bl	40db18 <__aeabi_dcmpeq>
  408e20:	2800      	cmp	r0, #0
  408e22:	f000 8150 	beq.w	4090c6 <_svfprintf_r+0xb2a>
  408e26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408e28:	4a20      	ldr	r2, [pc, #128]	; (408eac <_svfprintf_r+0x910>)
  408e2a:	f8c8 2000 	str.w	r2, [r8]
  408e2e:	3301      	adds	r3, #1
  408e30:	3401      	adds	r4, #1
  408e32:	2201      	movs	r2, #1
  408e34:	2b07      	cmp	r3, #7
  408e36:	9427      	str	r4, [sp, #156]	; 0x9c
  408e38:	9326      	str	r3, [sp, #152]	; 0x98
  408e3a:	f8c8 2004 	str.w	r2, [r8, #4]
  408e3e:	f300 836a 	bgt.w	409516 <_svfprintf_r+0xf7a>
  408e42:	f108 0808 	add.w	r8, r8, #8
  408e46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  408e48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  408e4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  408e4c:	4293      	cmp	r3, r2
  408e4e:	db03      	blt.n	408e58 <_svfprintf_r+0x8bc>
  408e50:	9b07      	ldr	r3, [sp, #28]
  408e52:	07dd      	lsls	r5, r3, #31
  408e54:	f57f ad82 	bpl.w	40895c <_svfprintf_r+0x3c0>
  408e58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408e5a:	9919      	ldr	r1, [sp, #100]	; 0x64
  408e5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  408e5e:	f8c8 2000 	str.w	r2, [r8]
  408e62:	3301      	adds	r3, #1
  408e64:	440c      	add	r4, r1
  408e66:	2b07      	cmp	r3, #7
  408e68:	f8c8 1004 	str.w	r1, [r8, #4]
  408e6c:	9427      	str	r4, [sp, #156]	; 0x9c
  408e6e:	9326      	str	r3, [sp, #152]	; 0x98
  408e70:	f300 839e 	bgt.w	4095b0 <_svfprintf_r+0x1014>
  408e74:	f108 0808 	add.w	r8, r8, #8
  408e78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408e7a:	1e5e      	subs	r6, r3, #1
  408e7c:	2e00      	cmp	r6, #0
  408e7e:	f77f ad6d 	ble.w	40895c <_svfprintf_r+0x3c0>
  408e82:	2e10      	cmp	r6, #16
  408e84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408e86:	4d0a      	ldr	r5, [pc, #40]	; (408eb0 <_svfprintf_r+0x914>)
  408e88:	f340 81f5 	ble.w	409276 <_svfprintf_r+0xcda>
  408e8c:	4622      	mov	r2, r4
  408e8e:	2710      	movs	r7, #16
  408e90:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408e94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  408e96:	e013      	b.n	408ec0 <_svfprintf_r+0x924>
  408e98:	0040ddd0 	.word	0x0040ddd0
  408e9c:	0040ddbc 	.word	0x0040ddbc
  408ea0:	7fefffff 	.word	0x7fefffff
  408ea4:	0040ddb0 	.word	0x0040ddb0
  408ea8:	0040ddac 	.word	0x0040ddac
  408eac:	0040ddec 	.word	0x0040ddec
  408eb0:	0040de00 	.word	0x0040de00
  408eb4:	f108 0808 	add.w	r8, r8, #8
  408eb8:	3e10      	subs	r6, #16
  408eba:	2e10      	cmp	r6, #16
  408ebc:	f340 81da 	ble.w	409274 <_svfprintf_r+0xcd8>
  408ec0:	3301      	adds	r3, #1
  408ec2:	3210      	adds	r2, #16
  408ec4:	2b07      	cmp	r3, #7
  408ec6:	9227      	str	r2, [sp, #156]	; 0x9c
  408ec8:	9326      	str	r3, [sp, #152]	; 0x98
  408eca:	e888 00a0 	stmia.w	r8, {r5, r7}
  408ece:	ddf1      	ble.n	408eb4 <_svfprintf_r+0x918>
  408ed0:	aa25      	add	r2, sp, #148	; 0x94
  408ed2:	4621      	mov	r1, r4
  408ed4:	4658      	mov	r0, fp
  408ed6:	f003 ff83 	bl	40cde0 <__ssprint_r>
  408eda:	2800      	cmp	r0, #0
  408edc:	f47f ac30 	bne.w	408740 <_svfprintf_r+0x1a4>
  408ee0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  408ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408ee4:	46c8      	mov	r8, r9
  408ee6:	e7e7      	b.n	408eb8 <_svfprintf_r+0x91c>
  408ee8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408eea:	9a08      	ldr	r2, [sp, #32]
  408eec:	1a9f      	subs	r7, r3, r2
  408eee:	2f00      	cmp	r7, #0
  408ef0:	f77f ace5 	ble.w	4088be <_svfprintf_r+0x322>
  408ef4:	2f10      	cmp	r7, #16
  408ef6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408ef8:	4db6      	ldr	r5, [pc, #728]	; (4091d4 <_svfprintf_r+0xc38>)
  408efa:	dd27      	ble.n	408f4c <_svfprintf_r+0x9b0>
  408efc:	4642      	mov	r2, r8
  408efe:	4621      	mov	r1, r4
  408f00:	46b0      	mov	r8, r6
  408f02:	f04f 0b10 	mov.w	fp, #16
  408f06:	462e      	mov	r6, r5
  408f08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408f0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408f0c:	e004      	b.n	408f18 <_svfprintf_r+0x97c>
  408f0e:	3f10      	subs	r7, #16
  408f10:	2f10      	cmp	r7, #16
  408f12:	f102 0208 	add.w	r2, r2, #8
  408f16:	dd15      	ble.n	408f44 <_svfprintf_r+0x9a8>
  408f18:	3301      	adds	r3, #1
  408f1a:	3110      	adds	r1, #16
  408f1c:	2b07      	cmp	r3, #7
  408f1e:	9127      	str	r1, [sp, #156]	; 0x9c
  408f20:	9326      	str	r3, [sp, #152]	; 0x98
  408f22:	e882 0840 	stmia.w	r2, {r6, fp}
  408f26:	ddf2      	ble.n	408f0e <_svfprintf_r+0x972>
  408f28:	aa25      	add	r2, sp, #148	; 0x94
  408f2a:	4629      	mov	r1, r5
  408f2c:	4620      	mov	r0, r4
  408f2e:	f003 ff57 	bl	40cde0 <__ssprint_r>
  408f32:	2800      	cmp	r0, #0
  408f34:	f47f ac04 	bne.w	408740 <_svfprintf_r+0x1a4>
  408f38:	3f10      	subs	r7, #16
  408f3a:	2f10      	cmp	r7, #16
  408f3c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  408f3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  408f40:	464a      	mov	r2, r9
  408f42:	dce9      	bgt.n	408f18 <_svfprintf_r+0x97c>
  408f44:	4635      	mov	r5, r6
  408f46:	460c      	mov	r4, r1
  408f48:	4646      	mov	r6, r8
  408f4a:	4690      	mov	r8, r2
  408f4c:	3301      	adds	r3, #1
  408f4e:	443c      	add	r4, r7
  408f50:	2b07      	cmp	r3, #7
  408f52:	9427      	str	r4, [sp, #156]	; 0x9c
  408f54:	9326      	str	r3, [sp, #152]	; 0x98
  408f56:	e888 00a0 	stmia.w	r8, {r5, r7}
  408f5a:	f300 8232 	bgt.w	4093c2 <_svfprintf_r+0xe26>
  408f5e:	f108 0808 	add.w	r8, r8, #8
  408f62:	e4ac      	b.n	4088be <_svfprintf_r+0x322>
  408f64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408f66:	9f26      	ldr	r7, [sp, #152]	; 0x98
  408f68:	2b01      	cmp	r3, #1
  408f6a:	f340 81fe 	ble.w	40936a <_svfprintf_r+0xdce>
  408f6e:	3701      	adds	r7, #1
  408f70:	3401      	adds	r4, #1
  408f72:	2301      	movs	r3, #1
  408f74:	2f07      	cmp	r7, #7
  408f76:	9427      	str	r4, [sp, #156]	; 0x9c
  408f78:	9726      	str	r7, [sp, #152]	; 0x98
  408f7a:	f8c8 6000 	str.w	r6, [r8]
  408f7e:	f8c8 3004 	str.w	r3, [r8, #4]
  408f82:	f300 8203 	bgt.w	40938c <_svfprintf_r+0xdf0>
  408f86:	f108 0808 	add.w	r8, r8, #8
  408f8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408f8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  408f8e:	f8c8 3000 	str.w	r3, [r8]
  408f92:	3701      	adds	r7, #1
  408f94:	4414      	add	r4, r2
  408f96:	2f07      	cmp	r7, #7
  408f98:	9427      	str	r4, [sp, #156]	; 0x9c
  408f9a:	9726      	str	r7, [sp, #152]	; 0x98
  408f9c:	f8c8 2004 	str.w	r2, [r8, #4]
  408fa0:	f300 8200 	bgt.w	4093a4 <_svfprintf_r+0xe08>
  408fa4:	f108 0808 	add.w	r8, r8, #8
  408fa8:	a815      	add	r0, sp, #84	; 0x54
  408faa:	c80d      	ldmia	r0, {r0, r2, r3}
  408fac:	9914      	ldr	r1, [sp, #80]	; 0x50
  408fae:	f004 fdb3 	bl	40db18 <__aeabi_dcmpeq>
  408fb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  408fb4:	2800      	cmp	r0, #0
  408fb6:	f040 8101 	bne.w	4091bc <_svfprintf_r+0xc20>
  408fba:	3b01      	subs	r3, #1
  408fbc:	3701      	adds	r7, #1
  408fbe:	3601      	adds	r6, #1
  408fc0:	441c      	add	r4, r3
  408fc2:	2f07      	cmp	r7, #7
  408fc4:	9726      	str	r7, [sp, #152]	; 0x98
  408fc6:	9427      	str	r4, [sp, #156]	; 0x9c
  408fc8:	f8c8 6000 	str.w	r6, [r8]
  408fcc:	f8c8 3004 	str.w	r3, [r8, #4]
  408fd0:	f300 8127 	bgt.w	409222 <_svfprintf_r+0xc86>
  408fd4:	f108 0808 	add.w	r8, r8, #8
  408fd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  408fda:	f8c8 2004 	str.w	r2, [r8, #4]
  408fde:	3701      	adds	r7, #1
  408fe0:	4414      	add	r4, r2
  408fe2:	ab21      	add	r3, sp, #132	; 0x84
  408fe4:	2f07      	cmp	r7, #7
  408fe6:	9427      	str	r4, [sp, #156]	; 0x9c
  408fe8:	9726      	str	r7, [sp, #152]	; 0x98
  408fea:	f8c8 3000 	str.w	r3, [r8]
  408fee:	f77f acb3 	ble.w	408958 <_svfprintf_r+0x3bc>
  408ff2:	aa25      	add	r2, sp, #148	; 0x94
  408ff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  408ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  408ff8:	f003 fef2 	bl	40cde0 <__ssprint_r>
  408ffc:	2800      	cmp	r0, #0
  408ffe:	f47f ab9f 	bne.w	408740 <_svfprintf_r+0x1a4>
  409002:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409004:	46c8      	mov	r8, r9
  409006:	e4a9      	b.n	40895c <_svfprintf_r+0x3c0>
  409008:	aa25      	add	r2, sp, #148	; 0x94
  40900a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40900c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40900e:	f003 fee7 	bl	40cde0 <__ssprint_r>
  409012:	2800      	cmp	r0, #0
  409014:	f43f aceb 	beq.w	4089ee <_svfprintf_r+0x452>
  409018:	f7ff bb92 	b.w	408740 <_svfprintf_r+0x1a4>
  40901c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  409020:	2b01      	cmp	r3, #1
  409022:	f000 8134 	beq.w	40928e <_svfprintf_r+0xcf2>
  409026:	2b02      	cmp	r3, #2
  409028:	d125      	bne.n	409076 <_svfprintf_r+0xada>
  40902a:	f8cd b01c 	str.w	fp, [sp, #28]
  40902e:	2400      	movs	r4, #0
  409030:	2500      	movs	r5, #0
  409032:	e61e      	b.n	408c72 <_svfprintf_r+0x6d6>
  409034:	aa25      	add	r2, sp, #148	; 0x94
  409036:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40903a:	f003 fed1 	bl	40cde0 <__ssprint_r>
  40903e:	2800      	cmp	r0, #0
  409040:	f47f ab7e 	bne.w	408740 <_svfprintf_r+0x1a4>
  409044:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409046:	46c8      	mov	r8, r9
  409048:	e475      	b.n	408936 <_svfprintf_r+0x39a>
  40904a:	aa25      	add	r2, sp, #148	; 0x94
  40904c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40904e:	980c      	ldr	r0, [sp, #48]	; 0x30
  409050:	f003 fec6 	bl	40cde0 <__ssprint_r>
  409054:	2800      	cmp	r0, #0
  409056:	f47f ab73 	bne.w	408740 <_svfprintf_r+0x1a4>
  40905a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40905c:	46c8      	mov	r8, r9
  40905e:	e41b      	b.n	408898 <_svfprintf_r+0x2fc>
  409060:	aa25      	add	r2, sp, #148	; 0x94
  409062:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409064:	980c      	ldr	r0, [sp, #48]	; 0x30
  409066:	f003 febb 	bl	40cde0 <__ssprint_r>
  40906a:	2800      	cmp	r0, #0
  40906c:	f47f ab68 	bne.w	408740 <_svfprintf_r+0x1a4>
  409070:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409072:	46c8      	mov	r8, r9
  409074:	e420      	b.n	4088b8 <_svfprintf_r+0x31c>
  409076:	f8cd b01c 	str.w	fp, [sp, #28]
  40907a:	2400      	movs	r4, #0
  40907c:	2500      	movs	r5, #0
  40907e:	4649      	mov	r1, r9
  409080:	e000      	b.n	409084 <_svfprintf_r+0xae8>
  409082:	4631      	mov	r1, r6
  409084:	08e2      	lsrs	r2, r4, #3
  409086:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40908a:	08e8      	lsrs	r0, r5, #3
  40908c:	f004 0307 	and.w	r3, r4, #7
  409090:	4605      	mov	r5, r0
  409092:	4614      	mov	r4, r2
  409094:	3330      	adds	r3, #48	; 0x30
  409096:	ea54 0205 	orrs.w	r2, r4, r5
  40909a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40909e:	f101 36ff 	add.w	r6, r1, #4294967295
  4090a2:	d1ee      	bne.n	409082 <_svfprintf_r+0xae6>
  4090a4:	9a07      	ldr	r2, [sp, #28]
  4090a6:	07d2      	lsls	r2, r2, #31
  4090a8:	f57f adf3 	bpl.w	408c92 <_svfprintf_r+0x6f6>
  4090ac:	2b30      	cmp	r3, #48	; 0x30
  4090ae:	f43f adf0 	beq.w	408c92 <_svfprintf_r+0x6f6>
  4090b2:	3902      	subs	r1, #2
  4090b4:	2330      	movs	r3, #48	; 0x30
  4090b6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4090ba:	eba9 0301 	sub.w	r3, r9, r1
  4090be:	930e      	str	r3, [sp, #56]	; 0x38
  4090c0:	460e      	mov	r6, r1
  4090c2:	f7ff bb7b 	b.w	4087bc <_svfprintf_r+0x220>
  4090c6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4090c8:	2900      	cmp	r1, #0
  4090ca:	f340 822e 	ble.w	40952a <_svfprintf_r+0xf8e>
  4090ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4090d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4090d2:	4293      	cmp	r3, r2
  4090d4:	bfa8      	it	ge
  4090d6:	4613      	movge	r3, r2
  4090d8:	2b00      	cmp	r3, #0
  4090da:	461f      	mov	r7, r3
  4090dc:	dd0d      	ble.n	4090fa <_svfprintf_r+0xb5e>
  4090de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4090e0:	f8c8 6000 	str.w	r6, [r8]
  4090e4:	3301      	adds	r3, #1
  4090e6:	443c      	add	r4, r7
  4090e8:	2b07      	cmp	r3, #7
  4090ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4090ec:	f8c8 7004 	str.w	r7, [r8, #4]
  4090f0:	9326      	str	r3, [sp, #152]	; 0x98
  4090f2:	f300 831f 	bgt.w	409734 <_svfprintf_r+0x1198>
  4090f6:	f108 0808 	add.w	r8, r8, #8
  4090fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4090fc:	2f00      	cmp	r7, #0
  4090fe:	bfa8      	it	ge
  409100:	1bdb      	subge	r3, r3, r7
  409102:	2b00      	cmp	r3, #0
  409104:	461f      	mov	r7, r3
  409106:	f340 80d6 	ble.w	4092b6 <_svfprintf_r+0xd1a>
  40910a:	2f10      	cmp	r7, #16
  40910c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40910e:	4d31      	ldr	r5, [pc, #196]	; (4091d4 <_svfprintf_r+0xc38>)
  409110:	f340 81ed 	ble.w	4094ee <_svfprintf_r+0xf52>
  409114:	4642      	mov	r2, r8
  409116:	4621      	mov	r1, r4
  409118:	46b0      	mov	r8, r6
  40911a:	f04f 0b10 	mov.w	fp, #16
  40911e:	462e      	mov	r6, r5
  409120:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409122:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409124:	e004      	b.n	409130 <_svfprintf_r+0xb94>
  409126:	3208      	adds	r2, #8
  409128:	3f10      	subs	r7, #16
  40912a:	2f10      	cmp	r7, #16
  40912c:	f340 81db 	ble.w	4094e6 <_svfprintf_r+0xf4a>
  409130:	3301      	adds	r3, #1
  409132:	3110      	adds	r1, #16
  409134:	2b07      	cmp	r3, #7
  409136:	9127      	str	r1, [sp, #156]	; 0x9c
  409138:	9326      	str	r3, [sp, #152]	; 0x98
  40913a:	e882 0840 	stmia.w	r2, {r6, fp}
  40913e:	ddf2      	ble.n	409126 <_svfprintf_r+0xb8a>
  409140:	aa25      	add	r2, sp, #148	; 0x94
  409142:	4629      	mov	r1, r5
  409144:	4620      	mov	r0, r4
  409146:	f003 fe4b 	bl	40cde0 <__ssprint_r>
  40914a:	2800      	cmp	r0, #0
  40914c:	f47f aaf8 	bne.w	408740 <_svfprintf_r+0x1a4>
  409150:	9927      	ldr	r1, [sp, #156]	; 0x9c
  409152:	9b26      	ldr	r3, [sp, #152]	; 0x98
  409154:	464a      	mov	r2, r9
  409156:	e7e7      	b.n	409128 <_svfprintf_r+0xb8c>
  409158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40915a:	930e      	str	r3, [sp, #56]	; 0x38
  40915c:	464e      	mov	r6, r9
  40915e:	f7ff bb2d 	b.w	4087bc <_svfprintf_r+0x220>
  409162:	2d00      	cmp	r5, #0
  409164:	bf08      	it	eq
  409166:	2c0a      	cmpeq	r4, #10
  409168:	f0c0 808f 	bcc.w	40928a <_svfprintf_r+0xcee>
  40916c:	464e      	mov	r6, r9
  40916e:	4620      	mov	r0, r4
  409170:	4629      	mov	r1, r5
  409172:	220a      	movs	r2, #10
  409174:	2300      	movs	r3, #0
  409176:	f7fe faa9 	bl	4076cc <__aeabi_uldivmod>
  40917a:	3230      	adds	r2, #48	; 0x30
  40917c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  409180:	4620      	mov	r0, r4
  409182:	4629      	mov	r1, r5
  409184:	2300      	movs	r3, #0
  409186:	220a      	movs	r2, #10
  409188:	f7fe faa0 	bl	4076cc <__aeabi_uldivmod>
  40918c:	4604      	mov	r4, r0
  40918e:	460d      	mov	r5, r1
  409190:	ea54 0305 	orrs.w	r3, r4, r5
  409194:	d1eb      	bne.n	40916e <_svfprintf_r+0xbd2>
  409196:	eba9 0306 	sub.w	r3, r9, r6
  40919a:	930e      	str	r3, [sp, #56]	; 0x38
  40919c:	f7ff bb0e 	b.w	4087bc <_svfprintf_r+0x220>
  4091a0:	aa25      	add	r2, sp, #148	; 0x94
  4091a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4091a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4091a6:	f003 fe1b 	bl	40cde0 <__ssprint_r>
  4091aa:	2800      	cmp	r0, #0
  4091ac:	f47f aac8 	bne.w	408740 <_svfprintf_r+0x1a4>
  4091b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4091b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4091b6:	46c8      	mov	r8, r9
  4091b8:	f7ff bb5e 	b.w	408878 <_svfprintf_r+0x2dc>
  4091bc:	1e5e      	subs	r6, r3, #1
  4091be:	2e00      	cmp	r6, #0
  4091c0:	f77f af0a 	ble.w	408fd8 <_svfprintf_r+0xa3c>
  4091c4:	2e10      	cmp	r6, #16
  4091c6:	4d03      	ldr	r5, [pc, #12]	; (4091d4 <_svfprintf_r+0xc38>)
  4091c8:	dd22      	ble.n	409210 <_svfprintf_r+0xc74>
  4091ca:	4622      	mov	r2, r4
  4091cc:	f04f 0b10 	mov.w	fp, #16
  4091d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4091d2:	e006      	b.n	4091e2 <_svfprintf_r+0xc46>
  4091d4:	0040de00 	.word	0x0040de00
  4091d8:	3e10      	subs	r6, #16
  4091da:	2e10      	cmp	r6, #16
  4091dc:	f108 0808 	add.w	r8, r8, #8
  4091e0:	dd15      	ble.n	40920e <_svfprintf_r+0xc72>
  4091e2:	3701      	adds	r7, #1
  4091e4:	3210      	adds	r2, #16
  4091e6:	2f07      	cmp	r7, #7
  4091e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4091ea:	9726      	str	r7, [sp, #152]	; 0x98
  4091ec:	e888 0820 	stmia.w	r8, {r5, fp}
  4091f0:	ddf2      	ble.n	4091d8 <_svfprintf_r+0xc3c>
  4091f2:	aa25      	add	r2, sp, #148	; 0x94
  4091f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4091f6:	4620      	mov	r0, r4
  4091f8:	f003 fdf2 	bl	40cde0 <__ssprint_r>
  4091fc:	2800      	cmp	r0, #0
  4091fe:	f47f aa9f 	bne.w	408740 <_svfprintf_r+0x1a4>
  409202:	3e10      	subs	r6, #16
  409204:	2e10      	cmp	r6, #16
  409206:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  409208:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40920a:	46c8      	mov	r8, r9
  40920c:	dce9      	bgt.n	4091e2 <_svfprintf_r+0xc46>
  40920e:	4614      	mov	r4, r2
  409210:	3701      	adds	r7, #1
  409212:	4434      	add	r4, r6
  409214:	2f07      	cmp	r7, #7
  409216:	9427      	str	r4, [sp, #156]	; 0x9c
  409218:	9726      	str	r7, [sp, #152]	; 0x98
  40921a:	e888 0060 	stmia.w	r8, {r5, r6}
  40921e:	f77f aed9 	ble.w	408fd4 <_svfprintf_r+0xa38>
  409222:	aa25      	add	r2, sp, #148	; 0x94
  409224:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409226:	980c      	ldr	r0, [sp, #48]	; 0x30
  409228:	f003 fdda 	bl	40cde0 <__ssprint_r>
  40922c:	2800      	cmp	r0, #0
  40922e:	f47f aa87 	bne.w	408740 <_svfprintf_r+0x1a4>
  409232:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409234:	9f26      	ldr	r7, [sp, #152]	; 0x98
  409236:	46c8      	mov	r8, r9
  409238:	e6ce      	b.n	408fd8 <_svfprintf_r+0xa3c>
  40923a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40923c:	6814      	ldr	r4, [r2, #0]
  40923e:	4613      	mov	r3, r2
  409240:	3304      	adds	r3, #4
  409242:	17e5      	asrs	r5, r4, #31
  409244:	930f      	str	r3, [sp, #60]	; 0x3c
  409246:	4622      	mov	r2, r4
  409248:	462b      	mov	r3, r5
  40924a:	e4fa      	b.n	408c42 <_svfprintf_r+0x6a6>
  40924c:	3204      	adds	r2, #4
  40924e:	681c      	ldr	r4, [r3, #0]
  409250:	920f      	str	r2, [sp, #60]	; 0x3c
  409252:	2301      	movs	r3, #1
  409254:	2500      	movs	r5, #0
  409256:	f7ff ba94 	b.w	408782 <_svfprintf_r+0x1e6>
  40925a:	681c      	ldr	r4, [r3, #0]
  40925c:	3304      	adds	r3, #4
  40925e:	930f      	str	r3, [sp, #60]	; 0x3c
  409260:	2500      	movs	r5, #0
  409262:	e421      	b.n	408aa8 <_svfprintf_r+0x50c>
  409264:	990f      	ldr	r1, [sp, #60]	; 0x3c
  409266:	460a      	mov	r2, r1
  409268:	3204      	adds	r2, #4
  40926a:	680c      	ldr	r4, [r1, #0]
  40926c:	920f      	str	r2, [sp, #60]	; 0x3c
  40926e:	2500      	movs	r5, #0
  409270:	f7ff ba87 	b.w	408782 <_svfprintf_r+0x1e6>
  409274:	4614      	mov	r4, r2
  409276:	3301      	adds	r3, #1
  409278:	4434      	add	r4, r6
  40927a:	2b07      	cmp	r3, #7
  40927c:	9427      	str	r4, [sp, #156]	; 0x9c
  40927e:	9326      	str	r3, [sp, #152]	; 0x98
  409280:	e888 0060 	stmia.w	r8, {r5, r6}
  409284:	f77f ab68 	ble.w	408958 <_svfprintf_r+0x3bc>
  409288:	e6b3      	b.n	408ff2 <_svfprintf_r+0xa56>
  40928a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40928e:	f8cd b01c 	str.w	fp, [sp, #28]
  409292:	ae42      	add	r6, sp, #264	; 0x108
  409294:	3430      	adds	r4, #48	; 0x30
  409296:	2301      	movs	r3, #1
  409298:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40929c:	930e      	str	r3, [sp, #56]	; 0x38
  40929e:	f7ff ba8d 	b.w	4087bc <_svfprintf_r+0x220>
  4092a2:	aa25      	add	r2, sp, #148	; 0x94
  4092a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4092a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4092a8:	f003 fd9a 	bl	40cde0 <__ssprint_r>
  4092ac:	2800      	cmp	r0, #0
  4092ae:	f47f aa47 	bne.w	408740 <_svfprintf_r+0x1a4>
  4092b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4092b4:	46c8      	mov	r8, r9
  4092b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4092b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4092ba:	429a      	cmp	r2, r3
  4092bc:	db44      	blt.n	409348 <_svfprintf_r+0xdac>
  4092be:	9b07      	ldr	r3, [sp, #28]
  4092c0:	07d9      	lsls	r1, r3, #31
  4092c2:	d441      	bmi.n	409348 <_svfprintf_r+0xdac>
  4092c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4092c6:	9812      	ldr	r0, [sp, #72]	; 0x48
  4092c8:	1a9a      	subs	r2, r3, r2
  4092ca:	1a1d      	subs	r5, r3, r0
  4092cc:	4295      	cmp	r5, r2
  4092ce:	bfa8      	it	ge
  4092d0:	4615      	movge	r5, r2
  4092d2:	2d00      	cmp	r5, #0
  4092d4:	dd0e      	ble.n	4092f4 <_svfprintf_r+0xd58>
  4092d6:	9926      	ldr	r1, [sp, #152]	; 0x98
  4092d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4092dc:	3101      	adds	r1, #1
  4092de:	4406      	add	r6, r0
  4092e0:	442c      	add	r4, r5
  4092e2:	2907      	cmp	r1, #7
  4092e4:	f8c8 6000 	str.w	r6, [r8]
  4092e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4092ea:	9126      	str	r1, [sp, #152]	; 0x98
  4092ec:	f300 823b 	bgt.w	409766 <_svfprintf_r+0x11ca>
  4092f0:	f108 0808 	add.w	r8, r8, #8
  4092f4:	2d00      	cmp	r5, #0
  4092f6:	bfac      	ite	ge
  4092f8:	1b56      	subge	r6, r2, r5
  4092fa:	4616      	movlt	r6, r2
  4092fc:	2e00      	cmp	r6, #0
  4092fe:	f77f ab2d 	ble.w	40895c <_svfprintf_r+0x3c0>
  409302:	2e10      	cmp	r6, #16
  409304:	9b26      	ldr	r3, [sp, #152]	; 0x98
  409306:	4db0      	ldr	r5, [pc, #704]	; (4095c8 <_svfprintf_r+0x102c>)
  409308:	ddb5      	ble.n	409276 <_svfprintf_r+0xcda>
  40930a:	4622      	mov	r2, r4
  40930c:	2710      	movs	r7, #16
  40930e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  409312:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  409314:	e004      	b.n	409320 <_svfprintf_r+0xd84>
  409316:	f108 0808 	add.w	r8, r8, #8
  40931a:	3e10      	subs	r6, #16
  40931c:	2e10      	cmp	r6, #16
  40931e:	dda9      	ble.n	409274 <_svfprintf_r+0xcd8>
  409320:	3301      	adds	r3, #1
  409322:	3210      	adds	r2, #16
  409324:	2b07      	cmp	r3, #7
  409326:	9227      	str	r2, [sp, #156]	; 0x9c
  409328:	9326      	str	r3, [sp, #152]	; 0x98
  40932a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40932e:	ddf2      	ble.n	409316 <_svfprintf_r+0xd7a>
  409330:	aa25      	add	r2, sp, #148	; 0x94
  409332:	4621      	mov	r1, r4
  409334:	4658      	mov	r0, fp
  409336:	f003 fd53 	bl	40cde0 <__ssprint_r>
  40933a:	2800      	cmp	r0, #0
  40933c:	f47f aa00 	bne.w	408740 <_svfprintf_r+0x1a4>
  409340:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  409342:	9b26      	ldr	r3, [sp, #152]	; 0x98
  409344:	46c8      	mov	r8, r9
  409346:	e7e8      	b.n	40931a <_svfprintf_r+0xd7e>
  409348:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40934a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40934c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40934e:	f8c8 1000 	str.w	r1, [r8]
  409352:	3301      	adds	r3, #1
  409354:	4404      	add	r4, r0
  409356:	2b07      	cmp	r3, #7
  409358:	9427      	str	r4, [sp, #156]	; 0x9c
  40935a:	f8c8 0004 	str.w	r0, [r8, #4]
  40935e:	9326      	str	r3, [sp, #152]	; 0x98
  409360:	f300 81f5 	bgt.w	40974e <_svfprintf_r+0x11b2>
  409364:	f108 0808 	add.w	r8, r8, #8
  409368:	e7ac      	b.n	4092c4 <_svfprintf_r+0xd28>
  40936a:	9b07      	ldr	r3, [sp, #28]
  40936c:	07da      	lsls	r2, r3, #31
  40936e:	f53f adfe 	bmi.w	408f6e <_svfprintf_r+0x9d2>
  409372:	3701      	adds	r7, #1
  409374:	3401      	adds	r4, #1
  409376:	2301      	movs	r3, #1
  409378:	2f07      	cmp	r7, #7
  40937a:	9427      	str	r4, [sp, #156]	; 0x9c
  40937c:	9726      	str	r7, [sp, #152]	; 0x98
  40937e:	f8c8 6000 	str.w	r6, [r8]
  409382:	f8c8 3004 	str.w	r3, [r8, #4]
  409386:	f77f ae25 	ble.w	408fd4 <_svfprintf_r+0xa38>
  40938a:	e74a      	b.n	409222 <_svfprintf_r+0xc86>
  40938c:	aa25      	add	r2, sp, #148	; 0x94
  40938e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409390:	980c      	ldr	r0, [sp, #48]	; 0x30
  409392:	f003 fd25 	bl	40cde0 <__ssprint_r>
  409396:	2800      	cmp	r0, #0
  409398:	f47f a9d2 	bne.w	408740 <_svfprintf_r+0x1a4>
  40939c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40939e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4093a0:	46c8      	mov	r8, r9
  4093a2:	e5f2      	b.n	408f8a <_svfprintf_r+0x9ee>
  4093a4:	aa25      	add	r2, sp, #148	; 0x94
  4093a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4093a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4093aa:	f003 fd19 	bl	40cde0 <__ssprint_r>
  4093ae:	2800      	cmp	r0, #0
  4093b0:	f47f a9c6 	bne.w	408740 <_svfprintf_r+0x1a4>
  4093b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4093b6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4093b8:	46c8      	mov	r8, r9
  4093ba:	e5f5      	b.n	408fa8 <_svfprintf_r+0xa0c>
  4093bc:	464e      	mov	r6, r9
  4093be:	f7ff b9fd 	b.w	4087bc <_svfprintf_r+0x220>
  4093c2:	aa25      	add	r2, sp, #148	; 0x94
  4093c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4093c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4093c8:	f003 fd0a 	bl	40cde0 <__ssprint_r>
  4093cc:	2800      	cmp	r0, #0
  4093ce:	f47f a9b7 	bne.w	408740 <_svfprintf_r+0x1a4>
  4093d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4093d4:	46c8      	mov	r8, r9
  4093d6:	f7ff ba72 	b.w	4088be <_svfprintf_r+0x322>
  4093da:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4093dc:	4622      	mov	r2, r4
  4093de:	4620      	mov	r0, r4
  4093e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4093e2:	4623      	mov	r3, r4
  4093e4:	4621      	mov	r1, r4
  4093e6:	f004 fbc9 	bl	40db7c <__aeabi_dcmpun>
  4093ea:	2800      	cmp	r0, #0
  4093ec:	f040 8286 	bne.w	4098fc <_svfprintf_r+0x1360>
  4093f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4093f2:	3301      	adds	r3, #1
  4093f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4093f6:	f023 0320 	bic.w	r3, r3, #32
  4093fa:	930e      	str	r3, [sp, #56]	; 0x38
  4093fc:	f000 81e2 	beq.w	4097c4 <_svfprintf_r+0x1228>
  409400:	2b47      	cmp	r3, #71	; 0x47
  409402:	f000 811e 	beq.w	409642 <_svfprintf_r+0x10a6>
  409406:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40940a:	9307      	str	r3, [sp, #28]
  40940c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40940e:	1e1f      	subs	r7, r3, #0
  409410:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409412:	9308      	str	r3, [sp, #32]
  409414:	bfbb      	ittet	lt
  409416:	463b      	movlt	r3, r7
  409418:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40941c:	2300      	movge	r3, #0
  40941e:	232d      	movlt	r3, #45	; 0x2d
  409420:	9310      	str	r3, [sp, #64]	; 0x40
  409422:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409424:	2b66      	cmp	r3, #102	; 0x66
  409426:	f000 81bb 	beq.w	4097a0 <_svfprintf_r+0x1204>
  40942a:	2b46      	cmp	r3, #70	; 0x46
  40942c:	f000 80df 	beq.w	4095ee <_svfprintf_r+0x1052>
  409430:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409432:	9a08      	ldr	r2, [sp, #32]
  409434:	2b45      	cmp	r3, #69	; 0x45
  409436:	bf0c      	ite	eq
  409438:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40943a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40943c:	a823      	add	r0, sp, #140	; 0x8c
  40943e:	a920      	add	r1, sp, #128	; 0x80
  409440:	bf08      	it	eq
  409442:	1c5d      	addeq	r5, r3, #1
  409444:	9004      	str	r0, [sp, #16]
  409446:	9103      	str	r1, [sp, #12]
  409448:	a81f      	add	r0, sp, #124	; 0x7c
  40944a:	2102      	movs	r1, #2
  40944c:	463b      	mov	r3, r7
  40944e:	9002      	str	r0, [sp, #8]
  409450:	9501      	str	r5, [sp, #4]
  409452:	9100      	str	r1, [sp, #0]
  409454:	980c      	ldr	r0, [sp, #48]	; 0x30
  409456:	f001 faa3 	bl	40a9a0 <_dtoa_r>
  40945a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40945c:	2b67      	cmp	r3, #103	; 0x67
  40945e:	4606      	mov	r6, r0
  409460:	f040 81e0 	bne.w	409824 <_svfprintf_r+0x1288>
  409464:	f01b 0f01 	tst.w	fp, #1
  409468:	f000 8246 	beq.w	4098f8 <_svfprintf_r+0x135c>
  40946c:	1974      	adds	r4, r6, r5
  40946e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  409470:	9808      	ldr	r0, [sp, #32]
  409472:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  409474:	4639      	mov	r1, r7
  409476:	f004 fb4f 	bl	40db18 <__aeabi_dcmpeq>
  40947a:	2800      	cmp	r0, #0
  40947c:	f040 8165 	bne.w	40974a <_svfprintf_r+0x11ae>
  409480:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  409482:	42a3      	cmp	r3, r4
  409484:	d206      	bcs.n	409494 <_svfprintf_r+0xef8>
  409486:	2130      	movs	r1, #48	; 0x30
  409488:	1c5a      	adds	r2, r3, #1
  40948a:	9223      	str	r2, [sp, #140]	; 0x8c
  40948c:	7019      	strb	r1, [r3, #0]
  40948e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  409490:	429c      	cmp	r4, r3
  409492:	d8f9      	bhi.n	409488 <_svfprintf_r+0xeec>
  409494:	1b9b      	subs	r3, r3, r6
  409496:	9313      	str	r3, [sp, #76]	; 0x4c
  409498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40949a:	2b47      	cmp	r3, #71	; 0x47
  40949c:	f000 80e9 	beq.w	409672 <_svfprintf_r+0x10d6>
  4094a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4094a2:	2b65      	cmp	r3, #101	; 0x65
  4094a4:	f340 81cd 	ble.w	409842 <_svfprintf_r+0x12a6>
  4094a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4094aa:	2b66      	cmp	r3, #102	; 0x66
  4094ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4094ae:	9312      	str	r3, [sp, #72]	; 0x48
  4094b0:	f000 819e 	beq.w	4097f0 <_svfprintf_r+0x1254>
  4094b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4094b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4094b8:	4619      	mov	r1, r3
  4094ba:	4291      	cmp	r1, r2
  4094bc:	f300 818a 	bgt.w	4097d4 <_svfprintf_r+0x1238>
  4094c0:	f01b 0f01 	tst.w	fp, #1
  4094c4:	f040 8213 	bne.w	4098ee <_svfprintf_r+0x1352>
  4094c8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4094cc:	9308      	str	r3, [sp, #32]
  4094ce:	2367      	movs	r3, #103	; 0x67
  4094d0:	920e      	str	r2, [sp, #56]	; 0x38
  4094d2:	9311      	str	r3, [sp, #68]	; 0x44
  4094d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4094d6:	2b00      	cmp	r3, #0
  4094d8:	f040 80c4 	bne.w	409664 <_svfprintf_r+0x10c8>
  4094dc:	930a      	str	r3, [sp, #40]	; 0x28
  4094de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4094e2:	f7ff b973 	b.w	4087cc <_svfprintf_r+0x230>
  4094e6:	4635      	mov	r5, r6
  4094e8:	460c      	mov	r4, r1
  4094ea:	4646      	mov	r6, r8
  4094ec:	4690      	mov	r8, r2
  4094ee:	3301      	adds	r3, #1
  4094f0:	443c      	add	r4, r7
  4094f2:	2b07      	cmp	r3, #7
  4094f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4094f6:	9326      	str	r3, [sp, #152]	; 0x98
  4094f8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4094fc:	f73f aed1 	bgt.w	4092a2 <_svfprintf_r+0xd06>
  409500:	f108 0808 	add.w	r8, r8, #8
  409504:	e6d7      	b.n	4092b6 <_svfprintf_r+0xd1a>
  409506:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  409508:	6813      	ldr	r3, [r2, #0]
  40950a:	3204      	adds	r2, #4
  40950c:	920f      	str	r2, [sp, #60]	; 0x3c
  40950e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  409510:	601a      	str	r2, [r3, #0]
  409512:	f7ff b86a 	b.w	4085ea <_svfprintf_r+0x4e>
  409516:	aa25      	add	r2, sp, #148	; 0x94
  409518:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40951a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40951c:	f003 fc60 	bl	40cde0 <__ssprint_r>
  409520:	2800      	cmp	r0, #0
  409522:	f47f a90d 	bne.w	408740 <_svfprintf_r+0x1a4>
  409526:	46c8      	mov	r8, r9
  409528:	e48d      	b.n	408e46 <_svfprintf_r+0x8aa>
  40952a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40952c:	4a27      	ldr	r2, [pc, #156]	; (4095cc <_svfprintf_r+0x1030>)
  40952e:	f8c8 2000 	str.w	r2, [r8]
  409532:	3301      	adds	r3, #1
  409534:	3401      	adds	r4, #1
  409536:	2201      	movs	r2, #1
  409538:	2b07      	cmp	r3, #7
  40953a:	9427      	str	r4, [sp, #156]	; 0x9c
  40953c:	9326      	str	r3, [sp, #152]	; 0x98
  40953e:	f8c8 2004 	str.w	r2, [r8, #4]
  409542:	dc72      	bgt.n	40962a <_svfprintf_r+0x108e>
  409544:	f108 0808 	add.w	r8, r8, #8
  409548:	b929      	cbnz	r1, 409556 <_svfprintf_r+0xfba>
  40954a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40954c:	b91b      	cbnz	r3, 409556 <_svfprintf_r+0xfba>
  40954e:	9b07      	ldr	r3, [sp, #28]
  409550:	07d8      	lsls	r0, r3, #31
  409552:	f57f aa03 	bpl.w	40895c <_svfprintf_r+0x3c0>
  409556:	9b26      	ldr	r3, [sp, #152]	; 0x98
  409558:	9819      	ldr	r0, [sp, #100]	; 0x64
  40955a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40955c:	f8c8 2000 	str.w	r2, [r8]
  409560:	3301      	adds	r3, #1
  409562:	4602      	mov	r2, r0
  409564:	4422      	add	r2, r4
  409566:	2b07      	cmp	r3, #7
  409568:	9227      	str	r2, [sp, #156]	; 0x9c
  40956a:	f8c8 0004 	str.w	r0, [r8, #4]
  40956e:	9326      	str	r3, [sp, #152]	; 0x98
  409570:	f300 818d 	bgt.w	40988e <_svfprintf_r+0x12f2>
  409574:	f108 0808 	add.w	r8, r8, #8
  409578:	2900      	cmp	r1, #0
  40957a:	f2c0 8165 	blt.w	409848 <_svfprintf_r+0x12ac>
  40957e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  409580:	f8c8 6000 	str.w	r6, [r8]
  409584:	3301      	adds	r3, #1
  409586:	188c      	adds	r4, r1, r2
  409588:	2b07      	cmp	r3, #7
  40958a:	9427      	str	r4, [sp, #156]	; 0x9c
  40958c:	9326      	str	r3, [sp, #152]	; 0x98
  40958e:	f8c8 1004 	str.w	r1, [r8, #4]
  409592:	f77f a9e1 	ble.w	408958 <_svfprintf_r+0x3bc>
  409596:	e52c      	b.n	408ff2 <_svfprintf_r+0xa56>
  409598:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40959a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40959c:	6813      	ldr	r3, [r2, #0]
  40959e:	17cd      	asrs	r5, r1, #31
  4095a0:	4608      	mov	r0, r1
  4095a2:	3204      	adds	r2, #4
  4095a4:	4629      	mov	r1, r5
  4095a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4095a8:	e9c3 0100 	strd	r0, r1, [r3]
  4095ac:	f7ff b81d 	b.w	4085ea <_svfprintf_r+0x4e>
  4095b0:	aa25      	add	r2, sp, #148	; 0x94
  4095b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4095b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4095b6:	f003 fc13 	bl	40cde0 <__ssprint_r>
  4095ba:	2800      	cmp	r0, #0
  4095bc:	f47f a8c0 	bne.w	408740 <_svfprintf_r+0x1a4>
  4095c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4095c2:	46c8      	mov	r8, r9
  4095c4:	e458      	b.n	408e78 <_svfprintf_r+0x8dc>
  4095c6:	bf00      	nop
  4095c8:	0040de00 	.word	0x0040de00
  4095cc:	0040ddec 	.word	0x0040ddec
  4095d0:	2140      	movs	r1, #64	; 0x40
  4095d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4095d4:	f7fe fa46 	bl	407a64 <_malloc_r>
  4095d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4095da:	6010      	str	r0, [r2, #0]
  4095dc:	6110      	str	r0, [r2, #16]
  4095de:	2800      	cmp	r0, #0
  4095e0:	f000 81f2 	beq.w	4099c8 <_svfprintf_r+0x142c>
  4095e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4095e6:	2340      	movs	r3, #64	; 0x40
  4095e8:	6153      	str	r3, [r2, #20]
  4095ea:	f7fe bfee 	b.w	4085ca <_svfprintf_r+0x2e>
  4095ee:	a823      	add	r0, sp, #140	; 0x8c
  4095f0:	a920      	add	r1, sp, #128	; 0x80
  4095f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4095f4:	9004      	str	r0, [sp, #16]
  4095f6:	9103      	str	r1, [sp, #12]
  4095f8:	a81f      	add	r0, sp, #124	; 0x7c
  4095fa:	2103      	movs	r1, #3
  4095fc:	9002      	str	r0, [sp, #8]
  4095fe:	9a08      	ldr	r2, [sp, #32]
  409600:	9401      	str	r4, [sp, #4]
  409602:	463b      	mov	r3, r7
  409604:	9100      	str	r1, [sp, #0]
  409606:	980c      	ldr	r0, [sp, #48]	; 0x30
  409608:	f001 f9ca 	bl	40a9a0 <_dtoa_r>
  40960c:	4625      	mov	r5, r4
  40960e:	4606      	mov	r6, r0
  409610:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409612:	2b46      	cmp	r3, #70	; 0x46
  409614:	eb06 0405 	add.w	r4, r6, r5
  409618:	f47f af29 	bne.w	40946e <_svfprintf_r+0xed2>
  40961c:	7833      	ldrb	r3, [r6, #0]
  40961e:	2b30      	cmp	r3, #48	; 0x30
  409620:	f000 8178 	beq.w	409914 <_svfprintf_r+0x1378>
  409624:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  409626:	442c      	add	r4, r5
  409628:	e721      	b.n	40946e <_svfprintf_r+0xed2>
  40962a:	aa25      	add	r2, sp, #148	; 0x94
  40962c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40962e:	980c      	ldr	r0, [sp, #48]	; 0x30
  409630:	f003 fbd6 	bl	40cde0 <__ssprint_r>
  409634:	2800      	cmp	r0, #0
  409636:	f47f a883 	bne.w	408740 <_svfprintf_r+0x1a4>
  40963a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40963c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40963e:	46c8      	mov	r8, r9
  409640:	e782      	b.n	409548 <_svfprintf_r+0xfac>
  409642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409644:	2b00      	cmp	r3, #0
  409646:	bf08      	it	eq
  409648:	2301      	moveq	r3, #1
  40964a:	930a      	str	r3, [sp, #40]	; 0x28
  40964c:	e6db      	b.n	409406 <_svfprintf_r+0xe6a>
  40964e:	4630      	mov	r0, r6
  409650:	940a      	str	r4, [sp, #40]	; 0x28
  409652:	f7fe ff35 	bl	4084c0 <strlen>
  409656:	950f      	str	r5, [sp, #60]	; 0x3c
  409658:	900e      	str	r0, [sp, #56]	; 0x38
  40965a:	f8cd b01c 	str.w	fp, [sp, #28]
  40965e:	4603      	mov	r3, r0
  409660:	f7ff b9f9 	b.w	408a56 <_svfprintf_r+0x4ba>
  409664:	272d      	movs	r7, #45	; 0x2d
  409666:	2300      	movs	r3, #0
  409668:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40966c:	930a      	str	r3, [sp, #40]	; 0x28
  40966e:	f7ff b8ae 	b.w	4087ce <_svfprintf_r+0x232>
  409672:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  409674:	9312      	str	r3, [sp, #72]	; 0x48
  409676:	461a      	mov	r2, r3
  409678:	3303      	adds	r3, #3
  40967a:	db04      	blt.n	409686 <_svfprintf_r+0x10ea>
  40967c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40967e:	4619      	mov	r1, r3
  409680:	4291      	cmp	r1, r2
  409682:	f6bf af17 	bge.w	4094b4 <_svfprintf_r+0xf18>
  409686:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409688:	3b02      	subs	r3, #2
  40968a:	9311      	str	r3, [sp, #68]	; 0x44
  40968c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  409690:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  409694:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409696:	3b01      	subs	r3, #1
  409698:	2b00      	cmp	r3, #0
  40969a:	931f      	str	r3, [sp, #124]	; 0x7c
  40969c:	bfbd      	ittte	lt
  40969e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4096a0:	f1c3 0301 	rsblt	r3, r3, #1
  4096a4:	222d      	movlt	r2, #45	; 0x2d
  4096a6:	222b      	movge	r2, #43	; 0x2b
  4096a8:	2b09      	cmp	r3, #9
  4096aa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4096ae:	f340 8116 	ble.w	4098de <_svfprintf_r+0x1342>
  4096b2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4096b6:	4620      	mov	r0, r4
  4096b8:	4dab      	ldr	r5, [pc, #684]	; (409968 <_svfprintf_r+0x13cc>)
  4096ba:	e000      	b.n	4096be <_svfprintf_r+0x1122>
  4096bc:	4610      	mov	r0, r2
  4096be:	fb85 1203 	smull	r1, r2, r5, r3
  4096c2:	17d9      	asrs	r1, r3, #31
  4096c4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4096c8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4096cc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4096d0:	3230      	adds	r2, #48	; 0x30
  4096d2:	2909      	cmp	r1, #9
  4096d4:	f800 2c01 	strb.w	r2, [r0, #-1]
  4096d8:	460b      	mov	r3, r1
  4096da:	f100 32ff 	add.w	r2, r0, #4294967295
  4096de:	dced      	bgt.n	4096bc <_svfprintf_r+0x1120>
  4096e0:	3330      	adds	r3, #48	; 0x30
  4096e2:	3802      	subs	r0, #2
  4096e4:	b2d9      	uxtb	r1, r3
  4096e6:	4284      	cmp	r4, r0
  4096e8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4096ec:	f240 8165 	bls.w	4099ba <_svfprintf_r+0x141e>
  4096f0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4096f4:	4613      	mov	r3, r2
  4096f6:	e001      	b.n	4096fc <_svfprintf_r+0x1160>
  4096f8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4096fc:	f800 1b01 	strb.w	r1, [r0], #1
  409700:	42a3      	cmp	r3, r4
  409702:	d1f9      	bne.n	4096f8 <_svfprintf_r+0x115c>
  409704:	3301      	adds	r3, #1
  409706:	1a9b      	subs	r3, r3, r2
  409708:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40970c:	4413      	add	r3, r2
  40970e:	aa21      	add	r2, sp, #132	; 0x84
  409710:	1a9b      	subs	r3, r3, r2
  409712:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  409714:	931b      	str	r3, [sp, #108]	; 0x6c
  409716:	2a01      	cmp	r2, #1
  409718:	4413      	add	r3, r2
  40971a:	930e      	str	r3, [sp, #56]	; 0x38
  40971c:	f340 8119 	ble.w	409952 <_svfprintf_r+0x13b6>
  409720:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409722:	9a19      	ldr	r2, [sp, #100]	; 0x64
  409724:	4413      	add	r3, r2
  409726:	930e      	str	r3, [sp, #56]	; 0x38
  409728:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40972c:	9308      	str	r3, [sp, #32]
  40972e:	2300      	movs	r3, #0
  409730:	9312      	str	r3, [sp, #72]	; 0x48
  409732:	e6cf      	b.n	4094d4 <_svfprintf_r+0xf38>
  409734:	aa25      	add	r2, sp, #148	; 0x94
  409736:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409738:	980c      	ldr	r0, [sp, #48]	; 0x30
  40973a:	f003 fb51 	bl	40cde0 <__ssprint_r>
  40973e:	2800      	cmp	r0, #0
  409740:	f47e affe 	bne.w	408740 <_svfprintf_r+0x1a4>
  409744:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409746:	46c8      	mov	r8, r9
  409748:	e4d7      	b.n	4090fa <_svfprintf_r+0xb5e>
  40974a:	4623      	mov	r3, r4
  40974c:	e6a2      	b.n	409494 <_svfprintf_r+0xef8>
  40974e:	aa25      	add	r2, sp, #148	; 0x94
  409750:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409752:	980c      	ldr	r0, [sp, #48]	; 0x30
  409754:	f003 fb44 	bl	40cde0 <__ssprint_r>
  409758:	2800      	cmp	r0, #0
  40975a:	f47e aff1 	bne.w	408740 <_svfprintf_r+0x1a4>
  40975e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  409760:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  409762:	46c8      	mov	r8, r9
  409764:	e5ae      	b.n	4092c4 <_svfprintf_r+0xd28>
  409766:	aa25      	add	r2, sp, #148	; 0x94
  409768:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40976a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40976c:	f003 fb38 	bl	40cde0 <__ssprint_r>
  409770:	2800      	cmp	r0, #0
  409772:	f47e afe5 	bne.w	408740 <_svfprintf_r+0x1a4>
  409776:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  409778:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40977a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40977c:	1a9a      	subs	r2, r3, r2
  40977e:	46c8      	mov	r8, r9
  409780:	e5b8      	b.n	4092f4 <_svfprintf_r+0xd58>
  409782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409784:	9612      	str	r6, [sp, #72]	; 0x48
  409786:	2b06      	cmp	r3, #6
  409788:	bf28      	it	cs
  40978a:	2306      	movcs	r3, #6
  40978c:	960a      	str	r6, [sp, #40]	; 0x28
  40978e:	4637      	mov	r7, r6
  409790:	9308      	str	r3, [sp, #32]
  409792:	950f      	str	r5, [sp, #60]	; 0x3c
  409794:	f8cd b01c 	str.w	fp, [sp, #28]
  409798:	930e      	str	r3, [sp, #56]	; 0x38
  40979a:	4e74      	ldr	r6, [pc, #464]	; (40996c <_svfprintf_r+0x13d0>)
  40979c:	f7ff b816 	b.w	4087cc <_svfprintf_r+0x230>
  4097a0:	a823      	add	r0, sp, #140	; 0x8c
  4097a2:	a920      	add	r1, sp, #128	; 0x80
  4097a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4097a6:	9004      	str	r0, [sp, #16]
  4097a8:	9103      	str	r1, [sp, #12]
  4097aa:	a81f      	add	r0, sp, #124	; 0x7c
  4097ac:	2103      	movs	r1, #3
  4097ae:	9002      	str	r0, [sp, #8]
  4097b0:	9a08      	ldr	r2, [sp, #32]
  4097b2:	9501      	str	r5, [sp, #4]
  4097b4:	463b      	mov	r3, r7
  4097b6:	9100      	str	r1, [sp, #0]
  4097b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4097ba:	f001 f8f1 	bl	40a9a0 <_dtoa_r>
  4097be:	4606      	mov	r6, r0
  4097c0:	1944      	adds	r4, r0, r5
  4097c2:	e72b      	b.n	40961c <_svfprintf_r+0x1080>
  4097c4:	2306      	movs	r3, #6
  4097c6:	930a      	str	r3, [sp, #40]	; 0x28
  4097c8:	e61d      	b.n	409406 <_svfprintf_r+0xe6a>
  4097ca:	272d      	movs	r7, #45	; 0x2d
  4097cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4097d0:	f7ff bacd 	b.w	408d6e <_svfprintf_r+0x7d2>
  4097d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4097d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4097d8:	4413      	add	r3, r2
  4097da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4097dc:	930e      	str	r3, [sp, #56]	; 0x38
  4097de:	2a00      	cmp	r2, #0
  4097e0:	f340 80b0 	ble.w	409944 <_svfprintf_r+0x13a8>
  4097e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4097e8:	9308      	str	r3, [sp, #32]
  4097ea:	2367      	movs	r3, #103	; 0x67
  4097ec:	9311      	str	r3, [sp, #68]	; 0x44
  4097ee:	e671      	b.n	4094d4 <_svfprintf_r+0xf38>
  4097f0:	2b00      	cmp	r3, #0
  4097f2:	f340 80c3 	ble.w	40997c <_svfprintf_r+0x13e0>
  4097f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4097f8:	2a00      	cmp	r2, #0
  4097fa:	f040 8099 	bne.w	409930 <_svfprintf_r+0x1394>
  4097fe:	f01b 0f01 	tst.w	fp, #1
  409802:	f040 8095 	bne.w	409930 <_svfprintf_r+0x1394>
  409806:	9308      	str	r3, [sp, #32]
  409808:	930e      	str	r3, [sp, #56]	; 0x38
  40980a:	e663      	b.n	4094d4 <_svfprintf_r+0xf38>
  40980c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40980e:	9308      	str	r3, [sp, #32]
  409810:	930e      	str	r3, [sp, #56]	; 0x38
  409812:	900a      	str	r0, [sp, #40]	; 0x28
  409814:	950f      	str	r5, [sp, #60]	; 0x3c
  409816:	f8cd b01c 	str.w	fp, [sp, #28]
  40981a:	9012      	str	r0, [sp, #72]	; 0x48
  40981c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  409820:	f7fe bfd4 	b.w	4087cc <_svfprintf_r+0x230>
  409824:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409826:	2b47      	cmp	r3, #71	; 0x47
  409828:	f47f ae20 	bne.w	40946c <_svfprintf_r+0xed0>
  40982c:	f01b 0f01 	tst.w	fp, #1
  409830:	f47f aeee 	bne.w	409610 <_svfprintf_r+0x1074>
  409834:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  409836:	1b9b      	subs	r3, r3, r6
  409838:	9313      	str	r3, [sp, #76]	; 0x4c
  40983a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40983c:	2b47      	cmp	r3, #71	; 0x47
  40983e:	f43f af18 	beq.w	409672 <_svfprintf_r+0x10d6>
  409842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  409844:	9312      	str	r3, [sp, #72]	; 0x48
  409846:	e721      	b.n	40968c <_svfprintf_r+0x10f0>
  409848:	424f      	negs	r7, r1
  40984a:	3110      	adds	r1, #16
  40984c:	4d48      	ldr	r5, [pc, #288]	; (409970 <_svfprintf_r+0x13d4>)
  40984e:	da2f      	bge.n	4098b0 <_svfprintf_r+0x1314>
  409850:	2410      	movs	r4, #16
  409852:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  409856:	e004      	b.n	409862 <_svfprintf_r+0x12c6>
  409858:	f108 0808 	add.w	r8, r8, #8
  40985c:	3f10      	subs	r7, #16
  40985e:	2f10      	cmp	r7, #16
  409860:	dd26      	ble.n	4098b0 <_svfprintf_r+0x1314>
  409862:	3301      	adds	r3, #1
  409864:	3210      	adds	r2, #16
  409866:	2b07      	cmp	r3, #7
  409868:	9227      	str	r2, [sp, #156]	; 0x9c
  40986a:	9326      	str	r3, [sp, #152]	; 0x98
  40986c:	f8c8 5000 	str.w	r5, [r8]
  409870:	f8c8 4004 	str.w	r4, [r8, #4]
  409874:	ddf0      	ble.n	409858 <_svfprintf_r+0x12bc>
  409876:	aa25      	add	r2, sp, #148	; 0x94
  409878:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40987a:	4658      	mov	r0, fp
  40987c:	f003 fab0 	bl	40cde0 <__ssprint_r>
  409880:	2800      	cmp	r0, #0
  409882:	f47e af5d 	bne.w	408740 <_svfprintf_r+0x1a4>
  409886:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  409888:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40988a:	46c8      	mov	r8, r9
  40988c:	e7e6      	b.n	40985c <_svfprintf_r+0x12c0>
  40988e:	aa25      	add	r2, sp, #148	; 0x94
  409890:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409892:	980c      	ldr	r0, [sp, #48]	; 0x30
  409894:	f003 faa4 	bl	40cde0 <__ssprint_r>
  409898:	2800      	cmp	r0, #0
  40989a:	f47e af51 	bne.w	408740 <_svfprintf_r+0x1a4>
  40989e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4098a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4098a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4098a4:	46c8      	mov	r8, r9
  4098a6:	e667      	b.n	409578 <_svfprintf_r+0xfdc>
  4098a8:	2000      	movs	r0, #0
  4098aa:	900a      	str	r0, [sp, #40]	; 0x28
  4098ac:	f7fe bed0 	b.w	408650 <_svfprintf_r+0xb4>
  4098b0:	3301      	adds	r3, #1
  4098b2:	443a      	add	r2, r7
  4098b4:	2b07      	cmp	r3, #7
  4098b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4098ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4098bc:	9326      	str	r3, [sp, #152]	; 0x98
  4098be:	f108 0808 	add.w	r8, r8, #8
  4098c2:	f77f ae5c 	ble.w	40957e <_svfprintf_r+0xfe2>
  4098c6:	aa25      	add	r2, sp, #148	; 0x94
  4098c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4098ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4098cc:	f003 fa88 	bl	40cde0 <__ssprint_r>
  4098d0:	2800      	cmp	r0, #0
  4098d2:	f47e af35 	bne.w	408740 <_svfprintf_r+0x1a4>
  4098d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4098d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4098da:	46c8      	mov	r8, r9
  4098dc:	e64f      	b.n	40957e <_svfprintf_r+0xfe2>
  4098de:	3330      	adds	r3, #48	; 0x30
  4098e0:	2230      	movs	r2, #48	; 0x30
  4098e2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4098e6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4098ea:	ab22      	add	r3, sp, #136	; 0x88
  4098ec:	e70f      	b.n	40970e <_svfprintf_r+0x1172>
  4098ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4098f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4098f2:	4413      	add	r3, r2
  4098f4:	930e      	str	r3, [sp, #56]	; 0x38
  4098f6:	e775      	b.n	4097e4 <_svfprintf_r+0x1248>
  4098f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4098fa:	e5cb      	b.n	409494 <_svfprintf_r+0xef8>
  4098fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4098fe:	4e1d      	ldr	r6, [pc, #116]	; (409974 <_svfprintf_r+0x13d8>)
  409900:	2b00      	cmp	r3, #0
  409902:	bfb6      	itet	lt
  409904:	272d      	movlt	r7, #45	; 0x2d
  409906:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40990a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40990e:	4b1a      	ldr	r3, [pc, #104]	; (409978 <_svfprintf_r+0x13dc>)
  409910:	f7ff ba2f 	b.w	408d72 <_svfprintf_r+0x7d6>
  409914:	9a16      	ldr	r2, [sp, #88]	; 0x58
  409916:	9808      	ldr	r0, [sp, #32]
  409918:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40991a:	4639      	mov	r1, r7
  40991c:	f004 f8fc 	bl	40db18 <__aeabi_dcmpeq>
  409920:	2800      	cmp	r0, #0
  409922:	f47f ae7f 	bne.w	409624 <_svfprintf_r+0x1088>
  409926:	f1c5 0501 	rsb	r5, r5, #1
  40992a:	951f      	str	r5, [sp, #124]	; 0x7c
  40992c:	442c      	add	r4, r5
  40992e:	e59e      	b.n	40946e <_svfprintf_r+0xed2>
  409930:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409932:	9a19      	ldr	r2, [sp, #100]	; 0x64
  409934:	4413      	add	r3, r2
  409936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409938:	441a      	add	r2, r3
  40993a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40993e:	920e      	str	r2, [sp, #56]	; 0x38
  409940:	9308      	str	r3, [sp, #32]
  409942:	e5c7      	b.n	4094d4 <_svfprintf_r+0xf38>
  409944:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409946:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  409948:	f1c3 0301 	rsb	r3, r3, #1
  40994c:	441a      	add	r2, r3
  40994e:	4613      	mov	r3, r2
  409950:	e7d0      	b.n	4098f4 <_svfprintf_r+0x1358>
  409952:	f01b 0301 	ands.w	r3, fp, #1
  409956:	9312      	str	r3, [sp, #72]	; 0x48
  409958:	f47f aee2 	bne.w	409720 <_svfprintf_r+0x1184>
  40995c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40995e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  409962:	9308      	str	r3, [sp, #32]
  409964:	e5b6      	b.n	4094d4 <_svfprintf_r+0xf38>
  409966:	bf00      	nop
  409968:	66666667 	.word	0x66666667
  40996c:	0040dde4 	.word	0x0040dde4
  409970:	0040de00 	.word	0x0040de00
  409974:	0040ddb8 	.word	0x0040ddb8
  409978:	0040ddb4 	.word	0x0040ddb4
  40997c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40997e:	b913      	cbnz	r3, 409986 <_svfprintf_r+0x13ea>
  409980:	f01b 0f01 	tst.w	fp, #1
  409984:	d002      	beq.n	40998c <_svfprintf_r+0x13f0>
  409986:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409988:	3301      	adds	r3, #1
  40998a:	e7d4      	b.n	409936 <_svfprintf_r+0x139a>
  40998c:	2301      	movs	r3, #1
  40998e:	e73a      	b.n	409806 <_svfprintf_r+0x126a>
  409990:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  409992:	f89a 3001 	ldrb.w	r3, [sl, #1]
  409996:	6828      	ldr	r0, [r5, #0]
  409998:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40999c:	900a      	str	r0, [sp, #40]	; 0x28
  40999e:	4628      	mov	r0, r5
  4099a0:	3004      	adds	r0, #4
  4099a2:	46a2      	mov	sl, r4
  4099a4:	900f      	str	r0, [sp, #60]	; 0x3c
  4099a6:	f7fe be51 	b.w	40864c <_svfprintf_r+0xb0>
  4099aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099ae:	f7ff b867 	b.w	408a80 <_svfprintf_r+0x4e4>
  4099b2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099b6:	f7ff ba15 	b.w	408de4 <_svfprintf_r+0x848>
  4099ba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4099be:	e6a6      	b.n	40970e <_svfprintf_r+0x1172>
  4099c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099c4:	f7ff b8eb 	b.w	408b9e <_svfprintf_r+0x602>
  4099c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4099ca:	230c      	movs	r3, #12
  4099cc:	6013      	str	r3, [r2, #0]
  4099ce:	f04f 33ff 	mov.w	r3, #4294967295
  4099d2:	9309      	str	r3, [sp, #36]	; 0x24
  4099d4:	f7fe bebd 	b.w	408752 <_svfprintf_r+0x1b6>
  4099d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099dc:	f7ff b99a 	b.w	408d14 <_svfprintf_r+0x778>
  4099e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099e4:	f7ff b976 	b.w	408cd4 <_svfprintf_r+0x738>
  4099e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099ec:	f7ff b959 	b.w	408ca2 <_svfprintf_r+0x706>
  4099f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4099f4:	f7ff b912 	b.w	408c1c <_svfprintf_r+0x680>

004099f8 <__sprint_r.part.0>:
  4099f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4099fc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4099fe:	049c      	lsls	r4, r3, #18
  409a00:	4693      	mov	fp, r2
  409a02:	d52f      	bpl.n	409a64 <__sprint_r.part.0+0x6c>
  409a04:	6893      	ldr	r3, [r2, #8]
  409a06:	6812      	ldr	r2, [r2, #0]
  409a08:	b353      	cbz	r3, 409a60 <__sprint_r.part.0+0x68>
  409a0a:	460e      	mov	r6, r1
  409a0c:	4607      	mov	r7, r0
  409a0e:	f102 0908 	add.w	r9, r2, #8
  409a12:	e919 0420 	ldmdb	r9, {r5, sl}
  409a16:	ea5f 089a 	movs.w	r8, sl, lsr #2
  409a1a:	d017      	beq.n	409a4c <__sprint_r.part.0+0x54>
  409a1c:	3d04      	subs	r5, #4
  409a1e:	2400      	movs	r4, #0
  409a20:	e001      	b.n	409a26 <__sprint_r.part.0+0x2e>
  409a22:	45a0      	cmp	r8, r4
  409a24:	d010      	beq.n	409a48 <__sprint_r.part.0+0x50>
  409a26:	4632      	mov	r2, r6
  409a28:	f855 1f04 	ldr.w	r1, [r5, #4]!
  409a2c:	4638      	mov	r0, r7
  409a2e:	f002 f87b 	bl	40bb28 <_fputwc_r>
  409a32:	1c43      	adds	r3, r0, #1
  409a34:	f104 0401 	add.w	r4, r4, #1
  409a38:	d1f3      	bne.n	409a22 <__sprint_r.part.0+0x2a>
  409a3a:	2300      	movs	r3, #0
  409a3c:	f8cb 3008 	str.w	r3, [fp, #8]
  409a40:	f8cb 3004 	str.w	r3, [fp, #4]
  409a44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a48:	f8db 3008 	ldr.w	r3, [fp, #8]
  409a4c:	f02a 0a03 	bic.w	sl, sl, #3
  409a50:	eba3 030a 	sub.w	r3, r3, sl
  409a54:	f8cb 3008 	str.w	r3, [fp, #8]
  409a58:	f109 0908 	add.w	r9, r9, #8
  409a5c:	2b00      	cmp	r3, #0
  409a5e:	d1d8      	bne.n	409a12 <__sprint_r.part.0+0x1a>
  409a60:	2000      	movs	r0, #0
  409a62:	e7ea      	b.n	409a3a <__sprint_r.part.0+0x42>
  409a64:	f002 f9ca 	bl	40bdfc <__sfvwrite_r>
  409a68:	2300      	movs	r3, #0
  409a6a:	f8cb 3008 	str.w	r3, [fp, #8]
  409a6e:	f8cb 3004 	str.w	r3, [fp, #4]
  409a72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a76:	bf00      	nop

00409a78 <_vfiprintf_r>:
  409a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a7c:	b0ad      	sub	sp, #180	; 0xb4
  409a7e:	461d      	mov	r5, r3
  409a80:	468b      	mov	fp, r1
  409a82:	4690      	mov	r8, r2
  409a84:	9307      	str	r3, [sp, #28]
  409a86:	9006      	str	r0, [sp, #24]
  409a88:	b118      	cbz	r0, 409a92 <_vfiprintf_r+0x1a>
  409a8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409a8c:	2b00      	cmp	r3, #0
  409a8e:	f000 80f3 	beq.w	409c78 <_vfiprintf_r+0x200>
  409a92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  409a96:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  409a9a:	07df      	lsls	r7, r3, #31
  409a9c:	b281      	uxth	r1, r0
  409a9e:	d402      	bmi.n	409aa6 <_vfiprintf_r+0x2e>
  409aa0:	058e      	lsls	r6, r1, #22
  409aa2:	f140 80fc 	bpl.w	409c9e <_vfiprintf_r+0x226>
  409aa6:	048c      	lsls	r4, r1, #18
  409aa8:	d40a      	bmi.n	409ac0 <_vfiprintf_r+0x48>
  409aaa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  409aae:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  409ab2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  409ab6:	f8ab 100c 	strh.w	r1, [fp, #12]
  409aba:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  409abe:	b289      	uxth	r1, r1
  409ac0:	0708      	lsls	r0, r1, #28
  409ac2:	f140 80b3 	bpl.w	409c2c <_vfiprintf_r+0x1b4>
  409ac6:	f8db 3010 	ldr.w	r3, [fp, #16]
  409aca:	2b00      	cmp	r3, #0
  409acc:	f000 80ae 	beq.w	409c2c <_vfiprintf_r+0x1b4>
  409ad0:	f001 031a 	and.w	r3, r1, #26
  409ad4:	2b0a      	cmp	r3, #10
  409ad6:	f000 80b5 	beq.w	409c44 <_vfiprintf_r+0x1cc>
  409ada:	2300      	movs	r3, #0
  409adc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  409ae0:	930b      	str	r3, [sp, #44]	; 0x2c
  409ae2:	9311      	str	r3, [sp, #68]	; 0x44
  409ae4:	9310      	str	r3, [sp, #64]	; 0x40
  409ae6:	9303      	str	r3, [sp, #12]
  409ae8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  409aec:	46ca      	mov	sl, r9
  409aee:	f8cd b010 	str.w	fp, [sp, #16]
  409af2:	f898 3000 	ldrb.w	r3, [r8]
  409af6:	4644      	mov	r4, r8
  409af8:	b1fb      	cbz	r3, 409b3a <_vfiprintf_r+0xc2>
  409afa:	2b25      	cmp	r3, #37	; 0x25
  409afc:	d102      	bne.n	409b04 <_vfiprintf_r+0x8c>
  409afe:	e01c      	b.n	409b3a <_vfiprintf_r+0xc2>
  409b00:	2b25      	cmp	r3, #37	; 0x25
  409b02:	d003      	beq.n	409b0c <_vfiprintf_r+0x94>
  409b04:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  409b08:	2b00      	cmp	r3, #0
  409b0a:	d1f9      	bne.n	409b00 <_vfiprintf_r+0x88>
  409b0c:	eba4 0508 	sub.w	r5, r4, r8
  409b10:	b19d      	cbz	r5, 409b3a <_vfiprintf_r+0xc2>
  409b12:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409b14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409b16:	f8ca 8000 	str.w	r8, [sl]
  409b1a:	3301      	adds	r3, #1
  409b1c:	442a      	add	r2, r5
  409b1e:	2b07      	cmp	r3, #7
  409b20:	f8ca 5004 	str.w	r5, [sl, #4]
  409b24:	9211      	str	r2, [sp, #68]	; 0x44
  409b26:	9310      	str	r3, [sp, #64]	; 0x40
  409b28:	dd7a      	ble.n	409c20 <_vfiprintf_r+0x1a8>
  409b2a:	2a00      	cmp	r2, #0
  409b2c:	f040 84b0 	bne.w	40a490 <_vfiprintf_r+0xa18>
  409b30:	9b03      	ldr	r3, [sp, #12]
  409b32:	9210      	str	r2, [sp, #64]	; 0x40
  409b34:	442b      	add	r3, r5
  409b36:	46ca      	mov	sl, r9
  409b38:	9303      	str	r3, [sp, #12]
  409b3a:	7823      	ldrb	r3, [r4, #0]
  409b3c:	2b00      	cmp	r3, #0
  409b3e:	f000 83e0 	beq.w	40a302 <_vfiprintf_r+0x88a>
  409b42:	2000      	movs	r0, #0
  409b44:	f04f 0300 	mov.w	r3, #0
  409b48:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  409b4c:	f104 0801 	add.w	r8, r4, #1
  409b50:	7862      	ldrb	r2, [r4, #1]
  409b52:	4605      	mov	r5, r0
  409b54:	4606      	mov	r6, r0
  409b56:	4603      	mov	r3, r0
  409b58:	f04f 34ff 	mov.w	r4, #4294967295
  409b5c:	f108 0801 	add.w	r8, r8, #1
  409b60:	f1a2 0120 	sub.w	r1, r2, #32
  409b64:	2958      	cmp	r1, #88	; 0x58
  409b66:	f200 82de 	bhi.w	40a126 <_vfiprintf_r+0x6ae>
  409b6a:	e8df f011 	tbh	[pc, r1, lsl #1]
  409b6e:	0221      	.short	0x0221
  409b70:	02dc02dc 	.word	0x02dc02dc
  409b74:	02dc0229 	.word	0x02dc0229
  409b78:	02dc02dc 	.word	0x02dc02dc
  409b7c:	02dc02dc 	.word	0x02dc02dc
  409b80:	028902dc 	.word	0x028902dc
  409b84:	02dc0295 	.word	0x02dc0295
  409b88:	02bd00a2 	.word	0x02bd00a2
  409b8c:	019f02dc 	.word	0x019f02dc
  409b90:	01a401a4 	.word	0x01a401a4
  409b94:	01a401a4 	.word	0x01a401a4
  409b98:	01a401a4 	.word	0x01a401a4
  409b9c:	01a401a4 	.word	0x01a401a4
  409ba0:	02dc01a4 	.word	0x02dc01a4
  409ba4:	02dc02dc 	.word	0x02dc02dc
  409ba8:	02dc02dc 	.word	0x02dc02dc
  409bac:	02dc02dc 	.word	0x02dc02dc
  409bb0:	02dc02dc 	.word	0x02dc02dc
  409bb4:	01b202dc 	.word	0x01b202dc
  409bb8:	02dc02dc 	.word	0x02dc02dc
  409bbc:	02dc02dc 	.word	0x02dc02dc
  409bc0:	02dc02dc 	.word	0x02dc02dc
  409bc4:	02dc02dc 	.word	0x02dc02dc
  409bc8:	02dc02dc 	.word	0x02dc02dc
  409bcc:	02dc0197 	.word	0x02dc0197
  409bd0:	02dc02dc 	.word	0x02dc02dc
  409bd4:	02dc02dc 	.word	0x02dc02dc
  409bd8:	02dc019b 	.word	0x02dc019b
  409bdc:	025302dc 	.word	0x025302dc
  409be0:	02dc02dc 	.word	0x02dc02dc
  409be4:	02dc02dc 	.word	0x02dc02dc
  409be8:	02dc02dc 	.word	0x02dc02dc
  409bec:	02dc02dc 	.word	0x02dc02dc
  409bf0:	02dc02dc 	.word	0x02dc02dc
  409bf4:	021b025a 	.word	0x021b025a
  409bf8:	02dc02dc 	.word	0x02dc02dc
  409bfc:	026e02dc 	.word	0x026e02dc
  409c00:	02dc021b 	.word	0x02dc021b
  409c04:	027302dc 	.word	0x027302dc
  409c08:	01f502dc 	.word	0x01f502dc
  409c0c:	02090182 	.word	0x02090182
  409c10:	02dc02d7 	.word	0x02dc02d7
  409c14:	02dc029a 	.word	0x02dc029a
  409c18:	02dc00a7 	.word	0x02dc00a7
  409c1c:	022e02dc 	.word	0x022e02dc
  409c20:	f10a 0a08 	add.w	sl, sl, #8
  409c24:	9b03      	ldr	r3, [sp, #12]
  409c26:	442b      	add	r3, r5
  409c28:	9303      	str	r3, [sp, #12]
  409c2a:	e786      	b.n	409b3a <_vfiprintf_r+0xc2>
  409c2c:	4659      	mov	r1, fp
  409c2e:	9806      	ldr	r0, [sp, #24]
  409c30:	f000 fdac 	bl	40a78c <__swsetup_r>
  409c34:	bb18      	cbnz	r0, 409c7e <_vfiprintf_r+0x206>
  409c36:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  409c3a:	f001 031a 	and.w	r3, r1, #26
  409c3e:	2b0a      	cmp	r3, #10
  409c40:	f47f af4b 	bne.w	409ada <_vfiprintf_r+0x62>
  409c44:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  409c48:	2b00      	cmp	r3, #0
  409c4a:	f6ff af46 	blt.w	409ada <_vfiprintf_r+0x62>
  409c4e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  409c52:	07db      	lsls	r3, r3, #31
  409c54:	d405      	bmi.n	409c62 <_vfiprintf_r+0x1ea>
  409c56:	058f      	lsls	r7, r1, #22
  409c58:	d403      	bmi.n	409c62 <_vfiprintf_r+0x1ea>
  409c5a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  409c5e:	f002 fa91 	bl	40c184 <__retarget_lock_release_recursive>
  409c62:	462b      	mov	r3, r5
  409c64:	4642      	mov	r2, r8
  409c66:	4659      	mov	r1, fp
  409c68:	9806      	ldr	r0, [sp, #24]
  409c6a:	f000 fd4d 	bl	40a708 <__sbprintf>
  409c6e:	9003      	str	r0, [sp, #12]
  409c70:	9803      	ldr	r0, [sp, #12]
  409c72:	b02d      	add	sp, #180	; 0xb4
  409c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c78:	f001 feb4 	bl	40b9e4 <__sinit>
  409c7c:	e709      	b.n	409a92 <_vfiprintf_r+0x1a>
  409c7e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  409c82:	07d9      	lsls	r1, r3, #31
  409c84:	d404      	bmi.n	409c90 <_vfiprintf_r+0x218>
  409c86:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  409c8a:	059a      	lsls	r2, r3, #22
  409c8c:	f140 84aa 	bpl.w	40a5e4 <_vfiprintf_r+0xb6c>
  409c90:	f04f 33ff 	mov.w	r3, #4294967295
  409c94:	9303      	str	r3, [sp, #12]
  409c96:	9803      	ldr	r0, [sp, #12]
  409c98:	b02d      	add	sp, #180	; 0xb4
  409c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c9e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  409ca2:	f002 fa6d 	bl	40c180 <__retarget_lock_acquire_recursive>
  409ca6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  409caa:	b281      	uxth	r1, r0
  409cac:	e6fb      	b.n	409aa6 <_vfiprintf_r+0x2e>
  409cae:	4276      	negs	r6, r6
  409cb0:	9207      	str	r2, [sp, #28]
  409cb2:	f043 0304 	orr.w	r3, r3, #4
  409cb6:	f898 2000 	ldrb.w	r2, [r8]
  409cba:	e74f      	b.n	409b5c <_vfiprintf_r+0xe4>
  409cbc:	9608      	str	r6, [sp, #32]
  409cbe:	069e      	lsls	r6, r3, #26
  409cc0:	f100 8450 	bmi.w	40a564 <_vfiprintf_r+0xaec>
  409cc4:	9907      	ldr	r1, [sp, #28]
  409cc6:	06dd      	lsls	r5, r3, #27
  409cc8:	460a      	mov	r2, r1
  409cca:	f100 83ef 	bmi.w	40a4ac <_vfiprintf_r+0xa34>
  409cce:	0658      	lsls	r0, r3, #25
  409cd0:	f140 83ec 	bpl.w	40a4ac <_vfiprintf_r+0xa34>
  409cd4:	880e      	ldrh	r6, [r1, #0]
  409cd6:	3104      	adds	r1, #4
  409cd8:	2700      	movs	r7, #0
  409cda:	2201      	movs	r2, #1
  409cdc:	9107      	str	r1, [sp, #28]
  409cde:	f04f 0100 	mov.w	r1, #0
  409ce2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  409ce6:	2500      	movs	r5, #0
  409ce8:	1c61      	adds	r1, r4, #1
  409cea:	f000 8116 	beq.w	409f1a <_vfiprintf_r+0x4a2>
  409cee:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  409cf2:	9102      	str	r1, [sp, #8]
  409cf4:	ea56 0107 	orrs.w	r1, r6, r7
  409cf8:	f040 8114 	bne.w	409f24 <_vfiprintf_r+0x4ac>
  409cfc:	2c00      	cmp	r4, #0
  409cfe:	f040 835c 	bne.w	40a3ba <_vfiprintf_r+0x942>
  409d02:	2a00      	cmp	r2, #0
  409d04:	f040 83b7 	bne.w	40a476 <_vfiprintf_r+0x9fe>
  409d08:	f013 0301 	ands.w	r3, r3, #1
  409d0c:	9305      	str	r3, [sp, #20]
  409d0e:	f000 8457 	beq.w	40a5c0 <_vfiprintf_r+0xb48>
  409d12:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  409d16:	2330      	movs	r3, #48	; 0x30
  409d18:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  409d1c:	9b05      	ldr	r3, [sp, #20]
  409d1e:	42a3      	cmp	r3, r4
  409d20:	bfb8      	it	lt
  409d22:	4623      	movlt	r3, r4
  409d24:	9301      	str	r3, [sp, #4]
  409d26:	b10d      	cbz	r5, 409d2c <_vfiprintf_r+0x2b4>
  409d28:	3301      	adds	r3, #1
  409d2a:	9301      	str	r3, [sp, #4]
  409d2c:	9b02      	ldr	r3, [sp, #8]
  409d2e:	f013 0302 	ands.w	r3, r3, #2
  409d32:	9309      	str	r3, [sp, #36]	; 0x24
  409d34:	d002      	beq.n	409d3c <_vfiprintf_r+0x2c4>
  409d36:	9b01      	ldr	r3, [sp, #4]
  409d38:	3302      	adds	r3, #2
  409d3a:	9301      	str	r3, [sp, #4]
  409d3c:	9b02      	ldr	r3, [sp, #8]
  409d3e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  409d42:	930a      	str	r3, [sp, #40]	; 0x28
  409d44:	f040 8217 	bne.w	40a176 <_vfiprintf_r+0x6fe>
  409d48:	9b08      	ldr	r3, [sp, #32]
  409d4a:	9a01      	ldr	r2, [sp, #4]
  409d4c:	1a9d      	subs	r5, r3, r2
  409d4e:	2d00      	cmp	r5, #0
  409d50:	f340 8211 	ble.w	40a176 <_vfiprintf_r+0x6fe>
  409d54:	2d10      	cmp	r5, #16
  409d56:	f340 8490 	ble.w	40a67a <_vfiprintf_r+0xc02>
  409d5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409d5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  409d5e:	4ec4      	ldr	r6, [pc, #784]	; (40a070 <_vfiprintf_r+0x5f8>)
  409d60:	46d6      	mov	lr, sl
  409d62:	2710      	movs	r7, #16
  409d64:	46a2      	mov	sl, r4
  409d66:	4619      	mov	r1, r3
  409d68:	9c06      	ldr	r4, [sp, #24]
  409d6a:	e007      	b.n	409d7c <_vfiprintf_r+0x304>
  409d6c:	f101 0c02 	add.w	ip, r1, #2
  409d70:	f10e 0e08 	add.w	lr, lr, #8
  409d74:	4601      	mov	r1, r0
  409d76:	3d10      	subs	r5, #16
  409d78:	2d10      	cmp	r5, #16
  409d7a:	dd11      	ble.n	409da0 <_vfiprintf_r+0x328>
  409d7c:	1c48      	adds	r0, r1, #1
  409d7e:	3210      	adds	r2, #16
  409d80:	2807      	cmp	r0, #7
  409d82:	9211      	str	r2, [sp, #68]	; 0x44
  409d84:	e88e 00c0 	stmia.w	lr, {r6, r7}
  409d88:	9010      	str	r0, [sp, #64]	; 0x40
  409d8a:	ddef      	ble.n	409d6c <_vfiprintf_r+0x2f4>
  409d8c:	2a00      	cmp	r2, #0
  409d8e:	f040 81e4 	bne.w	40a15a <_vfiprintf_r+0x6e2>
  409d92:	3d10      	subs	r5, #16
  409d94:	2d10      	cmp	r5, #16
  409d96:	4611      	mov	r1, r2
  409d98:	f04f 0c01 	mov.w	ip, #1
  409d9c:	46ce      	mov	lr, r9
  409d9e:	dced      	bgt.n	409d7c <_vfiprintf_r+0x304>
  409da0:	4654      	mov	r4, sl
  409da2:	4661      	mov	r1, ip
  409da4:	46f2      	mov	sl, lr
  409da6:	442a      	add	r2, r5
  409da8:	2907      	cmp	r1, #7
  409daa:	9211      	str	r2, [sp, #68]	; 0x44
  409dac:	f8ca 6000 	str.w	r6, [sl]
  409db0:	f8ca 5004 	str.w	r5, [sl, #4]
  409db4:	9110      	str	r1, [sp, #64]	; 0x40
  409db6:	f300 82ec 	bgt.w	40a392 <_vfiprintf_r+0x91a>
  409dba:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  409dbe:	f10a 0a08 	add.w	sl, sl, #8
  409dc2:	1c48      	adds	r0, r1, #1
  409dc4:	2d00      	cmp	r5, #0
  409dc6:	f040 81de 	bne.w	40a186 <_vfiprintf_r+0x70e>
  409dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409dcc:	2b00      	cmp	r3, #0
  409dce:	f000 81f8 	beq.w	40a1c2 <_vfiprintf_r+0x74a>
  409dd2:	3202      	adds	r2, #2
  409dd4:	a90e      	add	r1, sp, #56	; 0x38
  409dd6:	2302      	movs	r3, #2
  409dd8:	2807      	cmp	r0, #7
  409dda:	9211      	str	r2, [sp, #68]	; 0x44
  409ddc:	9010      	str	r0, [sp, #64]	; 0x40
  409dde:	e88a 000a 	stmia.w	sl, {r1, r3}
  409de2:	f340 81ea 	ble.w	40a1ba <_vfiprintf_r+0x742>
  409de6:	2a00      	cmp	r2, #0
  409de8:	f040 838c 	bne.w	40a504 <_vfiprintf_r+0xa8c>
  409dec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409dee:	2b80      	cmp	r3, #128	; 0x80
  409df0:	f04f 0001 	mov.w	r0, #1
  409df4:	4611      	mov	r1, r2
  409df6:	46ca      	mov	sl, r9
  409df8:	f040 81e7 	bne.w	40a1ca <_vfiprintf_r+0x752>
  409dfc:	9b08      	ldr	r3, [sp, #32]
  409dfe:	9d01      	ldr	r5, [sp, #4]
  409e00:	1b5e      	subs	r6, r3, r5
  409e02:	2e00      	cmp	r6, #0
  409e04:	f340 81e1 	ble.w	40a1ca <_vfiprintf_r+0x752>
  409e08:	2e10      	cmp	r6, #16
  409e0a:	4d9a      	ldr	r5, [pc, #616]	; (40a074 <_vfiprintf_r+0x5fc>)
  409e0c:	f340 8450 	ble.w	40a6b0 <_vfiprintf_r+0xc38>
  409e10:	46d4      	mov	ip, sl
  409e12:	2710      	movs	r7, #16
  409e14:	46a2      	mov	sl, r4
  409e16:	9c06      	ldr	r4, [sp, #24]
  409e18:	e007      	b.n	409e2a <_vfiprintf_r+0x3b2>
  409e1a:	f101 0e02 	add.w	lr, r1, #2
  409e1e:	f10c 0c08 	add.w	ip, ip, #8
  409e22:	4601      	mov	r1, r0
  409e24:	3e10      	subs	r6, #16
  409e26:	2e10      	cmp	r6, #16
  409e28:	dd11      	ble.n	409e4e <_vfiprintf_r+0x3d6>
  409e2a:	1c48      	adds	r0, r1, #1
  409e2c:	3210      	adds	r2, #16
  409e2e:	2807      	cmp	r0, #7
  409e30:	9211      	str	r2, [sp, #68]	; 0x44
  409e32:	e88c 00a0 	stmia.w	ip, {r5, r7}
  409e36:	9010      	str	r0, [sp, #64]	; 0x40
  409e38:	ddef      	ble.n	409e1a <_vfiprintf_r+0x3a2>
  409e3a:	2a00      	cmp	r2, #0
  409e3c:	f040 829d 	bne.w	40a37a <_vfiprintf_r+0x902>
  409e40:	3e10      	subs	r6, #16
  409e42:	2e10      	cmp	r6, #16
  409e44:	f04f 0e01 	mov.w	lr, #1
  409e48:	4611      	mov	r1, r2
  409e4a:	46cc      	mov	ip, r9
  409e4c:	dced      	bgt.n	409e2a <_vfiprintf_r+0x3b2>
  409e4e:	4654      	mov	r4, sl
  409e50:	46e2      	mov	sl, ip
  409e52:	4432      	add	r2, r6
  409e54:	f1be 0f07 	cmp.w	lr, #7
  409e58:	9211      	str	r2, [sp, #68]	; 0x44
  409e5a:	e88a 0060 	stmia.w	sl, {r5, r6}
  409e5e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  409e62:	f300 8369 	bgt.w	40a538 <_vfiprintf_r+0xac0>
  409e66:	f10a 0a08 	add.w	sl, sl, #8
  409e6a:	f10e 0001 	add.w	r0, lr, #1
  409e6e:	4671      	mov	r1, lr
  409e70:	e1ab      	b.n	40a1ca <_vfiprintf_r+0x752>
  409e72:	9608      	str	r6, [sp, #32]
  409e74:	f013 0220 	ands.w	r2, r3, #32
  409e78:	f040 838c 	bne.w	40a594 <_vfiprintf_r+0xb1c>
  409e7c:	f013 0110 	ands.w	r1, r3, #16
  409e80:	f040 831a 	bne.w	40a4b8 <_vfiprintf_r+0xa40>
  409e84:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  409e88:	f000 8316 	beq.w	40a4b8 <_vfiprintf_r+0xa40>
  409e8c:	9807      	ldr	r0, [sp, #28]
  409e8e:	460a      	mov	r2, r1
  409e90:	4601      	mov	r1, r0
  409e92:	3104      	adds	r1, #4
  409e94:	8806      	ldrh	r6, [r0, #0]
  409e96:	9107      	str	r1, [sp, #28]
  409e98:	2700      	movs	r7, #0
  409e9a:	e720      	b.n	409cde <_vfiprintf_r+0x266>
  409e9c:	9608      	str	r6, [sp, #32]
  409e9e:	f043 0310 	orr.w	r3, r3, #16
  409ea2:	e7e7      	b.n	409e74 <_vfiprintf_r+0x3fc>
  409ea4:	9608      	str	r6, [sp, #32]
  409ea6:	f043 0310 	orr.w	r3, r3, #16
  409eaa:	e708      	b.n	409cbe <_vfiprintf_r+0x246>
  409eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409eb0:	f898 2000 	ldrb.w	r2, [r8]
  409eb4:	e652      	b.n	409b5c <_vfiprintf_r+0xe4>
  409eb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  409eba:	2600      	movs	r6, #0
  409ebc:	f818 2b01 	ldrb.w	r2, [r8], #1
  409ec0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  409ec4:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  409ec8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  409ecc:	2909      	cmp	r1, #9
  409ece:	d9f5      	bls.n	409ebc <_vfiprintf_r+0x444>
  409ed0:	e646      	b.n	409b60 <_vfiprintf_r+0xe8>
  409ed2:	9608      	str	r6, [sp, #32]
  409ed4:	2800      	cmp	r0, #0
  409ed6:	f040 8408 	bne.w	40a6ea <_vfiprintf_r+0xc72>
  409eda:	f043 0310 	orr.w	r3, r3, #16
  409ede:	069e      	lsls	r6, r3, #26
  409ee0:	f100 834c 	bmi.w	40a57c <_vfiprintf_r+0xb04>
  409ee4:	06dd      	lsls	r5, r3, #27
  409ee6:	f100 82f3 	bmi.w	40a4d0 <_vfiprintf_r+0xa58>
  409eea:	0658      	lsls	r0, r3, #25
  409eec:	f140 82f0 	bpl.w	40a4d0 <_vfiprintf_r+0xa58>
  409ef0:	9d07      	ldr	r5, [sp, #28]
  409ef2:	f9b5 6000 	ldrsh.w	r6, [r5]
  409ef6:	462a      	mov	r2, r5
  409ef8:	17f7      	asrs	r7, r6, #31
  409efa:	3204      	adds	r2, #4
  409efc:	4630      	mov	r0, r6
  409efe:	4639      	mov	r1, r7
  409f00:	9207      	str	r2, [sp, #28]
  409f02:	2800      	cmp	r0, #0
  409f04:	f171 0200 	sbcs.w	r2, r1, #0
  409f08:	f2c0 835d 	blt.w	40a5c6 <_vfiprintf_r+0xb4e>
  409f0c:	1c61      	adds	r1, r4, #1
  409f0e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  409f12:	f04f 0201 	mov.w	r2, #1
  409f16:	f47f aeea 	bne.w	409cee <_vfiprintf_r+0x276>
  409f1a:	ea56 0107 	orrs.w	r1, r6, r7
  409f1e:	f000 824d 	beq.w	40a3bc <_vfiprintf_r+0x944>
  409f22:	9302      	str	r3, [sp, #8]
  409f24:	2a01      	cmp	r2, #1
  409f26:	f000 828c 	beq.w	40a442 <_vfiprintf_r+0x9ca>
  409f2a:	2a02      	cmp	r2, #2
  409f2c:	f040 825c 	bne.w	40a3e8 <_vfiprintf_r+0x970>
  409f30:	980b      	ldr	r0, [sp, #44]	; 0x2c
  409f32:	46cb      	mov	fp, r9
  409f34:	0933      	lsrs	r3, r6, #4
  409f36:	f006 010f 	and.w	r1, r6, #15
  409f3a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  409f3e:	093a      	lsrs	r2, r7, #4
  409f40:	461e      	mov	r6, r3
  409f42:	4617      	mov	r7, r2
  409f44:	5c43      	ldrb	r3, [r0, r1]
  409f46:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  409f4a:	ea56 0307 	orrs.w	r3, r6, r7
  409f4e:	d1f1      	bne.n	409f34 <_vfiprintf_r+0x4bc>
  409f50:	eba9 030b 	sub.w	r3, r9, fp
  409f54:	9305      	str	r3, [sp, #20]
  409f56:	e6e1      	b.n	409d1c <_vfiprintf_r+0x2a4>
  409f58:	2800      	cmp	r0, #0
  409f5a:	f040 83c0 	bne.w	40a6de <_vfiprintf_r+0xc66>
  409f5e:	0699      	lsls	r1, r3, #26
  409f60:	f100 8367 	bmi.w	40a632 <_vfiprintf_r+0xbba>
  409f64:	06da      	lsls	r2, r3, #27
  409f66:	f100 80f1 	bmi.w	40a14c <_vfiprintf_r+0x6d4>
  409f6a:	065b      	lsls	r3, r3, #25
  409f6c:	f140 80ee 	bpl.w	40a14c <_vfiprintf_r+0x6d4>
  409f70:	9a07      	ldr	r2, [sp, #28]
  409f72:	6813      	ldr	r3, [r2, #0]
  409f74:	3204      	adds	r2, #4
  409f76:	9207      	str	r2, [sp, #28]
  409f78:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  409f7c:	801a      	strh	r2, [r3, #0]
  409f7e:	e5b8      	b.n	409af2 <_vfiprintf_r+0x7a>
  409f80:	9807      	ldr	r0, [sp, #28]
  409f82:	4a3d      	ldr	r2, [pc, #244]	; (40a078 <_vfiprintf_r+0x600>)
  409f84:	9608      	str	r6, [sp, #32]
  409f86:	920b      	str	r2, [sp, #44]	; 0x2c
  409f88:	6806      	ldr	r6, [r0, #0]
  409f8a:	2278      	movs	r2, #120	; 0x78
  409f8c:	2130      	movs	r1, #48	; 0x30
  409f8e:	3004      	adds	r0, #4
  409f90:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  409f94:	f043 0302 	orr.w	r3, r3, #2
  409f98:	9007      	str	r0, [sp, #28]
  409f9a:	2700      	movs	r7, #0
  409f9c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  409fa0:	2202      	movs	r2, #2
  409fa2:	e69c      	b.n	409cde <_vfiprintf_r+0x266>
  409fa4:	9608      	str	r6, [sp, #32]
  409fa6:	2800      	cmp	r0, #0
  409fa8:	d099      	beq.n	409ede <_vfiprintf_r+0x466>
  409faa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  409fae:	e796      	b.n	409ede <_vfiprintf_r+0x466>
  409fb0:	f898 2000 	ldrb.w	r2, [r8]
  409fb4:	2d00      	cmp	r5, #0
  409fb6:	f47f add1 	bne.w	409b5c <_vfiprintf_r+0xe4>
  409fba:	2001      	movs	r0, #1
  409fbc:	2520      	movs	r5, #32
  409fbe:	e5cd      	b.n	409b5c <_vfiprintf_r+0xe4>
  409fc0:	f043 0301 	orr.w	r3, r3, #1
  409fc4:	f898 2000 	ldrb.w	r2, [r8]
  409fc8:	e5c8      	b.n	409b5c <_vfiprintf_r+0xe4>
  409fca:	9608      	str	r6, [sp, #32]
  409fcc:	2800      	cmp	r0, #0
  409fce:	f040 8393 	bne.w	40a6f8 <_vfiprintf_r+0xc80>
  409fd2:	4929      	ldr	r1, [pc, #164]	; (40a078 <_vfiprintf_r+0x600>)
  409fd4:	910b      	str	r1, [sp, #44]	; 0x2c
  409fd6:	069f      	lsls	r7, r3, #26
  409fd8:	f100 82e8 	bmi.w	40a5ac <_vfiprintf_r+0xb34>
  409fdc:	9807      	ldr	r0, [sp, #28]
  409fde:	06de      	lsls	r6, r3, #27
  409fe0:	4601      	mov	r1, r0
  409fe2:	f100 8270 	bmi.w	40a4c6 <_vfiprintf_r+0xa4e>
  409fe6:	065d      	lsls	r5, r3, #25
  409fe8:	f140 826d 	bpl.w	40a4c6 <_vfiprintf_r+0xa4e>
  409fec:	3104      	adds	r1, #4
  409fee:	8806      	ldrh	r6, [r0, #0]
  409ff0:	9107      	str	r1, [sp, #28]
  409ff2:	2700      	movs	r7, #0
  409ff4:	07d8      	lsls	r0, r3, #31
  409ff6:	f140 8222 	bpl.w	40a43e <_vfiprintf_r+0x9c6>
  409ffa:	ea56 0107 	orrs.w	r1, r6, r7
  409ffe:	f000 821e 	beq.w	40a43e <_vfiprintf_r+0x9c6>
  40a002:	2130      	movs	r1, #48	; 0x30
  40a004:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40a008:	f043 0302 	orr.w	r3, r3, #2
  40a00c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40a010:	2202      	movs	r2, #2
  40a012:	e664      	b.n	409cde <_vfiprintf_r+0x266>
  40a014:	9608      	str	r6, [sp, #32]
  40a016:	2800      	cmp	r0, #0
  40a018:	f040 836b 	bne.w	40a6f2 <_vfiprintf_r+0xc7a>
  40a01c:	4917      	ldr	r1, [pc, #92]	; (40a07c <_vfiprintf_r+0x604>)
  40a01e:	910b      	str	r1, [sp, #44]	; 0x2c
  40a020:	e7d9      	b.n	409fd6 <_vfiprintf_r+0x55e>
  40a022:	9907      	ldr	r1, [sp, #28]
  40a024:	9608      	str	r6, [sp, #32]
  40a026:	680a      	ldr	r2, [r1, #0]
  40a028:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a02c:	f04f 0000 	mov.w	r0, #0
  40a030:	460a      	mov	r2, r1
  40a032:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40a036:	3204      	adds	r2, #4
  40a038:	2001      	movs	r0, #1
  40a03a:	9001      	str	r0, [sp, #4]
  40a03c:	9207      	str	r2, [sp, #28]
  40a03e:	9005      	str	r0, [sp, #20]
  40a040:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40a044:	9302      	str	r3, [sp, #8]
  40a046:	2400      	movs	r4, #0
  40a048:	e670      	b.n	409d2c <_vfiprintf_r+0x2b4>
  40a04a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a04e:	f898 2000 	ldrb.w	r2, [r8]
  40a052:	e583      	b.n	409b5c <_vfiprintf_r+0xe4>
  40a054:	f898 2000 	ldrb.w	r2, [r8]
  40a058:	2a6c      	cmp	r2, #108	; 0x6c
  40a05a:	bf03      	ittte	eq
  40a05c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  40a060:	f043 0320 	orreq.w	r3, r3, #32
  40a064:	f108 0801 	addeq.w	r8, r8, #1
  40a068:	f043 0310 	orrne.w	r3, r3, #16
  40a06c:	e576      	b.n	409b5c <_vfiprintf_r+0xe4>
  40a06e:	bf00      	nop
  40a070:	0040de10 	.word	0x0040de10
  40a074:	0040de20 	.word	0x0040de20
  40a078:	0040ddd0 	.word	0x0040ddd0
  40a07c:	0040ddbc 	.word	0x0040ddbc
  40a080:	9907      	ldr	r1, [sp, #28]
  40a082:	680e      	ldr	r6, [r1, #0]
  40a084:	460a      	mov	r2, r1
  40a086:	2e00      	cmp	r6, #0
  40a088:	f102 0204 	add.w	r2, r2, #4
  40a08c:	f6ff ae0f 	blt.w	409cae <_vfiprintf_r+0x236>
  40a090:	9207      	str	r2, [sp, #28]
  40a092:	f898 2000 	ldrb.w	r2, [r8]
  40a096:	e561      	b.n	409b5c <_vfiprintf_r+0xe4>
  40a098:	f898 2000 	ldrb.w	r2, [r8]
  40a09c:	2001      	movs	r0, #1
  40a09e:	252b      	movs	r5, #43	; 0x2b
  40a0a0:	e55c      	b.n	409b5c <_vfiprintf_r+0xe4>
  40a0a2:	9907      	ldr	r1, [sp, #28]
  40a0a4:	9608      	str	r6, [sp, #32]
  40a0a6:	f8d1 b000 	ldr.w	fp, [r1]
  40a0aa:	f04f 0200 	mov.w	r2, #0
  40a0ae:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40a0b2:	1d0e      	adds	r6, r1, #4
  40a0b4:	f1bb 0f00 	cmp.w	fp, #0
  40a0b8:	f000 82e5 	beq.w	40a686 <_vfiprintf_r+0xc0e>
  40a0bc:	1c67      	adds	r7, r4, #1
  40a0be:	f000 82c4 	beq.w	40a64a <_vfiprintf_r+0xbd2>
  40a0c2:	4622      	mov	r2, r4
  40a0c4:	2100      	movs	r1, #0
  40a0c6:	4658      	mov	r0, fp
  40a0c8:	9301      	str	r3, [sp, #4]
  40a0ca:	f002 f8f1 	bl	40c2b0 <memchr>
  40a0ce:	9b01      	ldr	r3, [sp, #4]
  40a0d0:	2800      	cmp	r0, #0
  40a0d2:	f000 82e5 	beq.w	40a6a0 <_vfiprintf_r+0xc28>
  40a0d6:	eba0 020b 	sub.w	r2, r0, fp
  40a0da:	9205      	str	r2, [sp, #20]
  40a0dc:	9607      	str	r6, [sp, #28]
  40a0de:	9302      	str	r3, [sp, #8]
  40a0e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40a0e4:	2400      	movs	r4, #0
  40a0e6:	e619      	b.n	409d1c <_vfiprintf_r+0x2a4>
  40a0e8:	f898 2000 	ldrb.w	r2, [r8]
  40a0ec:	2a2a      	cmp	r2, #42	; 0x2a
  40a0ee:	f108 0701 	add.w	r7, r8, #1
  40a0f2:	f000 82e9 	beq.w	40a6c8 <_vfiprintf_r+0xc50>
  40a0f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40a0fa:	2909      	cmp	r1, #9
  40a0fc:	46b8      	mov	r8, r7
  40a0fe:	f04f 0400 	mov.w	r4, #0
  40a102:	f63f ad2d 	bhi.w	409b60 <_vfiprintf_r+0xe8>
  40a106:	f818 2b01 	ldrb.w	r2, [r8], #1
  40a10a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40a10e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40a112:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40a116:	2909      	cmp	r1, #9
  40a118:	d9f5      	bls.n	40a106 <_vfiprintf_r+0x68e>
  40a11a:	e521      	b.n	409b60 <_vfiprintf_r+0xe8>
  40a11c:	f043 0320 	orr.w	r3, r3, #32
  40a120:	f898 2000 	ldrb.w	r2, [r8]
  40a124:	e51a      	b.n	409b5c <_vfiprintf_r+0xe4>
  40a126:	9608      	str	r6, [sp, #32]
  40a128:	2800      	cmp	r0, #0
  40a12a:	f040 82db 	bne.w	40a6e4 <_vfiprintf_r+0xc6c>
  40a12e:	2a00      	cmp	r2, #0
  40a130:	f000 80e7 	beq.w	40a302 <_vfiprintf_r+0x88a>
  40a134:	2101      	movs	r1, #1
  40a136:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a13a:	f04f 0200 	mov.w	r2, #0
  40a13e:	9101      	str	r1, [sp, #4]
  40a140:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40a144:	9105      	str	r1, [sp, #20]
  40a146:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40a14a:	e77b      	b.n	40a044 <_vfiprintf_r+0x5cc>
  40a14c:	9a07      	ldr	r2, [sp, #28]
  40a14e:	6813      	ldr	r3, [r2, #0]
  40a150:	3204      	adds	r2, #4
  40a152:	9207      	str	r2, [sp, #28]
  40a154:	9a03      	ldr	r2, [sp, #12]
  40a156:	601a      	str	r2, [r3, #0]
  40a158:	e4cb      	b.n	409af2 <_vfiprintf_r+0x7a>
  40a15a:	aa0f      	add	r2, sp, #60	; 0x3c
  40a15c:	9904      	ldr	r1, [sp, #16]
  40a15e:	4620      	mov	r0, r4
  40a160:	f7ff fc4a 	bl	4099f8 <__sprint_r.part.0>
  40a164:	2800      	cmp	r0, #0
  40a166:	f040 8139 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a16a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a16c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a16e:	f101 0c01 	add.w	ip, r1, #1
  40a172:	46ce      	mov	lr, r9
  40a174:	e5ff      	b.n	409d76 <_vfiprintf_r+0x2fe>
  40a176:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a178:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a17a:	1c48      	adds	r0, r1, #1
  40a17c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40a180:	2d00      	cmp	r5, #0
  40a182:	f43f ae22 	beq.w	409dca <_vfiprintf_r+0x352>
  40a186:	3201      	adds	r2, #1
  40a188:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40a18c:	2101      	movs	r1, #1
  40a18e:	2807      	cmp	r0, #7
  40a190:	9211      	str	r2, [sp, #68]	; 0x44
  40a192:	9010      	str	r0, [sp, #64]	; 0x40
  40a194:	f8ca 5000 	str.w	r5, [sl]
  40a198:	f8ca 1004 	str.w	r1, [sl, #4]
  40a19c:	f340 8108 	ble.w	40a3b0 <_vfiprintf_r+0x938>
  40a1a0:	2a00      	cmp	r2, #0
  40a1a2:	f040 81bc 	bne.w	40a51e <_vfiprintf_r+0xaa6>
  40a1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a1a8:	2b00      	cmp	r3, #0
  40a1aa:	f43f ae1f 	beq.w	409dec <_vfiprintf_r+0x374>
  40a1ae:	ab0e      	add	r3, sp, #56	; 0x38
  40a1b0:	2202      	movs	r2, #2
  40a1b2:	4608      	mov	r0, r1
  40a1b4:	931c      	str	r3, [sp, #112]	; 0x70
  40a1b6:	921d      	str	r2, [sp, #116]	; 0x74
  40a1b8:	46ca      	mov	sl, r9
  40a1ba:	4601      	mov	r1, r0
  40a1bc:	f10a 0a08 	add.w	sl, sl, #8
  40a1c0:	3001      	adds	r0, #1
  40a1c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a1c4:	2b80      	cmp	r3, #128	; 0x80
  40a1c6:	f43f ae19 	beq.w	409dfc <_vfiprintf_r+0x384>
  40a1ca:	9b05      	ldr	r3, [sp, #20]
  40a1cc:	1ae4      	subs	r4, r4, r3
  40a1ce:	2c00      	cmp	r4, #0
  40a1d0:	dd2e      	ble.n	40a230 <_vfiprintf_r+0x7b8>
  40a1d2:	2c10      	cmp	r4, #16
  40a1d4:	4db3      	ldr	r5, [pc, #716]	; (40a4a4 <_vfiprintf_r+0xa2c>)
  40a1d6:	dd1e      	ble.n	40a216 <_vfiprintf_r+0x79e>
  40a1d8:	46d6      	mov	lr, sl
  40a1da:	2610      	movs	r6, #16
  40a1dc:	9f06      	ldr	r7, [sp, #24]
  40a1de:	f8dd a010 	ldr.w	sl, [sp, #16]
  40a1e2:	e006      	b.n	40a1f2 <_vfiprintf_r+0x77a>
  40a1e4:	1c88      	adds	r0, r1, #2
  40a1e6:	f10e 0e08 	add.w	lr, lr, #8
  40a1ea:	4619      	mov	r1, r3
  40a1ec:	3c10      	subs	r4, #16
  40a1ee:	2c10      	cmp	r4, #16
  40a1f0:	dd10      	ble.n	40a214 <_vfiprintf_r+0x79c>
  40a1f2:	1c4b      	adds	r3, r1, #1
  40a1f4:	3210      	adds	r2, #16
  40a1f6:	2b07      	cmp	r3, #7
  40a1f8:	9211      	str	r2, [sp, #68]	; 0x44
  40a1fa:	e88e 0060 	stmia.w	lr, {r5, r6}
  40a1fe:	9310      	str	r3, [sp, #64]	; 0x40
  40a200:	ddf0      	ble.n	40a1e4 <_vfiprintf_r+0x76c>
  40a202:	2a00      	cmp	r2, #0
  40a204:	d165      	bne.n	40a2d2 <_vfiprintf_r+0x85a>
  40a206:	3c10      	subs	r4, #16
  40a208:	2c10      	cmp	r4, #16
  40a20a:	f04f 0001 	mov.w	r0, #1
  40a20e:	4611      	mov	r1, r2
  40a210:	46ce      	mov	lr, r9
  40a212:	dcee      	bgt.n	40a1f2 <_vfiprintf_r+0x77a>
  40a214:	46f2      	mov	sl, lr
  40a216:	4422      	add	r2, r4
  40a218:	2807      	cmp	r0, #7
  40a21a:	9211      	str	r2, [sp, #68]	; 0x44
  40a21c:	f8ca 5000 	str.w	r5, [sl]
  40a220:	f8ca 4004 	str.w	r4, [sl, #4]
  40a224:	9010      	str	r0, [sp, #64]	; 0x40
  40a226:	f300 8085 	bgt.w	40a334 <_vfiprintf_r+0x8bc>
  40a22a:	f10a 0a08 	add.w	sl, sl, #8
  40a22e:	3001      	adds	r0, #1
  40a230:	9905      	ldr	r1, [sp, #20]
  40a232:	f8ca b000 	str.w	fp, [sl]
  40a236:	440a      	add	r2, r1
  40a238:	2807      	cmp	r0, #7
  40a23a:	9211      	str	r2, [sp, #68]	; 0x44
  40a23c:	f8ca 1004 	str.w	r1, [sl, #4]
  40a240:	9010      	str	r0, [sp, #64]	; 0x40
  40a242:	f340 8082 	ble.w	40a34a <_vfiprintf_r+0x8d2>
  40a246:	2a00      	cmp	r2, #0
  40a248:	f040 8118 	bne.w	40a47c <_vfiprintf_r+0xa04>
  40a24c:	9b02      	ldr	r3, [sp, #8]
  40a24e:	9210      	str	r2, [sp, #64]	; 0x40
  40a250:	0758      	lsls	r0, r3, #29
  40a252:	d535      	bpl.n	40a2c0 <_vfiprintf_r+0x848>
  40a254:	9b08      	ldr	r3, [sp, #32]
  40a256:	9901      	ldr	r1, [sp, #4]
  40a258:	1a5c      	subs	r4, r3, r1
  40a25a:	2c00      	cmp	r4, #0
  40a25c:	f340 80e7 	ble.w	40a42e <_vfiprintf_r+0x9b6>
  40a260:	46ca      	mov	sl, r9
  40a262:	2c10      	cmp	r4, #16
  40a264:	f340 8218 	ble.w	40a698 <_vfiprintf_r+0xc20>
  40a268:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a26a:	4e8f      	ldr	r6, [pc, #572]	; (40a4a8 <_vfiprintf_r+0xa30>)
  40a26c:	9f06      	ldr	r7, [sp, #24]
  40a26e:	f8dd b010 	ldr.w	fp, [sp, #16]
  40a272:	2510      	movs	r5, #16
  40a274:	e006      	b.n	40a284 <_vfiprintf_r+0x80c>
  40a276:	1c88      	adds	r0, r1, #2
  40a278:	f10a 0a08 	add.w	sl, sl, #8
  40a27c:	4619      	mov	r1, r3
  40a27e:	3c10      	subs	r4, #16
  40a280:	2c10      	cmp	r4, #16
  40a282:	dd11      	ble.n	40a2a8 <_vfiprintf_r+0x830>
  40a284:	1c4b      	adds	r3, r1, #1
  40a286:	3210      	adds	r2, #16
  40a288:	2b07      	cmp	r3, #7
  40a28a:	9211      	str	r2, [sp, #68]	; 0x44
  40a28c:	f8ca 6000 	str.w	r6, [sl]
  40a290:	f8ca 5004 	str.w	r5, [sl, #4]
  40a294:	9310      	str	r3, [sp, #64]	; 0x40
  40a296:	ddee      	ble.n	40a276 <_vfiprintf_r+0x7fe>
  40a298:	bb42      	cbnz	r2, 40a2ec <_vfiprintf_r+0x874>
  40a29a:	3c10      	subs	r4, #16
  40a29c:	2c10      	cmp	r4, #16
  40a29e:	f04f 0001 	mov.w	r0, #1
  40a2a2:	4611      	mov	r1, r2
  40a2a4:	46ca      	mov	sl, r9
  40a2a6:	dced      	bgt.n	40a284 <_vfiprintf_r+0x80c>
  40a2a8:	4422      	add	r2, r4
  40a2aa:	2807      	cmp	r0, #7
  40a2ac:	9211      	str	r2, [sp, #68]	; 0x44
  40a2ae:	f8ca 6000 	str.w	r6, [sl]
  40a2b2:	f8ca 4004 	str.w	r4, [sl, #4]
  40a2b6:	9010      	str	r0, [sp, #64]	; 0x40
  40a2b8:	dd51      	ble.n	40a35e <_vfiprintf_r+0x8e6>
  40a2ba:	2a00      	cmp	r2, #0
  40a2bc:	f040 819b 	bne.w	40a5f6 <_vfiprintf_r+0xb7e>
  40a2c0:	9b03      	ldr	r3, [sp, #12]
  40a2c2:	9a08      	ldr	r2, [sp, #32]
  40a2c4:	9901      	ldr	r1, [sp, #4]
  40a2c6:	428a      	cmp	r2, r1
  40a2c8:	bfac      	ite	ge
  40a2ca:	189b      	addge	r3, r3, r2
  40a2cc:	185b      	addlt	r3, r3, r1
  40a2ce:	9303      	str	r3, [sp, #12]
  40a2d0:	e04e      	b.n	40a370 <_vfiprintf_r+0x8f8>
  40a2d2:	aa0f      	add	r2, sp, #60	; 0x3c
  40a2d4:	4651      	mov	r1, sl
  40a2d6:	4638      	mov	r0, r7
  40a2d8:	f7ff fb8e 	bl	4099f8 <__sprint_r.part.0>
  40a2dc:	2800      	cmp	r0, #0
  40a2de:	f040 813f 	bne.w	40a560 <_vfiprintf_r+0xae8>
  40a2e2:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a2e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a2e6:	1c48      	adds	r0, r1, #1
  40a2e8:	46ce      	mov	lr, r9
  40a2ea:	e77f      	b.n	40a1ec <_vfiprintf_r+0x774>
  40a2ec:	aa0f      	add	r2, sp, #60	; 0x3c
  40a2ee:	4659      	mov	r1, fp
  40a2f0:	4638      	mov	r0, r7
  40a2f2:	f7ff fb81 	bl	4099f8 <__sprint_r.part.0>
  40a2f6:	b960      	cbnz	r0, 40a312 <_vfiprintf_r+0x89a>
  40a2f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a2fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a2fc:	1c48      	adds	r0, r1, #1
  40a2fe:	46ca      	mov	sl, r9
  40a300:	e7bd      	b.n	40a27e <_vfiprintf_r+0x806>
  40a302:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a304:	f8dd b010 	ldr.w	fp, [sp, #16]
  40a308:	2b00      	cmp	r3, #0
  40a30a:	f040 81d4 	bne.w	40a6b6 <_vfiprintf_r+0xc3e>
  40a30e:	2300      	movs	r3, #0
  40a310:	9310      	str	r3, [sp, #64]	; 0x40
  40a312:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40a316:	f013 0f01 	tst.w	r3, #1
  40a31a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40a31e:	d102      	bne.n	40a326 <_vfiprintf_r+0x8ae>
  40a320:	059a      	lsls	r2, r3, #22
  40a322:	f140 80de 	bpl.w	40a4e2 <_vfiprintf_r+0xa6a>
  40a326:	065b      	lsls	r3, r3, #25
  40a328:	f53f acb2 	bmi.w	409c90 <_vfiprintf_r+0x218>
  40a32c:	9803      	ldr	r0, [sp, #12]
  40a32e:	b02d      	add	sp, #180	; 0xb4
  40a330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a334:	2a00      	cmp	r2, #0
  40a336:	f040 8106 	bne.w	40a546 <_vfiprintf_r+0xace>
  40a33a:	9a05      	ldr	r2, [sp, #20]
  40a33c:	921d      	str	r2, [sp, #116]	; 0x74
  40a33e:	2301      	movs	r3, #1
  40a340:	9211      	str	r2, [sp, #68]	; 0x44
  40a342:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40a346:	9310      	str	r3, [sp, #64]	; 0x40
  40a348:	46ca      	mov	sl, r9
  40a34a:	f10a 0a08 	add.w	sl, sl, #8
  40a34e:	9b02      	ldr	r3, [sp, #8]
  40a350:	0759      	lsls	r1, r3, #29
  40a352:	d504      	bpl.n	40a35e <_vfiprintf_r+0x8e6>
  40a354:	9b08      	ldr	r3, [sp, #32]
  40a356:	9901      	ldr	r1, [sp, #4]
  40a358:	1a5c      	subs	r4, r3, r1
  40a35a:	2c00      	cmp	r4, #0
  40a35c:	dc81      	bgt.n	40a262 <_vfiprintf_r+0x7ea>
  40a35e:	9b03      	ldr	r3, [sp, #12]
  40a360:	9908      	ldr	r1, [sp, #32]
  40a362:	9801      	ldr	r0, [sp, #4]
  40a364:	4281      	cmp	r1, r0
  40a366:	bfac      	ite	ge
  40a368:	185b      	addge	r3, r3, r1
  40a36a:	181b      	addlt	r3, r3, r0
  40a36c:	9303      	str	r3, [sp, #12]
  40a36e:	bb72      	cbnz	r2, 40a3ce <_vfiprintf_r+0x956>
  40a370:	2300      	movs	r3, #0
  40a372:	9310      	str	r3, [sp, #64]	; 0x40
  40a374:	46ca      	mov	sl, r9
  40a376:	f7ff bbbc 	b.w	409af2 <_vfiprintf_r+0x7a>
  40a37a:	aa0f      	add	r2, sp, #60	; 0x3c
  40a37c:	9904      	ldr	r1, [sp, #16]
  40a37e:	4620      	mov	r0, r4
  40a380:	f7ff fb3a 	bl	4099f8 <__sprint_r.part.0>
  40a384:	bb50      	cbnz	r0, 40a3dc <_vfiprintf_r+0x964>
  40a386:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a388:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a38a:	f101 0e01 	add.w	lr, r1, #1
  40a38e:	46cc      	mov	ip, r9
  40a390:	e548      	b.n	409e24 <_vfiprintf_r+0x3ac>
  40a392:	2a00      	cmp	r2, #0
  40a394:	f040 8140 	bne.w	40a618 <_vfiprintf_r+0xba0>
  40a398:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40a39c:	2900      	cmp	r1, #0
  40a39e:	f000 811b 	beq.w	40a5d8 <_vfiprintf_r+0xb60>
  40a3a2:	2201      	movs	r2, #1
  40a3a4:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40a3a8:	4610      	mov	r0, r2
  40a3aa:	921d      	str	r2, [sp, #116]	; 0x74
  40a3ac:	911c      	str	r1, [sp, #112]	; 0x70
  40a3ae:	46ca      	mov	sl, r9
  40a3b0:	4601      	mov	r1, r0
  40a3b2:	f10a 0a08 	add.w	sl, sl, #8
  40a3b6:	3001      	adds	r0, #1
  40a3b8:	e507      	b.n	409dca <_vfiprintf_r+0x352>
  40a3ba:	9b02      	ldr	r3, [sp, #8]
  40a3bc:	2a01      	cmp	r2, #1
  40a3be:	f000 8098 	beq.w	40a4f2 <_vfiprintf_r+0xa7a>
  40a3c2:	2a02      	cmp	r2, #2
  40a3c4:	d10d      	bne.n	40a3e2 <_vfiprintf_r+0x96a>
  40a3c6:	9302      	str	r3, [sp, #8]
  40a3c8:	2600      	movs	r6, #0
  40a3ca:	2700      	movs	r7, #0
  40a3cc:	e5b0      	b.n	409f30 <_vfiprintf_r+0x4b8>
  40a3ce:	aa0f      	add	r2, sp, #60	; 0x3c
  40a3d0:	9904      	ldr	r1, [sp, #16]
  40a3d2:	9806      	ldr	r0, [sp, #24]
  40a3d4:	f7ff fb10 	bl	4099f8 <__sprint_r.part.0>
  40a3d8:	2800      	cmp	r0, #0
  40a3da:	d0c9      	beq.n	40a370 <_vfiprintf_r+0x8f8>
  40a3dc:	f8dd b010 	ldr.w	fp, [sp, #16]
  40a3e0:	e797      	b.n	40a312 <_vfiprintf_r+0x89a>
  40a3e2:	9302      	str	r3, [sp, #8]
  40a3e4:	2600      	movs	r6, #0
  40a3e6:	2700      	movs	r7, #0
  40a3e8:	4649      	mov	r1, r9
  40a3ea:	e000      	b.n	40a3ee <_vfiprintf_r+0x976>
  40a3ec:	4659      	mov	r1, fp
  40a3ee:	08f2      	lsrs	r2, r6, #3
  40a3f0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40a3f4:	08f8      	lsrs	r0, r7, #3
  40a3f6:	f006 0307 	and.w	r3, r6, #7
  40a3fa:	4607      	mov	r7, r0
  40a3fc:	4616      	mov	r6, r2
  40a3fe:	3330      	adds	r3, #48	; 0x30
  40a400:	ea56 0207 	orrs.w	r2, r6, r7
  40a404:	f801 3c01 	strb.w	r3, [r1, #-1]
  40a408:	f101 3bff 	add.w	fp, r1, #4294967295
  40a40c:	d1ee      	bne.n	40a3ec <_vfiprintf_r+0x974>
  40a40e:	9a02      	ldr	r2, [sp, #8]
  40a410:	07d6      	lsls	r6, r2, #31
  40a412:	f57f ad9d 	bpl.w	409f50 <_vfiprintf_r+0x4d8>
  40a416:	2b30      	cmp	r3, #48	; 0x30
  40a418:	f43f ad9a 	beq.w	409f50 <_vfiprintf_r+0x4d8>
  40a41c:	3902      	subs	r1, #2
  40a41e:	2330      	movs	r3, #48	; 0x30
  40a420:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40a424:	eba9 0301 	sub.w	r3, r9, r1
  40a428:	9305      	str	r3, [sp, #20]
  40a42a:	468b      	mov	fp, r1
  40a42c:	e476      	b.n	409d1c <_vfiprintf_r+0x2a4>
  40a42e:	9b03      	ldr	r3, [sp, #12]
  40a430:	9a08      	ldr	r2, [sp, #32]
  40a432:	428a      	cmp	r2, r1
  40a434:	bfac      	ite	ge
  40a436:	189b      	addge	r3, r3, r2
  40a438:	185b      	addlt	r3, r3, r1
  40a43a:	9303      	str	r3, [sp, #12]
  40a43c:	e798      	b.n	40a370 <_vfiprintf_r+0x8f8>
  40a43e:	2202      	movs	r2, #2
  40a440:	e44d      	b.n	409cde <_vfiprintf_r+0x266>
  40a442:	2f00      	cmp	r7, #0
  40a444:	bf08      	it	eq
  40a446:	2e0a      	cmpeq	r6, #10
  40a448:	d352      	bcc.n	40a4f0 <_vfiprintf_r+0xa78>
  40a44a:	46cb      	mov	fp, r9
  40a44c:	4630      	mov	r0, r6
  40a44e:	4639      	mov	r1, r7
  40a450:	220a      	movs	r2, #10
  40a452:	2300      	movs	r3, #0
  40a454:	f7fd f93a 	bl	4076cc <__aeabi_uldivmod>
  40a458:	3230      	adds	r2, #48	; 0x30
  40a45a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40a45e:	4630      	mov	r0, r6
  40a460:	4639      	mov	r1, r7
  40a462:	2300      	movs	r3, #0
  40a464:	220a      	movs	r2, #10
  40a466:	f7fd f931 	bl	4076cc <__aeabi_uldivmod>
  40a46a:	4606      	mov	r6, r0
  40a46c:	460f      	mov	r7, r1
  40a46e:	ea56 0307 	orrs.w	r3, r6, r7
  40a472:	d1eb      	bne.n	40a44c <_vfiprintf_r+0x9d4>
  40a474:	e56c      	b.n	409f50 <_vfiprintf_r+0x4d8>
  40a476:	9405      	str	r4, [sp, #20]
  40a478:	46cb      	mov	fp, r9
  40a47a:	e44f      	b.n	409d1c <_vfiprintf_r+0x2a4>
  40a47c:	aa0f      	add	r2, sp, #60	; 0x3c
  40a47e:	9904      	ldr	r1, [sp, #16]
  40a480:	9806      	ldr	r0, [sp, #24]
  40a482:	f7ff fab9 	bl	4099f8 <__sprint_r.part.0>
  40a486:	2800      	cmp	r0, #0
  40a488:	d1a8      	bne.n	40a3dc <_vfiprintf_r+0x964>
  40a48a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a48c:	46ca      	mov	sl, r9
  40a48e:	e75e      	b.n	40a34e <_vfiprintf_r+0x8d6>
  40a490:	aa0f      	add	r2, sp, #60	; 0x3c
  40a492:	9904      	ldr	r1, [sp, #16]
  40a494:	9806      	ldr	r0, [sp, #24]
  40a496:	f7ff faaf 	bl	4099f8 <__sprint_r.part.0>
  40a49a:	2800      	cmp	r0, #0
  40a49c:	d19e      	bne.n	40a3dc <_vfiprintf_r+0x964>
  40a49e:	46ca      	mov	sl, r9
  40a4a0:	f7ff bbc0 	b.w	409c24 <_vfiprintf_r+0x1ac>
  40a4a4:	0040de20 	.word	0x0040de20
  40a4a8:	0040de10 	.word	0x0040de10
  40a4ac:	3104      	adds	r1, #4
  40a4ae:	6816      	ldr	r6, [r2, #0]
  40a4b0:	9107      	str	r1, [sp, #28]
  40a4b2:	2201      	movs	r2, #1
  40a4b4:	2700      	movs	r7, #0
  40a4b6:	e412      	b.n	409cde <_vfiprintf_r+0x266>
  40a4b8:	9807      	ldr	r0, [sp, #28]
  40a4ba:	4601      	mov	r1, r0
  40a4bc:	3104      	adds	r1, #4
  40a4be:	6806      	ldr	r6, [r0, #0]
  40a4c0:	9107      	str	r1, [sp, #28]
  40a4c2:	2700      	movs	r7, #0
  40a4c4:	e40b      	b.n	409cde <_vfiprintf_r+0x266>
  40a4c6:	680e      	ldr	r6, [r1, #0]
  40a4c8:	3104      	adds	r1, #4
  40a4ca:	9107      	str	r1, [sp, #28]
  40a4cc:	2700      	movs	r7, #0
  40a4ce:	e591      	b.n	409ff4 <_vfiprintf_r+0x57c>
  40a4d0:	9907      	ldr	r1, [sp, #28]
  40a4d2:	680e      	ldr	r6, [r1, #0]
  40a4d4:	460a      	mov	r2, r1
  40a4d6:	17f7      	asrs	r7, r6, #31
  40a4d8:	3204      	adds	r2, #4
  40a4da:	9207      	str	r2, [sp, #28]
  40a4dc:	4630      	mov	r0, r6
  40a4de:	4639      	mov	r1, r7
  40a4e0:	e50f      	b.n	409f02 <_vfiprintf_r+0x48a>
  40a4e2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40a4e6:	f001 fe4d 	bl	40c184 <__retarget_lock_release_recursive>
  40a4ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40a4ee:	e71a      	b.n	40a326 <_vfiprintf_r+0x8ae>
  40a4f0:	9b02      	ldr	r3, [sp, #8]
  40a4f2:	9302      	str	r3, [sp, #8]
  40a4f4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40a4f8:	3630      	adds	r6, #48	; 0x30
  40a4fa:	2301      	movs	r3, #1
  40a4fc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  40a500:	9305      	str	r3, [sp, #20]
  40a502:	e40b      	b.n	409d1c <_vfiprintf_r+0x2a4>
  40a504:	aa0f      	add	r2, sp, #60	; 0x3c
  40a506:	9904      	ldr	r1, [sp, #16]
  40a508:	9806      	ldr	r0, [sp, #24]
  40a50a:	f7ff fa75 	bl	4099f8 <__sprint_r.part.0>
  40a50e:	2800      	cmp	r0, #0
  40a510:	f47f af64 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a514:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a516:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a518:	1c48      	adds	r0, r1, #1
  40a51a:	46ca      	mov	sl, r9
  40a51c:	e651      	b.n	40a1c2 <_vfiprintf_r+0x74a>
  40a51e:	aa0f      	add	r2, sp, #60	; 0x3c
  40a520:	9904      	ldr	r1, [sp, #16]
  40a522:	9806      	ldr	r0, [sp, #24]
  40a524:	f7ff fa68 	bl	4099f8 <__sprint_r.part.0>
  40a528:	2800      	cmp	r0, #0
  40a52a:	f47f af57 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a52e:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a530:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a532:	1c48      	adds	r0, r1, #1
  40a534:	46ca      	mov	sl, r9
  40a536:	e448      	b.n	409dca <_vfiprintf_r+0x352>
  40a538:	2a00      	cmp	r2, #0
  40a53a:	f040 8091 	bne.w	40a660 <_vfiprintf_r+0xbe8>
  40a53e:	2001      	movs	r0, #1
  40a540:	4611      	mov	r1, r2
  40a542:	46ca      	mov	sl, r9
  40a544:	e641      	b.n	40a1ca <_vfiprintf_r+0x752>
  40a546:	aa0f      	add	r2, sp, #60	; 0x3c
  40a548:	9904      	ldr	r1, [sp, #16]
  40a54a:	9806      	ldr	r0, [sp, #24]
  40a54c:	f7ff fa54 	bl	4099f8 <__sprint_r.part.0>
  40a550:	2800      	cmp	r0, #0
  40a552:	f47f af43 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a556:	9810      	ldr	r0, [sp, #64]	; 0x40
  40a558:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a55a:	3001      	adds	r0, #1
  40a55c:	46ca      	mov	sl, r9
  40a55e:	e667      	b.n	40a230 <_vfiprintf_r+0x7b8>
  40a560:	46d3      	mov	fp, sl
  40a562:	e6d6      	b.n	40a312 <_vfiprintf_r+0x89a>
  40a564:	9e07      	ldr	r6, [sp, #28]
  40a566:	3607      	adds	r6, #7
  40a568:	f026 0207 	bic.w	r2, r6, #7
  40a56c:	f102 0108 	add.w	r1, r2, #8
  40a570:	e9d2 6700 	ldrd	r6, r7, [r2]
  40a574:	9107      	str	r1, [sp, #28]
  40a576:	2201      	movs	r2, #1
  40a578:	f7ff bbb1 	b.w	409cde <_vfiprintf_r+0x266>
  40a57c:	9e07      	ldr	r6, [sp, #28]
  40a57e:	3607      	adds	r6, #7
  40a580:	f026 0607 	bic.w	r6, r6, #7
  40a584:	e9d6 0100 	ldrd	r0, r1, [r6]
  40a588:	f106 0208 	add.w	r2, r6, #8
  40a58c:	9207      	str	r2, [sp, #28]
  40a58e:	4606      	mov	r6, r0
  40a590:	460f      	mov	r7, r1
  40a592:	e4b6      	b.n	409f02 <_vfiprintf_r+0x48a>
  40a594:	9e07      	ldr	r6, [sp, #28]
  40a596:	3607      	adds	r6, #7
  40a598:	f026 0207 	bic.w	r2, r6, #7
  40a59c:	f102 0108 	add.w	r1, r2, #8
  40a5a0:	e9d2 6700 	ldrd	r6, r7, [r2]
  40a5a4:	9107      	str	r1, [sp, #28]
  40a5a6:	2200      	movs	r2, #0
  40a5a8:	f7ff bb99 	b.w	409cde <_vfiprintf_r+0x266>
  40a5ac:	9e07      	ldr	r6, [sp, #28]
  40a5ae:	3607      	adds	r6, #7
  40a5b0:	f026 0107 	bic.w	r1, r6, #7
  40a5b4:	f101 0008 	add.w	r0, r1, #8
  40a5b8:	9007      	str	r0, [sp, #28]
  40a5ba:	e9d1 6700 	ldrd	r6, r7, [r1]
  40a5be:	e519      	b.n	409ff4 <_vfiprintf_r+0x57c>
  40a5c0:	46cb      	mov	fp, r9
  40a5c2:	f7ff bbab 	b.w	409d1c <_vfiprintf_r+0x2a4>
  40a5c6:	252d      	movs	r5, #45	; 0x2d
  40a5c8:	4276      	negs	r6, r6
  40a5ca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40a5ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a5d2:	2201      	movs	r2, #1
  40a5d4:	f7ff bb88 	b.w	409ce8 <_vfiprintf_r+0x270>
  40a5d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a5da:	b9b3      	cbnz	r3, 40a60a <_vfiprintf_r+0xb92>
  40a5dc:	4611      	mov	r1, r2
  40a5de:	2001      	movs	r0, #1
  40a5e0:	46ca      	mov	sl, r9
  40a5e2:	e5f2      	b.n	40a1ca <_vfiprintf_r+0x752>
  40a5e4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40a5e8:	f001 fdcc 	bl	40c184 <__retarget_lock_release_recursive>
  40a5ec:	f04f 33ff 	mov.w	r3, #4294967295
  40a5f0:	9303      	str	r3, [sp, #12]
  40a5f2:	f7ff bb50 	b.w	409c96 <_vfiprintf_r+0x21e>
  40a5f6:	aa0f      	add	r2, sp, #60	; 0x3c
  40a5f8:	9904      	ldr	r1, [sp, #16]
  40a5fa:	9806      	ldr	r0, [sp, #24]
  40a5fc:	f7ff f9fc 	bl	4099f8 <__sprint_r.part.0>
  40a600:	2800      	cmp	r0, #0
  40a602:	f47f aeeb 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a606:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a608:	e6a9      	b.n	40a35e <_vfiprintf_r+0x8e6>
  40a60a:	ab0e      	add	r3, sp, #56	; 0x38
  40a60c:	2202      	movs	r2, #2
  40a60e:	931c      	str	r3, [sp, #112]	; 0x70
  40a610:	921d      	str	r2, [sp, #116]	; 0x74
  40a612:	2001      	movs	r0, #1
  40a614:	46ca      	mov	sl, r9
  40a616:	e5d0      	b.n	40a1ba <_vfiprintf_r+0x742>
  40a618:	aa0f      	add	r2, sp, #60	; 0x3c
  40a61a:	9904      	ldr	r1, [sp, #16]
  40a61c:	9806      	ldr	r0, [sp, #24]
  40a61e:	f7ff f9eb 	bl	4099f8 <__sprint_r.part.0>
  40a622:	2800      	cmp	r0, #0
  40a624:	f47f aeda 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a628:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a62a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a62c:	1c48      	adds	r0, r1, #1
  40a62e:	46ca      	mov	sl, r9
  40a630:	e5a4      	b.n	40a17c <_vfiprintf_r+0x704>
  40a632:	9a07      	ldr	r2, [sp, #28]
  40a634:	9903      	ldr	r1, [sp, #12]
  40a636:	6813      	ldr	r3, [r2, #0]
  40a638:	17cd      	asrs	r5, r1, #31
  40a63a:	4608      	mov	r0, r1
  40a63c:	3204      	adds	r2, #4
  40a63e:	4629      	mov	r1, r5
  40a640:	9207      	str	r2, [sp, #28]
  40a642:	e9c3 0100 	strd	r0, r1, [r3]
  40a646:	f7ff ba54 	b.w	409af2 <_vfiprintf_r+0x7a>
  40a64a:	4658      	mov	r0, fp
  40a64c:	9607      	str	r6, [sp, #28]
  40a64e:	9302      	str	r3, [sp, #8]
  40a650:	f7fd ff36 	bl	4084c0 <strlen>
  40a654:	2400      	movs	r4, #0
  40a656:	9005      	str	r0, [sp, #20]
  40a658:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40a65c:	f7ff bb5e 	b.w	409d1c <_vfiprintf_r+0x2a4>
  40a660:	aa0f      	add	r2, sp, #60	; 0x3c
  40a662:	9904      	ldr	r1, [sp, #16]
  40a664:	9806      	ldr	r0, [sp, #24]
  40a666:	f7ff f9c7 	bl	4099f8 <__sprint_r.part.0>
  40a66a:	2800      	cmp	r0, #0
  40a66c:	f47f aeb6 	bne.w	40a3dc <_vfiprintf_r+0x964>
  40a670:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a672:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a674:	1c48      	adds	r0, r1, #1
  40a676:	46ca      	mov	sl, r9
  40a678:	e5a7      	b.n	40a1ca <_vfiprintf_r+0x752>
  40a67a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a67c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40a67e:	4e20      	ldr	r6, [pc, #128]	; (40a700 <_vfiprintf_r+0xc88>)
  40a680:	3101      	adds	r1, #1
  40a682:	f7ff bb90 	b.w	409da6 <_vfiprintf_r+0x32e>
  40a686:	2c06      	cmp	r4, #6
  40a688:	bf28      	it	cs
  40a68a:	2406      	movcs	r4, #6
  40a68c:	9405      	str	r4, [sp, #20]
  40a68e:	9607      	str	r6, [sp, #28]
  40a690:	9401      	str	r4, [sp, #4]
  40a692:	f8df b070 	ldr.w	fp, [pc, #112]	; 40a704 <_vfiprintf_r+0xc8c>
  40a696:	e4d5      	b.n	40a044 <_vfiprintf_r+0x5cc>
  40a698:	9810      	ldr	r0, [sp, #64]	; 0x40
  40a69a:	4e19      	ldr	r6, [pc, #100]	; (40a700 <_vfiprintf_r+0xc88>)
  40a69c:	3001      	adds	r0, #1
  40a69e:	e603      	b.n	40a2a8 <_vfiprintf_r+0x830>
  40a6a0:	9405      	str	r4, [sp, #20]
  40a6a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40a6a6:	9607      	str	r6, [sp, #28]
  40a6a8:	9302      	str	r3, [sp, #8]
  40a6aa:	4604      	mov	r4, r0
  40a6ac:	f7ff bb36 	b.w	409d1c <_vfiprintf_r+0x2a4>
  40a6b0:	4686      	mov	lr, r0
  40a6b2:	f7ff bbce 	b.w	409e52 <_vfiprintf_r+0x3da>
  40a6b6:	9806      	ldr	r0, [sp, #24]
  40a6b8:	aa0f      	add	r2, sp, #60	; 0x3c
  40a6ba:	4659      	mov	r1, fp
  40a6bc:	f7ff f99c 	bl	4099f8 <__sprint_r.part.0>
  40a6c0:	2800      	cmp	r0, #0
  40a6c2:	f43f ae24 	beq.w	40a30e <_vfiprintf_r+0x896>
  40a6c6:	e624      	b.n	40a312 <_vfiprintf_r+0x89a>
  40a6c8:	9907      	ldr	r1, [sp, #28]
  40a6ca:	f898 2001 	ldrb.w	r2, [r8, #1]
  40a6ce:	680c      	ldr	r4, [r1, #0]
  40a6d0:	3104      	adds	r1, #4
  40a6d2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40a6d6:	46b8      	mov	r8, r7
  40a6d8:	9107      	str	r1, [sp, #28]
  40a6da:	f7ff ba3f 	b.w	409b5c <_vfiprintf_r+0xe4>
  40a6de:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a6e2:	e43c      	b.n	409f5e <_vfiprintf_r+0x4e6>
  40a6e4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a6e8:	e521      	b.n	40a12e <_vfiprintf_r+0x6b6>
  40a6ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a6ee:	f7ff bbf4 	b.w	409eda <_vfiprintf_r+0x462>
  40a6f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a6f6:	e491      	b.n	40a01c <_vfiprintf_r+0x5a4>
  40a6f8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40a6fc:	e469      	b.n	409fd2 <_vfiprintf_r+0x55a>
  40a6fe:	bf00      	nop
  40a700:	0040de10 	.word	0x0040de10
  40a704:	0040dde4 	.word	0x0040dde4

0040a708 <__sbprintf>:
  40a708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a70c:	460c      	mov	r4, r1
  40a70e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40a712:	8989      	ldrh	r1, [r1, #12]
  40a714:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40a716:	89e5      	ldrh	r5, [r4, #14]
  40a718:	9619      	str	r6, [sp, #100]	; 0x64
  40a71a:	f021 0102 	bic.w	r1, r1, #2
  40a71e:	4606      	mov	r6, r0
  40a720:	69e0      	ldr	r0, [r4, #28]
  40a722:	f8ad 100c 	strh.w	r1, [sp, #12]
  40a726:	4617      	mov	r7, r2
  40a728:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40a72c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40a72e:	f8ad 500e 	strh.w	r5, [sp, #14]
  40a732:	4698      	mov	r8, r3
  40a734:	ad1a      	add	r5, sp, #104	; 0x68
  40a736:	2300      	movs	r3, #0
  40a738:	9007      	str	r0, [sp, #28]
  40a73a:	a816      	add	r0, sp, #88	; 0x58
  40a73c:	9209      	str	r2, [sp, #36]	; 0x24
  40a73e:	9306      	str	r3, [sp, #24]
  40a740:	9500      	str	r5, [sp, #0]
  40a742:	9504      	str	r5, [sp, #16]
  40a744:	9102      	str	r1, [sp, #8]
  40a746:	9105      	str	r1, [sp, #20]
  40a748:	f001 fd16 	bl	40c178 <__retarget_lock_init_recursive>
  40a74c:	4643      	mov	r3, r8
  40a74e:	463a      	mov	r2, r7
  40a750:	4669      	mov	r1, sp
  40a752:	4630      	mov	r0, r6
  40a754:	f7ff f990 	bl	409a78 <_vfiprintf_r>
  40a758:	1e05      	subs	r5, r0, #0
  40a75a:	db07      	blt.n	40a76c <__sbprintf+0x64>
  40a75c:	4630      	mov	r0, r6
  40a75e:	4669      	mov	r1, sp
  40a760:	f001 f8e8 	bl	40b934 <_fflush_r>
  40a764:	2800      	cmp	r0, #0
  40a766:	bf18      	it	ne
  40a768:	f04f 35ff 	movne.w	r5, #4294967295
  40a76c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40a770:	065b      	lsls	r3, r3, #25
  40a772:	d503      	bpl.n	40a77c <__sbprintf+0x74>
  40a774:	89a3      	ldrh	r3, [r4, #12]
  40a776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a77a:	81a3      	strh	r3, [r4, #12]
  40a77c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40a77e:	f001 fcfd 	bl	40c17c <__retarget_lock_close_recursive>
  40a782:	4628      	mov	r0, r5
  40a784:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40a788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040a78c <__swsetup_r>:
  40a78c:	b538      	push	{r3, r4, r5, lr}
  40a78e:	4b30      	ldr	r3, [pc, #192]	; (40a850 <__swsetup_r+0xc4>)
  40a790:	681b      	ldr	r3, [r3, #0]
  40a792:	4605      	mov	r5, r0
  40a794:	460c      	mov	r4, r1
  40a796:	b113      	cbz	r3, 40a79e <__swsetup_r+0x12>
  40a798:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40a79a:	2a00      	cmp	r2, #0
  40a79c:	d038      	beq.n	40a810 <__swsetup_r+0x84>
  40a79e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a7a2:	b293      	uxth	r3, r2
  40a7a4:	0718      	lsls	r0, r3, #28
  40a7a6:	d50c      	bpl.n	40a7c2 <__swsetup_r+0x36>
  40a7a8:	6920      	ldr	r0, [r4, #16]
  40a7aa:	b1a8      	cbz	r0, 40a7d8 <__swsetup_r+0x4c>
  40a7ac:	f013 0201 	ands.w	r2, r3, #1
  40a7b0:	d01e      	beq.n	40a7f0 <__swsetup_r+0x64>
  40a7b2:	6963      	ldr	r3, [r4, #20]
  40a7b4:	2200      	movs	r2, #0
  40a7b6:	425b      	negs	r3, r3
  40a7b8:	61a3      	str	r3, [r4, #24]
  40a7ba:	60a2      	str	r2, [r4, #8]
  40a7bc:	b1f0      	cbz	r0, 40a7fc <__swsetup_r+0x70>
  40a7be:	2000      	movs	r0, #0
  40a7c0:	bd38      	pop	{r3, r4, r5, pc}
  40a7c2:	06d9      	lsls	r1, r3, #27
  40a7c4:	d53c      	bpl.n	40a840 <__swsetup_r+0xb4>
  40a7c6:	0758      	lsls	r0, r3, #29
  40a7c8:	d426      	bmi.n	40a818 <__swsetup_r+0x8c>
  40a7ca:	6920      	ldr	r0, [r4, #16]
  40a7cc:	f042 0308 	orr.w	r3, r2, #8
  40a7d0:	81a3      	strh	r3, [r4, #12]
  40a7d2:	b29b      	uxth	r3, r3
  40a7d4:	2800      	cmp	r0, #0
  40a7d6:	d1e9      	bne.n	40a7ac <__swsetup_r+0x20>
  40a7d8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40a7dc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40a7e0:	d0e4      	beq.n	40a7ac <__swsetup_r+0x20>
  40a7e2:	4628      	mov	r0, r5
  40a7e4:	4621      	mov	r1, r4
  40a7e6:	f001 fcfd 	bl	40c1e4 <__smakebuf_r>
  40a7ea:	89a3      	ldrh	r3, [r4, #12]
  40a7ec:	6920      	ldr	r0, [r4, #16]
  40a7ee:	e7dd      	b.n	40a7ac <__swsetup_r+0x20>
  40a7f0:	0799      	lsls	r1, r3, #30
  40a7f2:	bf58      	it	pl
  40a7f4:	6962      	ldrpl	r2, [r4, #20]
  40a7f6:	60a2      	str	r2, [r4, #8]
  40a7f8:	2800      	cmp	r0, #0
  40a7fa:	d1e0      	bne.n	40a7be <__swsetup_r+0x32>
  40a7fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a800:	061a      	lsls	r2, r3, #24
  40a802:	d5dd      	bpl.n	40a7c0 <__swsetup_r+0x34>
  40a804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a808:	81a3      	strh	r3, [r4, #12]
  40a80a:	f04f 30ff 	mov.w	r0, #4294967295
  40a80e:	bd38      	pop	{r3, r4, r5, pc}
  40a810:	4618      	mov	r0, r3
  40a812:	f001 f8e7 	bl	40b9e4 <__sinit>
  40a816:	e7c2      	b.n	40a79e <__swsetup_r+0x12>
  40a818:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a81a:	b151      	cbz	r1, 40a832 <__swsetup_r+0xa6>
  40a81c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a820:	4299      	cmp	r1, r3
  40a822:	d004      	beq.n	40a82e <__swsetup_r+0xa2>
  40a824:	4628      	mov	r0, r5
  40a826:	f001 fa03 	bl	40bc30 <_free_r>
  40a82a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a82e:	2300      	movs	r3, #0
  40a830:	6323      	str	r3, [r4, #48]	; 0x30
  40a832:	2300      	movs	r3, #0
  40a834:	6920      	ldr	r0, [r4, #16]
  40a836:	6063      	str	r3, [r4, #4]
  40a838:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40a83c:	6020      	str	r0, [r4, #0]
  40a83e:	e7c5      	b.n	40a7cc <__swsetup_r+0x40>
  40a840:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40a844:	2309      	movs	r3, #9
  40a846:	602b      	str	r3, [r5, #0]
  40a848:	f04f 30ff 	mov.w	r0, #4294967295
  40a84c:	81a2      	strh	r2, [r4, #12]
  40a84e:	bd38      	pop	{r3, r4, r5, pc}
  40a850:	20400018 	.word	0x20400018

0040a854 <register_fini>:
  40a854:	4b02      	ldr	r3, [pc, #8]	; (40a860 <register_fini+0xc>)
  40a856:	b113      	cbz	r3, 40a85e <register_fini+0xa>
  40a858:	4802      	ldr	r0, [pc, #8]	; (40a864 <register_fini+0x10>)
  40a85a:	f000 b805 	b.w	40a868 <atexit>
  40a85e:	4770      	bx	lr
  40a860:	00000000 	.word	0x00000000
  40a864:	0040ba55 	.word	0x0040ba55

0040a868 <atexit>:
  40a868:	2300      	movs	r3, #0
  40a86a:	4601      	mov	r1, r0
  40a86c:	461a      	mov	r2, r3
  40a86e:	4618      	mov	r0, r3
  40a870:	f002 bbda 	b.w	40d028 <__register_exitproc>

0040a874 <quorem>:
  40a874:	6902      	ldr	r2, [r0, #16]
  40a876:	690b      	ldr	r3, [r1, #16]
  40a878:	4293      	cmp	r3, r2
  40a87a:	f300 808d 	bgt.w	40a998 <quorem+0x124>
  40a87e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a882:	f103 38ff 	add.w	r8, r3, #4294967295
  40a886:	f101 0714 	add.w	r7, r1, #20
  40a88a:	f100 0b14 	add.w	fp, r0, #20
  40a88e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40a892:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40a896:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40a89a:	b083      	sub	sp, #12
  40a89c:	3201      	adds	r2, #1
  40a89e:	fbb3 f9f2 	udiv	r9, r3, r2
  40a8a2:	eb0b 0304 	add.w	r3, fp, r4
  40a8a6:	9400      	str	r4, [sp, #0]
  40a8a8:	eb07 0a04 	add.w	sl, r7, r4
  40a8ac:	9301      	str	r3, [sp, #4]
  40a8ae:	f1b9 0f00 	cmp.w	r9, #0
  40a8b2:	d039      	beq.n	40a928 <quorem+0xb4>
  40a8b4:	2500      	movs	r5, #0
  40a8b6:	462e      	mov	r6, r5
  40a8b8:	46bc      	mov	ip, r7
  40a8ba:	46de      	mov	lr, fp
  40a8bc:	f85c 4b04 	ldr.w	r4, [ip], #4
  40a8c0:	f8de 3000 	ldr.w	r3, [lr]
  40a8c4:	b2a2      	uxth	r2, r4
  40a8c6:	fb09 5502 	mla	r5, r9, r2, r5
  40a8ca:	0c22      	lsrs	r2, r4, #16
  40a8cc:	0c2c      	lsrs	r4, r5, #16
  40a8ce:	fb09 4202 	mla	r2, r9, r2, r4
  40a8d2:	b2ad      	uxth	r5, r5
  40a8d4:	1b75      	subs	r5, r6, r5
  40a8d6:	b296      	uxth	r6, r2
  40a8d8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40a8dc:	fa15 f383 	uxtah	r3, r5, r3
  40a8e0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40a8e4:	b29b      	uxth	r3, r3
  40a8e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40a8ea:	45e2      	cmp	sl, ip
  40a8ec:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40a8f0:	f84e 3b04 	str.w	r3, [lr], #4
  40a8f4:	ea4f 4626 	mov.w	r6, r6, asr #16
  40a8f8:	d2e0      	bcs.n	40a8bc <quorem+0x48>
  40a8fa:	9b00      	ldr	r3, [sp, #0]
  40a8fc:	f85b 3003 	ldr.w	r3, [fp, r3]
  40a900:	b993      	cbnz	r3, 40a928 <quorem+0xb4>
  40a902:	9c01      	ldr	r4, [sp, #4]
  40a904:	1f23      	subs	r3, r4, #4
  40a906:	459b      	cmp	fp, r3
  40a908:	d20c      	bcs.n	40a924 <quorem+0xb0>
  40a90a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40a90e:	b94b      	cbnz	r3, 40a924 <quorem+0xb0>
  40a910:	f1a4 0308 	sub.w	r3, r4, #8
  40a914:	e002      	b.n	40a91c <quorem+0xa8>
  40a916:	681a      	ldr	r2, [r3, #0]
  40a918:	3b04      	subs	r3, #4
  40a91a:	b91a      	cbnz	r2, 40a924 <quorem+0xb0>
  40a91c:	459b      	cmp	fp, r3
  40a91e:	f108 38ff 	add.w	r8, r8, #4294967295
  40a922:	d3f8      	bcc.n	40a916 <quorem+0xa2>
  40a924:	f8c0 8010 	str.w	r8, [r0, #16]
  40a928:	4604      	mov	r4, r0
  40a92a:	f001 ff73 	bl	40c814 <__mcmp>
  40a92e:	2800      	cmp	r0, #0
  40a930:	db2e      	blt.n	40a990 <quorem+0x11c>
  40a932:	f109 0901 	add.w	r9, r9, #1
  40a936:	465d      	mov	r5, fp
  40a938:	2300      	movs	r3, #0
  40a93a:	f857 1b04 	ldr.w	r1, [r7], #4
  40a93e:	6828      	ldr	r0, [r5, #0]
  40a940:	b28a      	uxth	r2, r1
  40a942:	1a9a      	subs	r2, r3, r2
  40a944:	0c0b      	lsrs	r3, r1, #16
  40a946:	fa12 f280 	uxtah	r2, r2, r0
  40a94a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40a94e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40a952:	b292      	uxth	r2, r2
  40a954:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40a958:	45ba      	cmp	sl, r7
  40a95a:	f845 2b04 	str.w	r2, [r5], #4
  40a95e:	ea4f 4323 	mov.w	r3, r3, asr #16
  40a962:	d2ea      	bcs.n	40a93a <quorem+0xc6>
  40a964:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40a968:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40a96c:	b982      	cbnz	r2, 40a990 <quorem+0x11c>
  40a96e:	1f1a      	subs	r2, r3, #4
  40a970:	4593      	cmp	fp, r2
  40a972:	d20b      	bcs.n	40a98c <quorem+0x118>
  40a974:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40a978:	b942      	cbnz	r2, 40a98c <quorem+0x118>
  40a97a:	3b08      	subs	r3, #8
  40a97c:	e002      	b.n	40a984 <quorem+0x110>
  40a97e:	681a      	ldr	r2, [r3, #0]
  40a980:	3b04      	subs	r3, #4
  40a982:	b91a      	cbnz	r2, 40a98c <quorem+0x118>
  40a984:	459b      	cmp	fp, r3
  40a986:	f108 38ff 	add.w	r8, r8, #4294967295
  40a98a:	d3f8      	bcc.n	40a97e <quorem+0x10a>
  40a98c:	f8c4 8010 	str.w	r8, [r4, #16]
  40a990:	4648      	mov	r0, r9
  40a992:	b003      	add	sp, #12
  40a994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a998:	2000      	movs	r0, #0
  40a99a:	4770      	bx	lr
  40a99c:	0000      	movs	r0, r0
	...

0040a9a0 <_dtoa_r>:
  40a9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a9a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40a9a6:	b09b      	sub	sp, #108	; 0x6c
  40a9a8:	4604      	mov	r4, r0
  40a9aa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40a9ac:	4692      	mov	sl, r2
  40a9ae:	469b      	mov	fp, r3
  40a9b0:	b141      	cbz	r1, 40a9c4 <_dtoa_r+0x24>
  40a9b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40a9b4:	604a      	str	r2, [r1, #4]
  40a9b6:	2301      	movs	r3, #1
  40a9b8:	4093      	lsls	r3, r2
  40a9ba:	608b      	str	r3, [r1, #8]
  40a9bc:	f001 fd52 	bl	40c464 <_Bfree>
  40a9c0:	2300      	movs	r3, #0
  40a9c2:	6423      	str	r3, [r4, #64]	; 0x40
  40a9c4:	f1bb 0f00 	cmp.w	fp, #0
  40a9c8:	465d      	mov	r5, fp
  40a9ca:	db35      	blt.n	40aa38 <_dtoa_r+0x98>
  40a9cc:	2300      	movs	r3, #0
  40a9ce:	6033      	str	r3, [r6, #0]
  40a9d0:	4b9d      	ldr	r3, [pc, #628]	; (40ac48 <_dtoa_r+0x2a8>)
  40a9d2:	43ab      	bics	r3, r5
  40a9d4:	d015      	beq.n	40aa02 <_dtoa_r+0x62>
  40a9d6:	4650      	mov	r0, sl
  40a9d8:	4659      	mov	r1, fp
  40a9da:	2200      	movs	r2, #0
  40a9dc:	2300      	movs	r3, #0
  40a9de:	f003 f89b 	bl	40db18 <__aeabi_dcmpeq>
  40a9e2:	4680      	mov	r8, r0
  40a9e4:	2800      	cmp	r0, #0
  40a9e6:	d02d      	beq.n	40aa44 <_dtoa_r+0xa4>
  40a9e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40a9ea:	2301      	movs	r3, #1
  40a9ec:	6013      	str	r3, [r2, #0]
  40a9ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40a9f0:	2b00      	cmp	r3, #0
  40a9f2:	f000 80bd 	beq.w	40ab70 <_dtoa_r+0x1d0>
  40a9f6:	4895      	ldr	r0, [pc, #596]	; (40ac4c <_dtoa_r+0x2ac>)
  40a9f8:	6018      	str	r0, [r3, #0]
  40a9fa:	3801      	subs	r0, #1
  40a9fc:	b01b      	add	sp, #108	; 0x6c
  40a9fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aa02:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40aa04:	f242 730f 	movw	r3, #9999	; 0x270f
  40aa08:	6013      	str	r3, [r2, #0]
  40aa0a:	f1ba 0f00 	cmp.w	sl, #0
  40aa0e:	d10d      	bne.n	40aa2c <_dtoa_r+0x8c>
  40aa10:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40aa14:	b955      	cbnz	r5, 40aa2c <_dtoa_r+0x8c>
  40aa16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40aa18:	488d      	ldr	r0, [pc, #564]	; (40ac50 <_dtoa_r+0x2b0>)
  40aa1a:	2b00      	cmp	r3, #0
  40aa1c:	d0ee      	beq.n	40a9fc <_dtoa_r+0x5c>
  40aa1e:	f100 0308 	add.w	r3, r0, #8
  40aa22:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40aa24:	6013      	str	r3, [r2, #0]
  40aa26:	b01b      	add	sp, #108	; 0x6c
  40aa28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aa2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40aa2e:	4889      	ldr	r0, [pc, #548]	; (40ac54 <_dtoa_r+0x2b4>)
  40aa30:	2b00      	cmp	r3, #0
  40aa32:	d0e3      	beq.n	40a9fc <_dtoa_r+0x5c>
  40aa34:	1cc3      	adds	r3, r0, #3
  40aa36:	e7f4      	b.n	40aa22 <_dtoa_r+0x82>
  40aa38:	2301      	movs	r3, #1
  40aa3a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40aa3e:	6033      	str	r3, [r6, #0]
  40aa40:	46ab      	mov	fp, r5
  40aa42:	e7c5      	b.n	40a9d0 <_dtoa_r+0x30>
  40aa44:	aa18      	add	r2, sp, #96	; 0x60
  40aa46:	ab19      	add	r3, sp, #100	; 0x64
  40aa48:	9201      	str	r2, [sp, #4]
  40aa4a:	9300      	str	r3, [sp, #0]
  40aa4c:	4652      	mov	r2, sl
  40aa4e:	465b      	mov	r3, fp
  40aa50:	4620      	mov	r0, r4
  40aa52:	f001 ff7f 	bl	40c954 <__d2b>
  40aa56:	0d2b      	lsrs	r3, r5, #20
  40aa58:	4681      	mov	r9, r0
  40aa5a:	d071      	beq.n	40ab40 <_dtoa_r+0x1a0>
  40aa5c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  40aa60:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40aa64:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40aa66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40aa6a:	4650      	mov	r0, sl
  40aa6c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  40aa70:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40aa74:	2200      	movs	r2, #0
  40aa76:	4b78      	ldr	r3, [pc, #480]	; (40ac58 <_dtoa_r+0x2b8>)
  40aa78:	f002 fc32 	bl	40d2e0 <__aeabi_dsub>
  40aa7c:	a36c      	add	r3, pc, #432	; (adr r3, 40ac30 <_dtoa_r+0x290>)
  40aa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aa82:	f002 fde1 	bl	40d648 <__aeabi_dmul>
  40aa86:	a36c      	add	r3, pc, #432	; (adr r3, 40ac38 <_dtoa_r+0x298>)
  40aa88:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aa8c:	f002 fc2a 	bl	40d2e4 <__adddf3>
  40aa90:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40aa94:	4630      	mov	r0, r6
  40aa96:	f002 fd71 	bl	40d57c <__aeabi_i2d>
  40aa9a:	a369      	add	r3, pc, #420	; (adr r3, 40ac40 <_dtoa_r+0x2a0>)
  40aa9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40aaa0:	f002 fdd2 	bl	40d648 <__aeabi_dmul>
  40aaa4:	4602      	mov	r2, r0
  40aaa6:	460b      	mov	r3, r1
  40aaa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40aaac:	f002 fc1a 	bl	40d2e4 <__adddf3>
  40aab0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40aab4:	f003 f878 	bl	40dba8 <__aeabi_d2iz>
  40aab8:	2200      	movs	r2, #0
  40aaba:	9002      	str	r0, [sp, #8]
  40aabc:	2300      	movs	r3, #0
  40aabe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40aac2:	f003 f833 	bl	40db2c <__aeabi_dcmplt>
  40aac6:	2800      	cmp	r0, #0
  40aac8:	f040 8173 	bne.w	40adb2 <_dtoa_r+0x412>
  40aacc:	9d02      	ldr	r5, [sp, #8]
  40aace:	2d16      	cmp	r5, #22
  40aad0:	f200 815d 	bhi.w	40ad8e <_dtoa_r+0x3ee>
  40aad4:	4b61      	ldr	r3, [pc, #388]	; (40ac5c <_dtoa_r+0x2bc>)
  40aad6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40aada:	e9d3 0100 	ldrd	r0, r1, [r3]
  40aade:	4652      	mov	r2, sl
  40aae0:	465b      	mov	r3, fp
  40aae2:	f003 f841 	bl	40db68 <__aeabi_dcmpgt>
  40aae6:	2800      	cmp	r0, #0
  40aae8:	f000 81c5 	beq.w	40ae76 <_dtoa_r+0x4d6>
  40aaec:	1e6b      	subs	r3, r5, #1
  40aaee:	9302      	str	r3, [sp, #8]
  40aaf0:	2300      	movs	r3, #0
  40aaf2:	930e      	str	r3, [sp, #56]	; 0x38
  40aaf4:	1bbf      	subs	r7, r7, r6
  40aaf6:	1e7b      	subs	r3, r7, #1
  40aaf8:	9306      	str	r3, [sp, #24]
  40aafa:	f100 8154 	bmi.w	40ada6 <_dtoa_r+0x406>
  40aafe:	2300      	movs	r3, #0
  40ab00:	9308      	str	r3, [sp, #32]
  40ab02:	9b02      	ldr	r3, [sp, #8]
  40ab04:	2b00      	cmp	r3, #0
  40ab06:	f2c0 8145 	blt.w	40ad94 <_dtoa_r+0x3f4>
  40ab0a:	9a06      	ldr	r2, [sp, #24]
  40ab0c:	930d      	str	r3, [sp, #52]	; 0x34
  40ab0e:	4611      	mov	r1, r2
  40ab10:	4419      	add	r1, r3
  40ab12:	2300      	movs	r3, #0
  40ab14:	9106      	str	r1, [sp, #24]
  40ab16:	930c      	str	r3, [sp, #48]	; 0x30
  40ab18:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ab1a:	2b09      	cmp	r3, #9
  40ab1c:	d82a      	bhi.n	40ab74 <_dtoa_r+0x1d4>
  40ab1e:	2b05      	cmp	r3, #5
  40ab20:	f340 865b 	ble.w	40b7da <_dtoa_r+0xe3a>
  40ab24:	3b04      	subs	r3, #4
  40ab26:	9324      	str	r3, [sp, #144]	; 0x90
  40ab28:	2500      	movs	r5, #0
  40ab2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ab2c:	3b02      	subs	r3, #2
  40ab2e:	2b03      	cmp	r3, #3
  40ab30:	f200 8642 	bhi.w	40b7b8 <_dtoa_r+0xe18>
  40ab34:	e8df f013 	tbh	[pc, r3, lsl #1]
  40ab38:	02c903d4 	.word	0x02c903d4
  40ab3c:	046103df 	.word	0x046103df
  40ab40:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40ab42:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40ab44:	443e      	add	r6, r7
  40ab46:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40ab4a:	2b20      	cmp	r3, #32
  40ab4c:	f340 818e 	ble.w	40ae6c <_dtoa_r+0x4cc>
  40ab50:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40ab54:	f206 4012 	addw	r0, r6, #1042	; 0x412
  40ab58:	409d      	lsls	r5, r3
  40ab5a:	fa2a f000 	lsr.w	r0, sl, r0
  40ab5e:	4328      	orrs	r0, r5
  40ab60:	f002 fcfc 	bl	40d55c <__aeabi_ui2d>
  40ab64:	2301      	movs	r3, #1
  40ab66:	3e01      	subs	r6, #1
  40ab68:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40ab6c:	9314      	str	r3, [sp, #80]	; 0x50
  40ab6e:	e781      	b.n	40aa74 <_dtoa_r+0xd4>
  40ab70:	483b      	ldr	r0, [pc, #236]	; (40ac60 <_dtoa_r+0x2c0>)
  40ab72:	e743      	b.n	40a9fc <_dtoa_r+0x5c>
  40ab74:	2100      	movs	r1, #0
  40ab76:	6461      	str	r1, [r4, #68]	; 0x44
  40ab78:	4620      	mov	r0, r4
  40ab7a:	9125      	str	r1, [sp, #148]	; 0x94
  40ab7c:	f001 fc4c 	bl	40c418 <_Balloc>
  40ab80:	f04f 33ff 	mov.w	r3, #4294967295
  40ab84:	930a      	str	r3, [sp, #40]	; 0x28
  40ab86:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ab88:	930f      	str	r3, [sp, #60]	; 0x3c
  40ab8a:	2301      	movs	r3, #1
  40ab8c:	9004      	str	r0, [sp, #16]
  40ab8e:	6420      	str	r0, [r4, #64]	; 0x40
  40ab90:	9224      	str	r2, [sp, #144]	; 0x90
  40ab92:	930b      	str	r3, [sp, #44]	; 0x2c
  40ab94:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40ab96:	2b00      	cmp	r3, #0
  40ab98:	f2c0 80d9 	blt.w	40ad4e <_dtoa_r+0x3ae>
  40ab9c:	9a02      	ldr	r2, [sp, #8]
  40ab9e:	2a0e      	cmp	r2, #14
  40aba0:	f300 80d5 	bgt.w	40ad4e <_dtoa_r+0x3ae>
  40aba4:	4b2d      	ldr	r3, [pc, #180]	; (40ac5c <_dtoa_r+0x2bc>)
  40aba6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  40abae:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40abb2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40abb4:	2b00      	cmp	r3, #0
  40abb6:	f2c0 83ba 	blt.w	40b32e <_dtoa_r+0x98e>
  40abba:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40abbe:	4650      	mov	r0, sl
  40abc0:	462a      	mov	r2, r5
  40abc2:	4633      	mov	r3, r6
  40abc4:	4659      	mov	r1, fp
  40abc6:	f002 fe69 	bl	40d89c <__aeabi_ddiv>
  40abca:	f002 ffed 	bl	40dba8 <__aeabi_d2iz>
  40abce:	4680      	mov	r8, r0
  40abd0:	f002 fcd4 	bl	40d57c <__aeabi_i2d>
  40abd4:	462a      	mov	r2, r5
  40abd6:	4633      	mov	r3, r6
  40abd8:	f002 fd36 	bl	40d648 <__aeabi_dmul>
  40abdc:	460b      	mov	r3, r1
  40abde:	4602      	mov	r2, r0
  40abe0:	4659      	mov	r1, fp
  40abe2:	4650      	mov	r0, sl
  40abe4:	f002 fb7c 	bl	40d2e0 <__aeabi_dsub>
  40abe8:	9d04      	ldr	r5, [sp, #16]
  40abea:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40abee:	702b      	strb	r3, [r5, #0]
  40abf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40abf2:	2b01      	cmp	r3, #1
  40abf4:	4606      	mov	r6, r0
  40abf6:	460f      	mov	r7, r1
  40abf8:	f105 0501 	add.w	r5, r5, #1
  40abfc:	d068      	beq.n	40acd0 <_dtoa_r+0x330>
  40abfe:	2200      	movs	r2, #0
  40ac00:	4b18      	ldr	r3, [pc, #96]	; (40ac64 <_dtoa_r+0x2c4>)
  40ac02:	f002 fd21 	bl	40d648 <__aeabi_dmul>
  40ac06:	2200      	movs	r2, #0
  40ac08:	2300      	movs	r3, #0
  40ac0a:	4606      	mov	r6, r0
  40ac0c:	460f      	mov	r7, r1
  40ac0e:	f002 ff83 	bl	40db18 <__aeabi_dcmpeq>
  40ac12:	2800      	cmp	r0, #0
  40ac14:	f040 8088 	bne.w	40ad28 <_dtoa_r+0x388>
  40ac18:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40ac1c:	f04f 0a00 	mov.w	sl, #0
  40ac20:	f8df b040 	ldr.w	fp, [pc, #64]	; 40ac64 <_dtoa_r+0x2c4>
  40ac24:	940c      	str	r4, [sp, #48]	; 0x30
  40ac26:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40ac2a:	e028      	b.n	40ac7e <_dtoa_r+0x2de>
  40ac2c:	f3af 8000 	nop.w
  40ac30:	636f4361 	.word	0x636f4361
  40ac34:	3fd287a7 	.word	0x3fd287a7
  40ac38:	8b60c8b3 	.word	0x8b60c8b3
  40ac3c:	3fc68a28 	.word	0x3fc68a28
  40ac40:	509f79fb 	.word	0x509f79fb
  40ac44:	3fd34413 	.word	0x3fd34413
  40ac48:	7ff00000 	.word	0x7ff00000
  40ac4c:	0040dded 	.word	0x0040dded
  40ac50:	0040de30 	.word	0x0040de30
  40ac54:	0040de3c 	.word	0x0040de3c
  40ac58:	3ff80000 	.word	0x3ff80000
  40ac5c:	0040de78 	.word	0x0040de78
  40ac60:	0040ddec 	.word	0x0040ddec
  40ac64:	40240000 	.word	0x40240000
  40ac68:	f002 fcee 	bl	40d648 <__aeabi_dmul>
  40ac6c:	2200      	movs	r2, #0
  40ac6e:	2300      	movs	r3, #0
  40ac70:	4606      	mov	r6, r0
  40ac72:	460f      	mov	r7, r1
  40ac74:	f002 ff50 	bl	40db18 <__aeabi_dcmpeq>
  40ac78:	2800      	cmp	r0, #0
  40ac7a:	f040 83c1 	bne.w	40b400 <_dtoa_r+0xa60>
  40ac7e:	4642      	mov	r2, r8
  40ac80:	464b      	mov	r3, r9
  40ac82:	4630      	mov	r0, r6
  40ac84:	4639      	mov	r1, r7
  40ac86:	f002 fe09 	bl	40d89c <__aeabi_ddiv>
  40ac8a:	f002 ff8d 	bl	40dba8 <__aeabi_d2iz>
  40ac8e:	4604      	mov	r4, r0
  40ac90:	f002 fc74 	bl	40d57c <__aeabi_i2d>
  40ac94:	4642      	mov	r2, r8
  40ac96:	464b      	mov	r3, r9
  40ac98:	f002 fcd6 	bl	40d648 <__aeabi_dmul>
  40ac9c:	4602      	mov	r2, r0
  40ac9e:	460b      	mov	r3, r1
  40aca0:	4630      	mov	r0, r6
  40aca2:	4639      	mov	r1, r7
  40aca4:	f002 fb1c 	bl	40d2e0 <__aeabi_dsub>
  40aca8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40acac:	9e04      	ldr	r6, [sp, #16]
  40acae:	f805 eb01 	strb.w	lr, [r5], #1
  40acb2:	eba5 0e06 	sub.w	lr, r5, r6
  40acb6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40acb8:	45b6      	cmp	lr, r6
  40acba:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40acbe:	4652      	mov	r2, sl
  40acc0:	465b      	mov	r3, fp
  40acc2:	d1d1      	bne.n	40ac68 <_dtoa_r+0x2c8>
  40acc4:	46a0      	mov	r8, r4
  40acc6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40acca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40accc:	4606      	mov	r6, r0
  40acce:	460f      	mov	r7, r1
  40acd0:	4632      	mov	r2, r6
  40acd2:	463b      	mov	r3, r7
  40acd4:	4630      	mov	r0, r6
  40acd6:	4639      	mov	r1, r7
  40acd8:	f002 fb04 	bl	40d2e4 <__adddf3>
  40acdc:	4606      	mov	r6, r0
  40acde:	460f      	mov	r7, r1
  40ace0:	4602      	mov	r2, r0
  40ace2:	460b      	mov	r3, r1
  40ace4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40ace8:	f002 ff20 	bl	40db2c <__aeabi_dcmplt>
  40acec:	b948      	cbnz	r0, 40ad02 <_dtoa_r+0x362>
  40acee:	4632      	mov	r2, r6
  40acf0:	463b      	mov	r3, r7
  40acf2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40acf6:	f002 ff0f 	bl	40db18 <__aeabi_dcmpeq>
  40acfa:	b1a8      	cbz	r0, 40ad28 <_dtoa_r+0x388>
  40acfc:	f018 0f01 	tst.w	r8, #1
  40ad00:	d012      	beq.n	40ad28 <_dtoa_r+0x388>
  40ad02:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40ad06:	9a04      	ldr	r2, [sp, #16]
  40ad08:	1e6b      	subs	r3, r5, #1
  40ad0a:	e004      	b.n	40ad16 <_dtoa_r+0x376>
  40ad0c:	429a      	cmp	r2, r3
  40ad0e:	f000 8401 	beq.w	40b514 <_dtoa_r+0xb74>
  40ad12:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40ad16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40ad1a:	f103 0501 	add.w	r5, r3, #1
  40ad1e:	d0f5      	beq.n	40ad0c <_dtoa_r+0x36c>
  40ad20:	f108 0801 	add.w	r8, r8, #1
  40ad24:	f883 8000 	strb.w	r8, [r3]
  40ad28:	4649      	mov	r1, r9
  40ad2a:	4620      	mov	r0, r4
  40ad2c:	f001 fb9a 	bl	40c464 <_Bfree>
  40ad30:	2200      	movs	r2, #0
  40ad32:	9b02      	ldr	r3, [sp, #8]
  40ad34:	702a      	strb	r2, [r5, #0]
  40ad36:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40ad38:	3301      	adds	r3, #1
  40ad3a:	6013      	str	r3, [r2, #0]
  40ad3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40ad3e:	2b00      	cmp	r3, #0
  40ad40:	f000 839e 	beq.w	40b480 <_dtoa_r+0xae0>
  40ad44:	9804      	ldr	r0, [sp, #16]
  40ad46:	601d      	str	r5, [r3, #0]
  40ad48:	b01b      	add	sp, #108	; 0x6c
  40ad4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40ad50:	2a00      	cmp	r2, #0
  40ad52:	d03e      	beq.n	40add2 <_dtoa_r+0x432>
  40ad54:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ad56:	2a01      	cmp	r2, #1
  40ad58:	f340 8311 	ble.w	40b37e <_dtoa_r+0x9de>
  40ad5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ad60:	1e5f      	subs	r7, r3, #1
  40ad62:	42ba      	cmp	r2, r7
  40ad64:	f2c0 838f 	blt.w	40b486 <_dtoa_r+0xae6>
  40ad68:	1bd7      	subs	r7, r2, r7
  40ad6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad6c:	2b00      	cmp	r3, #0
  40ad6e:	f2c0 848b 	blt.w	40b688 <_dtoa_r+0xce8>
  40ad72:	9d08      	ldr	r5, [sp, #32]
  40ad74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ad76:	9a08      	ldr	r2, [sp, #32]
  40ad78:	441a      	add	r2, r3
  40ad7a:	9208      	str	r2, [sp, #32]
  40ad7c:	9a06      	ldr	r2, [sp, #24]
  40ad7e:	2101      	movs	r1, #1
  40ad80:	441a      	add	r2, r3
  40ad82:	4620      	mov	r0, r4
  40ad84:	9206      	str	r2, [sp, #24]
  40ad86:	f001 fc07 	bl	40c598 <__i2b>
  40ad8a:	4606      	mov	r6, r0
  40ad8c:	e024      	b.n	40add8 <_dtoa_r+0x438>
  40ad8e:	2301      	movs	r3, #1
  40ad90:	930e      	str	r3, [sp, #56]	; 0x38
  40ad92:	e6af      	b.n	40aaf4 <_dtoa_r+0x154>
  40ad94:	9a08      	ldr	r2, [sp, #32]
  40ad96:	9b02      	ldr	r3, [sp, #8]
  40ad98:	1ad2      	subs	r2, r2, r3
  40ad9a:	425b      	negs	r3, r3
  40ad9c:	930c      	str	r3, [sp, #48]	; 0x30
  40ad9e:	2300      	movs	r3, #0
  40ada0:	9208      	str	r2, [sp, #32]
  40ada2:	930d      	str	r3, [sp, #52]	; 0x34
  40ada4:	e6b8      	b.n	40ab18 <_dtoa_r+0x178>
  40ada6:	f1c7 0301 	rsb	r3, r7, #1
  40adaa:	9308      	str	r3, [sp, #32]
  40adac:	2300      	movs	r3, #0
  40adae:	9306      	str	r3, [sp, #24]
  40adb0:	e6a7      	b.n	40ab02 <_dtoa_r+0x162>
  40adb2:	9d02      	ldr	r5, [sp, #8]
  40adb4:	4628      	mov	r0, r5
  40adb6:	f002 fbe1 	bl	40d57c <__aeabi_i2d>
  40adba:	4602      	mov	r2, r0
  40adbc:	460b      	mov	r3, r1
  40adbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40adc2:	f002 fea9 	bl	40db18 <__aeabi_dcmpeq>
  40adc6:	2800      	cmp	r0, #0
  40adc8:	f47f ae80 	bne.w	40aacc <_dtoa_r+0x12c>
  40adcc:	1e6b      	subs	r3, r5, #1
  40adce:	9302      	str	r3, [sp, #8]
  40add0:	e67c      	b.n	40aacc <_dtoa_r+0x12c>
  40add2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40add4:	9d08      	ldr	r5, [sp, #32]
  40add6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40add8:	2d00      	cmp	r5, #0
  40adda:	dd0c      	ble.n	40adf6 <_dtoa_r+0x456>
  40addc:	9906      	ldr	r1, [sp, #24]
  40adde:	2900      	cmp	r1, #0
  40ade0:	460b      	mov	r3, r1
  40ade2:	dd08      	ble.n	40adf6 <_dtoa_r+0x456>
  40ade4:	42a9      	cmp	r1, r5
  40ade6:	9a08      	ldr	r2, [sp, #32]
  40ade8:	bfa8      	it	ge
  40adea:	462b      	movge	r3, r5
  40adec:	1ad2      	subs	r2, r2, r3
  40adee:	1aed      	subs	r5, r5, r3
  40adf0:	1acb      	subs	r3, r1, r3
  40adf2:	9208      	str	r2, [sp, #32]
  40adf4:	9306      	str	r3, [sp, #24]
  40adf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40adf8:	b1d3      	cbz	r3, 40ae30 <_dtoa_r+0x490>
  40adfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40adfc:	2b00      	cmp	r3, #0
  40adfe:	f000 82b7 	beq.w	40b370 <_dtoa_r+0x9d0>
  40ae02:	2f00      	cmp	r7, #0
  40ae04:	dd10      	ble.n	40ae28 <_dtoa_r+0x488>
  40ae06:	4631      	mov	r1, r6
  40ae08:	463a      	mov	r2, r7
  40ae0a:	4620      	mov	r0, r4
  40ae0c:	f001 fc60 	bl	40c6d0 <__pow5mult>
  40ae10:	464a      	mov	r2, r9
  40ae12:	4601      	mov	r1, r0
  40ae14:	4606      	mov	r6, r0
  40ae16:	4620      	mov	r0, r4
  40ae18:	f001 fbc8 	bl	40c5ac <__multiply>
  40ae1c:	4649      	mov	r1, r9
  40ae1e:	4680      	mov	r8, r0
  40ae20:	4620      	mov	r0, r4
  40ae22:	f001 fb1f 	bl	40c464 <_Bfree>
  40ae26:	46c1      	mov	r9, r8
  40ae28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40ae2a:	1bda      	subs	r2, r3, r7
  40ae2c:	f040 82a1 	bne.w	40b372 <_dtoa_r+0x9d2>
  40ae30:	2101      	movs	r1, #1
  40ae32:	4620      	mov	r0, r4
  40ae34:	f001 fbb0 	bl	40c598 <__i2b>
  40ae38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ae3a:	2b00      	cmp	r3, #0
  40ae3c:	4680      	mov	r8, r0
  40ae3e:	dd1c      	ble.n	40ae7a <_dtoa_r+0x4da>
  40ae40:	4601      	mov	r1, r0
  40ae42:	461a      	mov	r2, r3
  40ae44:	4620      	mov	r0, r4
  40ae46:	f001 fc43 	bl	40c6d0 <__pow5mult>
  40ae4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ae4c:	2b01      	cmp	r3, #1
  40ae4e:	4680      	mov	r8, r0
  40ae50:	f340 8254 	ble.w	40b2fc <_dtoa_r+0x95c>
  40ae54:	2300      	movs	r3, #0
  40ae56:	930c      	str	r3, [sp, #48]	; 0x30
  40ae58:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40ae5c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40ae60:	6918      	ldr	r0, [r3, #16]
  40ae62:	f001 fb49 	bl	40c4f8 <__hi0bits>
  40ae66:	f1c0 0020 	rsb	r0, r0, #32
  40ae6a:	e010      	b.n	40ae8e <_dtoa_r+0x4ee>
  40ae6c:	f1c3 0520 	rsb	r5, r3, #32
  40ae70:	fa0a f005 	lsl.w	r0, sl, r5
  40ae74:	e674      	b.n	40ab60 <_dtoa_r+0x1c0>
  40ae76:	900e      	str	r0, [sp, #56]	; 0x38
  40ae78:	e63c      	b.n	40aaf4 <_dtoa_r+0x154>
  40ae7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ae7c:	2b01      	cmp	r3, #1
  40ae7e:	f340 8287 	ble.w	40b390 <_dtoa_r+0x9f0>
  40ae82:	2300      	movs	r3, #0
  40ae84:	930c      	str	r3, [sp, #48]	; 0x30
  40ae86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ae88:	2001      	movs	r0, #1
  40ae8a:	2b00      	cmp	r3, #0
  40ae8c:	d1e4      	bne.n	40ae58 <_dtoa_r+0x4b8>
  40ae8e:	9a06      	ldr	r2, [sp, #24]
  40ae90:	4410      	add	r0, r2
  40ae92:	f010 001f 	ands.w	r0, r0, #31
  40ae96:	f000 80a1 	beq.w	40afdc <_dtoa_r+0x63c>
  40ae9a:	f1c0 0320 	rsb	r3, r0, #32
  40ae9e:	2b04      	cmp	r3, #4
  40aea0:	f340 849e 	ble.w	40b7e0 <_dtoa_r+0xe40>
  40aea4:	9b08      	ldr	r3, [sp, #32]
  40aea6:	f1c0 001c 	rsb	r0, r0, #28
  40aeaa:	4403      	add	r3, r0
  40aeac:	9308      	str	r3, [sp, #32]
  40aeae:	4613      	mov	r3, r2
  40aeb0:	4403      	add	r3, r0
  40aeb2:	4405      	add	r5, r0
  40aeb4:	9306      	str	r3, [sp, #24]
  40aeb6:	9b08      	ldr	r3, [sp, #32]
  40aeb8:	2b00      	cmp	r3, #0
  40aeba:	dd05      	ble.n	40aec8 <_dtoa_r+0x528>
  40aebc:	4649      	mov	r1, r9
  40aebe:	461a      	mov	r2, r3
  40aec0:	4620      	mov	r0, r4
  40aec2:	f001 fc55 	bl	40c770 <__lshift>
  40aec6:	4681      	mov	r9, r0
  40aec8:	9b06      	ldr	r3, [sp, #24]
  40aeca:	2b00      	cmp	r3, #0
  40aecc:	dd05      	ble.n	40aeda <_dtoa_r+0x53a>
  40aece:	4641      	mov	r1, r8
  40aed0:	461a      	mov	r2, r3
  40aed2:	4620      	mov	r0, r4
  40aed4:	f001 fc4c 	bl	40c770 <__lshift>
  40aed8:	4680      	mov	r8, r0
  40aeda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40aedc:	2b00      	cmp	r3, #0
  40aede:	f040 8086 	bne.w	40afee <_dtoa_r+0x64e>
  40aee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aee4:	2b00      	cmp	r3, #0
  40aee6:	f340 8266 	ble.w	40b3b6 <_dtoa_r+0xa16>
  40aeea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40aeec:	2b00      	cmp	r3, #0
  40aeee:	f000 8098 	beq.w	40b022 <_dtoa_r+0x682>
  40aef2:	2d00      	cmp	r5, #0
  40aef4:	dd05      	ble.n	40af02 <_dtoa_r+0x562>
  40aef6:	4631      	mov	r1, r6
  40aef8:	462a      	mov	r2, r5
  40aefa:	4620      	mov	r0, r4
  40aefc:	f001 fc38 	bl	40c770 <__lshift>
  40af00:	4606      	mov	r6, r0
  40af02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40af04:	2b00      	cmp	r3, #0
  40af06:	f040 8337 	bne.w	40b578 <_dtoa_r+0xbd8>
  40af0a:	9606      	str	r6, [sp, #24]
  40af0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40af0e:	9a04      	ldr	r2, [sp, #16]
  40af10:	f8dd b018 	ldr.w	fp, [sp, #24]
  40af14:	3b01      	subs	r3, #1
  40af16:	18d3      	adds	r3, r2, r3
  40af18:	930b      	str	r3, [sp, #44]	; 0x2c
  40af1a:	f00a 0301 	and.w	r3, sl, #1
  40af1e:	930c      	str	r3, [sp, #48]	; 0x30
  40af20:	4617      	mov	r7, r2
  40af22:	46c2      	mov	sl, r8
  40af24:	4651      	mov	r1, sl
  40af26:	4648      	mov	r0, r9
  40af28:	f7ff fca4 	bl	40a874 <quorem>
  40af2c:	4631      	mov	r1, r6
  40af2e:	4605      	mov	r5, r0
  40af30:	4648      	mov	r0, r9
  40af32:	f001 fc6f 	bl	40c814 <__mcmp>
  40af36:	465a      	mov	r2, fp
  40af38:	900a      	str	r0, [sp, #40]	; 0x28
  40af3a:	4651      	mov	r1, sl
  40af3c:	4620      	mov	r0, r4
  40af3e:	f001 fc85 	bl	40c84c <__mdiff>
  40af42:	68c2      	ldr	r2, [r0, #12]
  40af44:	4680      	mov	r8, r0
  40af46:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40af4a:	2a00      	cmp	r2, #0
  40af4c:	f040 822b 	bne.w	40b3a6 <_dtoa_r+0xa06>
  40af50:	4601      	mov	r1, r0
  40af52:	4648      	mov	r0, r9
  40af54:	9308      	str	r3, [sp, #32]
  40af56:	f001 fc5d 	bl	40c814 <__mcmp>
  40af5a:	4641      	mov	r1, r8
  40af5c:	9006      	str	r0, [sp, #24]
  40af5e:	4620      	mov	r0, r4
  40af60:	f001 fa80 	bl	40c464 <_Bfree>
  40af64:	9a06      	ldr	r2, [sp, #24]
  40af66:	9b08      	ldr	r3, [sp, #32]
  40af68:	b932      	cbnz	r2, 40af78 <_dtoa_r+0x5d8>
  40af6a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40af6c:	b921      	cbnz	r1, 40af78 <_dtoa_r+0x5d8>
  40af6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40af70:	2a00      	cmp	r2, #0
  40af72:	f000 83ef 	beq.w	40b754 <_dtoa_r+0xdb4>
  40af76:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40af78:	990a      	ldr	r1, [sp, #40]	; 0x28
  40af7a:	2900      	cmp	r1, #0
  40af7c:	f2c0 829f 	blt.w	40b4be <_dtoa_r+0xb1e>
  40af80:	d105      	bne.n	40af8e <_dtoa_r+0x5ee>
  40af82:	9924      	ldr	r1, [sp, #144]	; 0x90
  40af84:	b919      	cbnz	r1, 40af8e <_dtoa_r+0x5ee>
  40af86:	990c      	ldr	r1, [sp, #48]	; 0x30
  40af88:	2900      	cmp	r1, #0
  40af8a:	f000 8298 	beq.w	40b4be <_dtoa_r+0xb1e>
  40af8e:	2a00      	cmp	r2, #0
  40af90:	f300 8306 	bgt.w	40b5a0 <_dtoa_r+0xc00>
  40af94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40af96:	703b      	strb	r3, [r7, #0]
  40af98:	f107 0801 	add.w	r8, r7, #1
  40af9c:	4297      	cmp	r7, r2
  40af9e:	4645      	mov	r5, r8
  40afa0:	f000 830c 	beq.w	40b5bc <_dtoa_r+0xc1c>
  40afa4:	4649      	mov	r1, r9
  40afa6:	2300      	movs	r3, #0
  40afa8:	220a      	movs	r2, #10
  40afaa:	4620      	mov	r0, r4
  40afac:	f001 fa64 	bl	40c478 <__multadd>
  40afb0:	455e      	cmp	r6, fp
  40afb2:	4681      	mov	r9, r0
  40afb4:	4631      	mov	r1, r6
  40afb6:	f04f 0300 	mov.w	r3, #0
  40afba:	f04f 020a 	mov.w	r2, #10
  40afbe:	4620      	mov	r0, r4
  40afc0:	f000 81eb 	beq.w	40b39a <_dtoa_r+0x9fa>
  40afc4:	f001 fa58 	bl	40c478 <__multadd>
  40afc8:	4659      	mov	r1, fp
  40afca:	4606      	mov	r6, r0
  40afcc:	2300      	movs	r3, #0
  40afce:	220a      	movs	r2, #10
  40afd0:	4620      	mov	r0, r4
  40afd2:	f001 fa51 	bl	40c478 <__multadd>
  40afd6:	4647      	mov	r7, r8
  40afd8:	4683      	mov	fp, r0
  40afda:	e7a3      	b.n	40af24 <_dtoa_r+0x584>
  40afdc:	201c      	movs	r0, #28
  40afde:	9b08      	ldr	r3, [sp, #32]
  40afe0:	4403      	add	r3, r0
  40afe2:	9308      	str	r3, [sp, #32]
  40afe4:	9b06      	ldr	r3, [sp, #24]
  40afe6:	4403      	add	r3, r0
  40afe8:	4405      	add	r5, r0
  40afea:	9306      	str	r3, [sp, #24]
  40afec:	e763      	b.n	40aeb6 <_dtoa_r+0x516>
  40afee:	4641      	mov	r1, r8
  40aff0:	4648      	mov	r0, r9
  40aff2:	f001 fc0f 	bl	40c814 <__mcmp>
  40aff6:	2800      	cmp	r0, #0
  40aff8:	f6bf af73 	bge.w	40aee2 <_dtoa_r+0x542>
  40affc:	9f02      	ldr	r7, [sp, #8]
  40affe:	4649      	mov	r1, r9
  40b000:	2300      	movs	r3, #0
  40b002:	220a      	movs	r2, #10
  40b004:	4620      	mov	r0, r4
  40b006:	3f01      	subs	r7, #1
  40b008:	9702      	str	r7, [sp, #8]
  40b00a:	f001 fa35 	bl	40c478 <__multadd>
  40b00e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b010:	4681      	mov	r9, r0
  40b012:	2b00      	cmp	r3, #0
  40b014:	f040 83b6 	bne.w	40b784 <_dtoa_r+0xde4>
  40b018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b01a:	2b00      	cmp	r3, #0
  40b01c:	f340 83bf 	ble.w	40b79e <_dtoa_r+0xdfe>
  40b020:	930a      	str	r3, [sp, #40]	; 0x28
  40b022:	f8dd b010 	ldr.w	fp, [sp, #16]
  40b026:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40b028:	465d      	mov	r5, fp
  40b02a:	e002      	b.n	40b032 <_dtoa_r+0x692>
  40b02c:	f001 fa24 	bl	40c478 <__multadd>
  40b030:	4681      	mov	r9, r0
  40b032:	4641      	mov	r1, r8
  40b034:	4648      	mov	r0, r9
  40b036:	f7ff fc1d 	bl	40a874 <quorem>
  40b03a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40b03e:	f805 ab01 	strb.w	sl, [r5], #1
  40b042:	eba5 030b 	sub.w	r3, r5, fp
  40b046:	42bb      	cmp	r3, r7
  40b048:	f04f 020a 	mov.w	r2, #10
  40b04c:	f04f 0300 	mov.w	r3, #0
  40b050:	4649      	mov	r1, r9
  40b052:	4620      	mov	r0, r4
  40b054:	dbea      	blt.n	40b02c <_dtoa_r+0x68c>
  40b056:	9b04      	ldr	r3, [sp, #16]
  40b058:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b05a:	2a01      	cmp	r2, #1
  40b05c:	bfac      	ite	ge
  40b05e:	189b      	addge	r3, r3, r2
  40b060:	3301      	addlt	r3, #1
  40b062:	461d      	mov	r5, r3
  40b064:	f04f 0b00 	mov.w	fp, #0
  40b068:	4649      	mov	r1, r9
  40b06a:	2201      	movs	r2, #1
  40b06c:	4620      	mov	r0, r4
  40b06e:	f001 fb7f 	bl	40c770 <__lshift>
  40b072:	4641      	mov	r1, r8
  40b074:	4681      	mov	r9, r0
  40b076:	f001 fbcd 	bl	40c814 <__mcmp>
  40b07a:	2800      	cmp	r0, #0
  40b07c:	f340 823d 	ble.w	40b4fa <_dtoa_r+0xb5a>
  40b080:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40b084:	9904      	ldr	r1, [sp, #16]
  40b086:	1e6b      	subs	r3, r5, #1
  40b088:	e004      	b.n	40b094 <_dtoa_r+0x6f4>
  40b08a:	428b      	cmp	r3, r1
  40b08c:	f000 81ae 	beq.w	40b3ec <_dtoa_r+0xa4c>
  40b090:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40b094:	2a39      	cmp	r2, #57	; 0x39
  40b096:	f103 0501 	add.w	r5, r3, #1
  40b09a:	d0f6      	beq.n	40b08a <_dtoa_r+0x6ea>
  40b09c:	3201      	adds	r2, #1
  40b09e:	701a      	strb	r2, [r3, #0]
  40b0a0:	4641      	mov	r1, r8
  40b0a2:	4620      	mov	r0, r4
  40b0a4:	f001 f9de 	bl	40c464 <_Bfree>
  40b0a8:	2e00      	cmp	r6, #0
  40b0aa:	f43f ae3d 	beq.w	40ad28 <_dtoa_r+0x388>
  40b0ae:	f1bb 0f00 	cmp.w	fp, #0
  40b0b2:	d005      	beq.n	40b0c0 <_dtoa_r+0x720>
  40b0b4:	45b3      	cmp	fp, r6
  40b0b6:	d003      	beq.n	40b0c0 <_dtoa_r+0x720>
  40b0b8:	4659      	mov	r1, fp
  40b0ba:	4620      	mov	r0, r4
  40b0bc:	f001 f9d2 	bl	40c464 <_Bfree>
  40b0c0:	4631      	mov	r1, r6
  40b0c2:	4620      	mov	r0, r4
  40b0c4:	f001 f9ce 	bl	40c464 <_Bfree>
  40b0c8:	e62e      	b.n	40ad28 <_dtoa_r+0x388>
  40b0ca:	2300      	movs	r3, #0
  40b0cc:	930b      	str	r3, [sp, #44]	; 0x2c
  40b0ce:	9b02      	ldr	r3, [sp, #8]
  40b0d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40b0d2:	4413      	add	r3, r2
  40b0d4:	930f      	str	r3, [sp, #60]	; 0x3c
  40b0d6:	3301      	adds	r3, #1
  40b0d8:	2b01      	cmp	r3, #1
  40b0da:	461f      	mov	r7, r3
  40b0dc:	461e      	mov	r6, r3
  40b0de:	930a      	str	r3, [sp, #40]	; 0x28
  40b0e0:	bfb8      	it	lt
  40b0e2:	2701      	movlt	r7, #1
  40b0e4:	2100      	movs	r1, #0
  40b0e6:	2f17      	cmp	r7, #23
  40b0e8:	6461      	str	r1, [r4, #68]	; 0x44
  40b0ea:	d90a      	bls.n	40b102 <_dtoa_r+0x762>
  40b0ec:	2201      	movs	r2, #1
  40b0ee:	2304      	movs	r3, #4
  40b0f0:	005b      	lsls	r3, r3, #1
  40b0f2:	f103 0014 	add.w	r0, r3, #20
  40b0f6:	4287      	cmp	r7, r0
  40b0f8:	4611      	mov	r1, r2
  40b0fa:	f102 0201 	add.w	r2, r2, #1
  40b0fe:	d2f7      	bcs.n	40b0f0 <_dtoa_r+0x750>
  40b100:	6461      	str	r1, [r4, #68]	; 0x44
  40b102:	4620      	mov	r0, r4
  40b104:	f001 f988 	bl	40c418 <_Balloc>
  40b108:	2e0e      	cmp	r6, #14
  40b10a:	9004      	str	r0, [sp, #16]
  40b10c:	6420      	str	r0, [r4, #64]	; 0x40
  40b10e:	f63f ad41 	bhi.w	40ab94 <_dtoa_r+0x1f4>
  40b112:	2d00      	cmp	r5, #0
  40b114:	f43f ad3e 	beq.w	40ab94 <_dtoa_r+0x1f4>
  40b118:	9902      	ldr	r1, [sp, #8]
  40b11a:	2900      	cmp	r1, #0
  40b11c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40b120:	f340 8202 	ble.w	40b528 <_dtoa_r+0xb88>
  40b124:	4bb8      	ldr	r3, [pc, #736]	; (40b408 <_dtoa_r+0xa68>)
  40b126:	f001 020f 	and.w	r2, r1, #15
  40b12a:	110d      	asrs	r5, r1, #4
  40b12c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b130:	06e9      	lsls	r1, r5, #27
  40b132:	e9d3 6700 	ldrd	r6, r7, [r3]
  40b136:	f140 81ae 	bpl.w	40b496 <_dtoa_r+0xaf6>
  40b13a:	4bb4      	ldr	r3, [pc, #720]	; (40b40c <_dtoa_r+0xa6c>)
  40b13c:	4650      	mov	r0, sl
  40b13e:	4659      	mov	r1, fp
  40b140:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40b144:	f002 fbaa 	bl	40d89c <__aeabi_ddiv>
  40b148:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40b14c:	f005 050f 	and.w	r5, r5, #15
  40b150:	f04f 0a03 	mov.w	sl, #3
  40b154:	b18d      	cbz	r5, 40b17a <_dtoa_r+0x7da>
  40b156:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40b40c <_dtoa_r+0xa6c>
  40b15a:	07ea      	lsls	r2, r5, #31
  40b15c:	d509      	bpl.n	40b172 <_dtoa_r+0x7d2>
  40b15e:	4630      	mov	r0, r6
  40b160:	4639      	mov	r1, r7
  40b162:	e9d8 2300 	ldrd	r2, r3, [r8]
  40b166:	f002 fa6f 	bl	40d648 <__aeabi_dmul>
  40b16a:	f10a 0a01 	add.w	sl, sl, #1
  40b16e:	4606      	mov	r6, r0
  40b170:	460f      	mov	r7, r1
  40b172:	106d      	asrs	r5, r5, #1
  40b174:	f108 0808 	add.w	r8, r8, #8
  40b178:	d1ef      	bne.n	40b15a <_dtoa_r+0x7ba>
  40b17a:	463b      	mov	r3, r7
  40b17c:	4632      	mov	r2, r6
  40b17e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b182:	f002 fb8b 	bl	40d89c <__aeabi_ddiv>
  40b186:	4607      	mov	r7, r0
  40b188:	4688      	mov	r8, r1
  40b18a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b18c:	b143      	cbz	r3, 40b1a0 <_dtoa_r+0x800>
  40b18e:	2200      	movs	r2, #0
  40b190:	4b9f      	ldr	r3, [pc, #636]	; (40b410 <_dtoa_r+0xa70>)
  40b192:	4638      	mov	r0, r7
  40b194:	4641      	mov	r1, r8
  40b196:	f002 fcc9 	bl	40db2c <__aeabi_dcmplt>
  40b19a:	2800      	cmp	r0, #0
  40b19c:	f040 8286 	bne.w	40b6ac <_dtoa_r+0xd0c>
  40b1a0:	4650      	mov	r0, sl
  40b1a2:	f002 f9eb 	bl	40d57c <__aeabi_i2d>
  40b1a6:	463a      	mov	r2, r7
  40b1a8:	4643      	mov	r3, r8
  40b1aa:	f002 fa4d 	bl	40d648 <__aeabi_dmul>
  40b1ae:	4b99      	ldr	r3, [pc, #612]	; (40b414 <_dtoa_r+0xa74>)
  40b1b0:	2200      	movs	r2, #0
  40b1b2:	f002 f897 	bl	40d2e4 <__adddf3>
  40b1b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b1b8:	4605      	mov	r5, r0
  40b1ba:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b1be:	2b00      	cmp	r3, #0
  40b1c0:	f000 813e 	beq.w	40b440 <_dtoa_r+0xaa0>
  40b1c4:	9b02      	ldr	r3, [sp, #8]
  40b1c6:	9315      	str	r3, [sp, #84]	; 0x54
  40b1c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b1ca:	9312      	str	r3, [sp, #72]	; 0x48
  40b1cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b1ce:	2b00      	cmp	r3, #0
  40b1d0:	f000 81fa 	beq.w	40b5c8 <_dtoa_r+0xc28>
  40b1d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b1d6:	4b8c      	ldr	r3, [pc, #560]	; (40b408 <_dtoa_r+0xa68>)
  40b1d8:	498f      	ldr	r1, [pc, #572]	; (40b418 <_dtoa_r+0xa78>)
  40b1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b1de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40b1e2:	2000      	movs	r0, #0
  40b1e4:	f002 fb5a 	bl	40d89c <__aeabi_ddiv>
  40b1e8:	462a      	mov	r2, r5
  40b1ea:	4633      	mov	r3, r6
  40b1ec:	f002 f878 	bl	40d2e0 <__aeabi_dsub>
  40b1f0:	4682      	mov	sl, r0
  40b1f2:	468b      	mov	fp, r1
  40b1f4:	4638      	mov	r0, r7
  40b1f6:	4641      	mov	r1, r8
  40b1f8:	f002 fcd6 	bl	40dba8 <__aeabi_d2iz>
  40b1fc:	4605      	mov	r5, r0
  40b1fe:	f002 f9bd 	bl	40d57c <__aeabi_i2d>
  40b202:	4602      	mov	r2, r0
  40b204:	460b      	mov	r3, r1
  40b206:	4638      	mov	r0, r7
  40b208:	4641      	mov	r1, r8
  40b20a:	f002 f869 	bl	40d2e0 <__aeabi_dsub>
  40b20e:	3530      	adds	r5, #48	; 0x30
  40b210:	fa5f f885 	uxtb.w	r8, r5
  40b214:	9d04      	ldr	r5, [sp, #16]
  40b216:	4606      	mov	r6, r0
  40b218:	460f      	mov	r7, r1
  40b21a:	f885 8000 	strb.w	r8, [r5]
  40b21e:	4602      	mov	r2, r0
  40b220:	460b      	mov	r3, r1
  40b222:	4650      	mov	r0, sl
  40b224:	4659      	mov	r1, fp
  40b226:	3501      	adds	r5, #1
  40b228:	f002 fc9e 	bl	40db68 <__aeabi_dcmpgt>
  40b22c:	2800      	cmp	r0, #0
  40b22e:	d154      	bne.n	40b2da <_dtoa_r+0x93a>
  40b230:	4632      	mov	r2, r6
  40b232:	463b      	mov	r3, r7
  40b234:	2000      	movs	r0, #0
  40b236:	4976      	ldr	r1, [pc, #472]	; (40b410 <_dtoa_r+0xa70>)
  40b238:	f002 f852 	bl	40d2e0 <__aeabi_dsub>
  40b23c:	4602      	mov	r2, r0
  40b23e:	460b      	mov	r3, r1
  40b240:	4650      	mov	r0, sl
  40b242:	4659      	mov	r1, fp
  40b244:	f002 fc90 	bl	40db68 <__aeabi_dcmpgt>
  40b248:	2800      	cmp	r0, #0
  40b24a:	f040 8270 	bne.w	40b72e <_dtoa_r+0xd8e>
  40b24e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b250:	2a01      	cmp	r2, #1
  40b252:	f000 8111 	beq.w	40b478 <_dtoa_r+0xad8>
  40b256:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b258:	9a04      	ldr	r2, [sp, #16]
  40b25a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40b25e:	4413      	add	r3, r2
  40b260:	4699      	mov	r9, r3
  40b262:	e00d      	b.n	40b280 <_dtoa_r+0x8e0>
  40b264:	2000      	movs	r0, #0
  40b266:	496a      	ldr	r1, [pc, #424]	; (40b410 <_dtoa_r+0xa70>)
  40b268:	f002 f83a 	bl	40d2e0 <__aeabi_dsub>
  40b26c:	4652      	mov	r2, sl
  40b26e:	465b      	mov	r3, fp
  40b270:	f002 fc5c 	bl	40db2c <__aeabi_dcmplt>
  40b274:	2800      	cmp	r0, #0
  40b276:	f040 8258 	bne.w	40b72a <_dtoa_r+0xd8a>
  40b27a:	454d      	cmp	r5, r9
  40b27c:	f000 80fa 	beq.w	40b474 <_dtoa_r+0xad4>
  40b280:	4650      	mov	r0, sl
  40b282:	4659      	mov	r1, fp
  40b284:	2200      	movs	r2, #0
  40b286:	4b65      	ldr	r3, [pc, #404]	; (40b41c <_dtoa_r+0xa7c>)
  40b288:	f002 f9de 	bl	40d648 <__aeabi_dmul>
  40b28c:	2200      	movs	r2, #0
  40b28e:	4b63      	ldr	r3, [pc, #396]	; (40b41c <_dtoa_r+0xa7c>)
  40b290:	4682      	mov	sl, r0
  40b292:	468b      	mov	fp, r1
  40b294:	4630      	mov	r0, r6
  40b296:	4639      	mov	r1, r7
  40b298:	f002 f9d6 	bl	40d648 <__aeabi_dmul>
  40b29c:	460f      	mov	r7, r1
  40b29e:	4606      	mov	r6, r0
  40b2a0:	f002 fc82 	bl	40dba8 <__aeabi_d2iz>
  40b2a4:	4680      	mov	r8, r0
  40b2a6:	f002 f969 	bl	40d57c <__aeabi_i2d>
  40b2aa:	4602      	mov	r2, r0
  40b2ac:	460b      	mov	r3, r1
  40b2ae:	4630      	mov	r0, r6
  40b2b0:	4639      	mov	r1, r7
  40b2b2:	f002 f815 	bl	40d2e0 <__aeabi_dsub>
  40b2b6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b2ba:	fa5f f888 	uxtb.w	r8, r8
  40b2be:	4652      	mov	r2, sl
  40b2c0:	465b      	mov	r3, fp
  40b2c2:	f805 8b01 	strb.w	r8, [r5], #1
  40b2c6:	4606      	mov	r6, r0
  40b2c8:	460f      	mov	r7, r1
  40b2ca:	f002 fc2f 	bl	40db2c <__aeabi_dcmplt>
  40b2ce:	4632      	mov	r2, r6
  40b2d0:	463b      	mov	r3, r7
  40b2d2:	2800      	cmp	r0, #0
  40b2d4:	d0c6      	beq.n	40b264 <_dtoa_r+0x8c4>
  40b2d6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b2da:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b2dc:	9302      	str	r3, [sp, #8]
  40b2de:	e523      	b.n	40ad28 <_dtoa_r+0x388>
  40b2e0:	2300      	movs	r3, #0
  40b2e2:	930b      	str	r3, [sp, #44]	; 0x2c
  40b2e4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b2e6:	2b00      	cmp	r3, #0
  40b2e8:	f340 80dc 	ble.w	40b4a4 <_dtoa_r+0xb04>
  40b2ec:	461f      	mov	r7, r3
  40b2ee:	461e      	mov	r6, r3
  40b2f0:	930f      	str	r3, [sp, #60]	; 0x3c
  40b2f2:	930a      	str	r3, [sp, #40]	; 0x28
  40b2f4:	e6f6      	b.n	40b0e4 <_dtoa_r+0x744>
  40b2f6:	2301      	movs	r3, #1
  40b2f8:	930b      	str	r3, [sp, #44]	; 0x2c
  40b2fa:	e7f3      	b.n	40b2e4 <_dtoa_r+0x944>
  40b2fc:	f1ba 0f00 	cmp.w	sl, #0
  40b300:	f47f ada8 	bne.w	40ae54 <_dtoa_r+0x4b4>
  40b304:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40b308:	2b00      	cmp	r3, #0
  40b30a:	f47f adba 	bne.w	40ae82 <_dtoa_r+0x4e2>
  40b30e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40b312:	0d3f      	lsrs	r7, r7, #20
  40b314:	053f      	lsls	r7, r7, #20
  40b316:	2f00      	cmp	r7, #0
  40b318:	f000 820d 	beq.w	40b736 <_dtoa_r+0xd96>
  40b31c:	9b08      	ldr	r3, [sp, #32]
  40b31e:	3301      	adds	r3, #1
  40b320:	9308      	str	r3, [sp, #32]
  40b322:	9b06      	ldr	r3, [sp, #24]
  40b324:	3301      	adds	r3, #1
  40b326:	9306      	str	r3, [sp, #24]
  40b328:	2301      	movs	r3, #1
  40b32a:	930c      	str	r3, [sp, #48]	; 0x30
  40b32c:	e5ab      	b.n	40ae86 <_dtoa_r+0x4e6>
  40b32e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b330:	2b00      	cmp	r3, #0
  40b332:	f73f ac42 	bgt.w	40abba <_dtoa_r+0x21a>
  40b336:	f040 8221 	bne.w	40b77c <_dtoa_r+0xddc>
  40b33a:	2200      	movs	r2, #0
  40b33c:	4b38      	ldr	r3, [pc, #224]	; (40b420 <_dtoa_r+0xa80>)
  40b33e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b342:	f002 f981 	bl	40d648 <__aeabi_dmul>
  40b346:	4652      	mov	r2, sl
  40b348:	465b      	mov	r3, fp
  40b34a:	f002 fc03 	bl	40db54 <__aeabi_dcmpge>
  40b34e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40b352:	4646      	mov	r6, r8
  40b354:	2800      	cmp	r0, #0
  40b356:	d041      	beq.n	40b3dc <_dtoa_r+0xa3c>
  40b358:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b35a:	9d04      	ldr	r5, [sp, #16]
  40b35c:	43db      	mvns	r3, r3
  40b35e:	9302      	str	r3, [sp, #8]
  40b360:	4641      	mov	r1, r8
  40b362:	4620      	mov	r0, r4
  40b364:	f001 f87e 	bl	40c464 <_Bfree>
  40b368:	2e00      	cmp	r6, #0
  40b36a:	f43f acdd 	beq.w	40ad28 <_dtoa_r+0x388>
  40b36e:	e6a7      	b.n	40b0c0 <_dtoa_r+0x720>
  40b370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b372:	4649      	mov	r1, r9
  40b374:	4620      	mov	r0, r4
  40b376:	f001 f9ab 	bl	40c6d0 <__pow5mult>
  40b37a:	4681      	mov	r9, r0
  40b37c:	e558      	b.n	40ae30 <_dtoa_r+0x490>
  40b37e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40b380:	2a00      	cmp	r2, #0
  40b382:	f000 8187 	beq.w	40b694 <_dtoa_r+0xcf4>
  40b386:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40b38a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b38c:	9d08      	ldr	r5, [sp, #32]
  40b38e:	e4f2      	b.n	40ad76 <_dtoa_r+0x3d6>
  40b390:	f1ba 0f00 	cmp.w	sl, #0
  40b394:	f47f ad75 	bne.w	40ae82 <_dtoa_r+0x4e2>
  40b398:	e7b4      	b.n	40b304 <_dtoa_r+0x964>
  40b39a:	f001 f86d 	bl	40c478 <__multadd>
  40b39e:	4647      	mov	r7, r8
  40b3a0:	4606      	mov	r6, r0
  40b3a2:	4683      	mov	fp, r0
  40b3a4:	e5be      	b.n	40af24 <_dtoa_r+0x584>
  40b3a6:	4601      	mov	r1, r0
  40b3a8:	4620      	mov	r0, r4
  40b3aa:	9306      	str	r3, [sp, #24]
  40b3ac:	f001 f85a 	bl	40c464 <_Bfree>
  40b3b0:	2201      	movs	r2, #1
  40b3b2:	9b06      	ldr	r3, [sp, #24]
  40b3b4:	e5e0      	b.n	40af78 <_dtoa_r+0x5d8>
  40b3b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b3b8:	2b02      	cmp	r3, #2
  40b3ba:	f77f ad96 	ble.w	40aeea <_dtoa_r+0x54a>
  40b3be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b3c0:	2b00      	cmp	r3, #0
  40b3c2:	d1c9      	bne.n	40b358 <_dtoa_r+0x9b8>
  40b3c4:	4641      	mov	r1, r8
  40b3c6:	2205      	movs	r2, #5
  40b3c8:	4620      	mov	r0, r4
  40b3ca:	f001 f855 	bl	40c478 <__multadd>
  40b3ce:	4601      	mov	r1, r0
  40b3d0:	4680      	mov	r8, r0
  40b3d2:	4648      	mov	r0, r9
  40b3d4:	f001 fa1e 	bl	40c814 <__mcmp>
  40b3d8:	2800      	cmp	r0, #0
  40b3da:	ddbd      	ble.n	40b358 <_dtoa_r+0x9b8>
  40b3dc:	9a02      	ldr	r2, [sp, #8]
  40b3de:	9904      	ldr	r1, [sp, #16]
  40b3e0:	2331      	movs	r3, #49	; 0x31
  40b3e2:	3201      	adds	r2, #1
  40b3e4:	9202      	str	r2, [sp, #8]
  40b3e6:	700b      	strb	r3, [r1, #0]
  40b3e8:	1c4d      	adds	r5, r1, #1
  40b3ea:	e7b9      	b.n	40b360 <_dtoa_r+0x9c0>
  40b3ec:	9a02      	ldr	r2, [sp, #8]
  40b3ee:	3201      	adds	r2, #1
  40b3f0:	9202      	str	r2, [sp, #8]
  40b3f2:	9a04      	ldr	r2, [sp, #16]
  40b3f4:	2331      	movs	r3, #49	; 0x31
  40b3f6:	7013      	strb	r3, [r2, #0]
  40b3f8:	e652      	b.n	40b0a0 <_dtoa_r+0x700>
  40b3fa:	2301      	movs	r3, #1
  40b3fc:	930b      	str	r3, [sp, #44]	; 0x2c
  40b3fe:	e666      	b.n	40b0ce <_dtoa_r+0x72e>
  40b400:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40b404:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b406:	e48f      	b.n	40ad28 <_dtoa_r+0x388>
  40b408:	0040de78 	.word	0x0040de78
  40b40c:	0040de50 	.word	0x0040de50
  40b410:	3ff00000 	.word	0x3ff00000
  40b414:	401c0000 	.word	0x401c0000
  40b418:	3fe00000 	.word	0x3fe00000
  40b41c:	40240000 	.word	0x40240000
  40b420:	40140000 	.word	0x40140000
  40b424:	4650      	mov	r0, sl
  40b426:	f002 f8a9 	bl	40d57c <__aeabi_i2d>
  40b42a:	463a      	mov	r2, r7
  40b42c:	4643      	mov	r3, r8
  40b42e:	f002 f90b 	bl	40d648 <__aeabi_dmul>
  40b432:	2200      	movs	r2, #0
  40b434:	4bc1      	ldr	r3, [pc, #772]	; (40b73c <_dtoa_r+0xd9c>)
  40b436:	f001 ff55 	bl	40d2e4 <__adddf3>
  40b43a:	4605      	mov	r5, r0
  40b43c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b440:	4641      	mov	r1, r8
  40b442:	2200      	movs	r2, #0
  40b444:	4bbe      	ldr	r3, [pc, #760]	; (40b740 <_dtoa_r+0xda0>)
  40b446:	4638      	mov	r0, r7
  40b448:	f001 ff4a 	bl	40d2e0 <__aeabi_dsub>
  40b44c:	462a      	mov	r2, r5
  40b44e:	4633      	mov	r3, r6
  40b450:	4682      	mov	sl, r0
  40b452:	468b      	mov	fp, r1
  40b454:	f002 fb88 	bl	40db68 <__aeabi_dcmpgt>
  40b458:	4680      	mov	r8, r0
  40b45a:	2800      	cmp	r0, #0
  40b45c:	f040 8110 	bne.w	40b680 <_dtoa_r+0xce0>
  40b460:	462a      	mov	r2, r5
  40b462:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40b466:	4650      	mov	r0, sl
  40b468:	4659      	mov	r1, fp
  40b46a:	f002 fb5f 	bl	40db2c <__aeabi_dcmplt>
  40b46e:	b118      	cbz	r0, 40b478 <_dtoa_r+0xad8>
  40b470:	4646      	mov	r6, r8
  40b472:	e771      	b.n	40b358 <_dtoa_r+0x9b8>
  40b474:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b478:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40b47c:	f7ff bb8a 	b.w	40ab94 <_dtoa_r+0x1f4>
  40b480:	9804      	ldr	r0, [sp, #16]
  40b482:	f7ff babb 	b.w	40a9fc <_dtoa_r+0x5c>
  40b486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40b488:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40b48a:	970c      	str	r7, [sp, #48]	; 0x30
  40b48c:	1afb      	subs	r3, r7, r3
  40b48e:	441a      	add	r2, r3
  40b490:	920d      	str	r2, [sp, #52]	; 0x34
  40b492:	2700      	movs	r7, #0
  40b494:	e469      	b.n	40ad6a <_dtoa_r+0x3ca>
  40b496:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40b49a:	f04f 0a02 	mov.w	sl, #2
  40b49e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40b4a2:	e657      	b.n	40b154 <_dtoa_r+0x7b4>
  40b4a4:	2100      	movs	r1, #0
  40b4a6:	2301      	movs	r3, #1
  40b4a8:	6461      	str	r1, [r4, #68]	; 0x44
  40b4aa:	4620      	mov	r0, r4
  40b4ac:	9325      	str	r3, [sp, #148]	; 0x94
  40b4ae:	f000 ffb3 	bl	40c418 <_Balloc>
  40b4b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b4b4:	9004      	str	r0, [sp, #16]
  40b4b6:	6420      	str	r0, [r4, #64]	; 0x40
  40b4b8:	930a      	str	r3, [sp, #40]	; 0x28
  40b4ba:	930f      	str	r3, [sp, #60]	; 0x3c
  40b4bc:	e629      	b.n	40b112 <_dtoa_r+0x772>
  40b4be:	2a00      	cmp	r2, #0
  40b4c0:	46d0      	mov	r8, sl
  40b4c2:	f8cd b018 	str.w	fp, [sp, #24]
  40b4c6:	469a      	mov	sl, r3
  40b4c8:	dd11      	ble.n	40b4ee <_dtoa_r+0xb4e>
  40b4ca:	4649      	mov	r1, r9
  40b4cc:	2201      	movs	r2, #1
  40b4ce:	4620      	mov	r0, r4
  40b4d0:	f001 f94e 	bl	40c770 <__lshift>
  40b4d4:	4641      	mov	r1, r8
  40b4d6:	4681      	mov	r9, r0
  40b4d8:	f001 f99c 	bl	40c814 <__mcmp>
  40b4dc:	2800      	cmp	r0, #0
  40b4de:	f340 8146 	ble.w	40b76e <_dtoa_r+0xdce>
  40b4e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b4e6:	f000 8106 	beq.w	40b6f6 <_dtoa_r+0xd56>
  40b4ea:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40b4ee:	46b3      	mov	fp, r6
  40b4f0:	f887 a000 	strb.w	sl, [r7]
  40b4f4:	1c7d      	adds	r5, r7, #1
  40b4f6:	9e06      	ldr	r6, [sp, #24]
  40b4f8:	e5d2      	b.n	40b0a0 <_dtoa_r+0x700>
  40b4fa:	d104      	bne.n	40b506 <_dtoa_r+0xb66>
  40b4fc:	f01a 0f01 	tst.w	sl, #1
  40b500:	d001      	beq.n	40b506 <_dtoa_r+0xb66>
  40b502:	e5bd      	b.n	40b080 <_dtoa_r+0x6e0>
  40b504:	4615      	mov	r5, r2
  40b506:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40b50a:	2b30      	cmp	r3, #48	; 0x30
  40b50c:	f105 32ff 	add.w	r2, r5, #4294967295
  40b510:	d0f8      	beq.n	40b504 <_dtoa_r+0xb64>
  40b512:	e5c5      	b.n	40b0a0 <_dtoa_r+0x700>
  40b514:	9904      	ldr	r1, [sp, #16]
  40b516:	2230      	movs	r2, #48	; 0x30
  40b518:	700a      	strb	r2, [r1, #0]
  40b51a:	9a02      	ldr	r2, [sp, #8]
  40b51c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40b520:	3201      	adds	r2, #1
  40b522:	9202      	str	r2, [sp, #8]
  40b524:	f7ff bbfc 	b.w	40ad20 <_dtoa_r+0x380>
  40b528:	f000 80bb 	beq.w	40b6a2 <_dtoa_r+0xd02>
  40b52c:	9b02      	ldr	r3, [sp, #8]
  40b52e:	425d      	negs	r5, r3
  40b530:	4b84      	ldr	r3, [pc, #528]	; (40b744 <_dtoa_r+0xda4>)
  40b532:	f005 020f 	and.w	r2, r5, #15
  40b536:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b53a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b53e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b542:	f002 f881 	bl	40d648 <__aeabi_dmul>
  40b546:	112d      	asrs	r5, r5, #4
  40b548:	4607      	mov	r7, r0
  40b54a:	4688      	mov	r8, r1
  40b54c:	f000 812c 	beq.w	40b7a8 <_dtoa_r+0xe08>
  40b550:	4e7d      	ldr	r6, [pc, #500]	; (40b748 <_dtoa_r+0xda8>)
  40b552:	f04f 0a02 	mov.w	sl, #2
  40b556:	07eb      	lsls	r3, r5, #31
  40b558:	d509      	bpl.n	40b56e <_dtoa_r+0xbce>
  40b55a:	4638      	mov	r0, r7
  40b55c:	4641      	mov	r1, r8
  40b55e:	e9d6 2300 	ldrd	r2, r3, [r6]
  40b562:	f002 f871 	bl	40d648 <__aeabi_dmul>
  40b566:	f10a 0a01 	add.w	sl, sl, #1
  40b56a:	4607      	mov	r7, r0
  40b56c:	4688      	mov	r8, r1
  40b56e:	106d      	asrs	r5, r5, #1
  40b570:	f106 0608 	add.w	r6, r6, #8
  40b574:	d1ef      	bne.n	40b556 <_dtoa_r+0xbb6>
  40b576:	e608      	b.n	40b18a <_dtoa_r+0x7ea>
  40b578:	6871      	ldr	r1, [r6, #4]
  40b57a:	4620      	mov	r0, r4
  40b57c:	f000 ff4c 	bl	40c418 <_Balloc>
  40b580:	6933      	ldr	r3, [r6, #16]
  40b582:	3302      	adds	r3, #2
  40b584:	009a      	lsls	r2, r3, #2
  40b586:	4605      	mov	r5, r0
  40b588:	f106 010c 	add.w	r1, r6, #12
  40b58c:	300c      	adds	r0, #12
  40b58e:	f7fc fd19 	bl	407fc4 <memcpy>
  40b592:	4629      	mov	r1, r5
  40b594:	2201      	movs	r2, #1
  40b596:	4620      	mov	r0, r4
  40b598:	f001 f8ea 	bl	40c770 <__lshift>
  40b59c:	9006      	str	r0, [sp, #24]
  40b59e:	e4b5      	b.n	40af0c <_dtoa_r+0x56c>
  40b5a0:	2b39      	cmp	r3, #57	; 0x39
  40b5a2:	f8cd b018 	str.w	fp, [sp, #24]
  40b5a6:	46d0      	mov	r8, sl
  40b5a8:	f000 80a5 	beq.w	40b6f6 <_dtoa_r+0xd56>
  40b5ac:	f103 0a01 	add.w	sl, r3, #1
  40b5b0:	46b3      	mov	fp, r6
  40b5b2:	f887 a000 	strb.w	sl, [r7]
  40b5b6:	1c7d      	adds	r5, r7, #1
  40b5b8:	9e06      	ldr	r6, [sp, #24]
  40b5ba:	e571      	b.n	40b0a0 <_dtoa_r+0x700>
  40b5bc:	465a      	mov	r2, fp
  40b5be:	46d0      	mov	r8, sl
  40b5c0:	46b3      	mov	fp, r6
  40b5c2:	469a      	mov	sl, r3
  40b5c4:	4616      	mov	r6, r2
  40b5c6:	e54f      	b.n	40b068 <_dtoa_r+0x6c8>
  40b5c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b5ca:	495e      	ldr	r1, [pc, #376]	; (40b744 <_dtoa_r+0xda4>)
  40b5cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40b5d0:	462a      	mov	r2, r5
  40b5d2:	4633      	mov	r3, r6
  40b5d4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  40b5d8:	f002 f836 	bl	40d648 <__aeabi_dmul>
  40b5dc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40b5e0:	4638      	mov	r0, r7
  40b5e2:	4641      	mov	r1, r8
  40b5e4:	f002 fae0 	bl	40dba8 <__aeabi_d2iz>
  40b5e8:	4605      	mov	r5, r0
  40b5ea:	f001 ffc7 	bl	40d57c <__aeabi_i2d>
  40b5ee:	460b      	mov	r3, r1
  40b5f0:	4602      	mov	r2, r0
  40b5f2:	4641      	mov	r1, r8
  40b5f4:	4638      	mov	r0, r7
  40b5f6:	f001 fe73 	bl	40d2e0 <__aeabi_dsub>
  40b5fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b5fc:	460f      	mov	r7, r1
  40b5fe:	9904      	ldr	r1, [sp, #16]
  40b600:	3530      	adds	r5, #48	; 0x30
  40b602:	2b01      	cmp	r3, #1
  40b604:	700d      	strb	r5, [r1, #0]
  40b606:	4606      	mov	r6, r0
  40b608:	f101 0501 	add.w	r5, r1, #1
  40b60c:	d026      	beq.n	40b65c <_dtoa_r+0xcbc>
  40b60e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b610:	9a04      	ldr	r2, [sp, #16]
  40b612:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40b750 <_dtoa_r+0xdb0>
  40b616:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40b61a:	4413      	add	r3, r2
  40b61c:	f04f 0a00 	mov.w	sl, #0
  40b620:	4699      	mov	r9, r3
  40b622:	4652      	mov	r2, sl
  40b624:	465b      	mov	r3, fp
  40b626:	4630      	mov	r0, r6
  40b628:	4639      	mov	r1, r7
  40b62a:	f002 f80d 	bl	40d648 <__aeabi_dmul>
  40b62e:	460f      	mov	r7, r1
  40b630:	4606      	mov	r6, r0
  40b632:	f002 fab9 	bl	40dba8 <__aeabi_d2iz>
  40b636:	4680      	mov	r8, r0
  40b638:	f001 ffa0 	bl	40d57c <__aeabi_i2d>
  40b63c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b640:	4602      	mov	r2, r0
  40b642:	460b      	mov	r3, r1
  40b644:	4630      	mov	r0, r6
  40b646:	4639      	mov	r1, r7
  40b648:	f001 fe4a 	bl	40d2e0 <__aeabi_dsub>
  40b64c:	f805 8b01 	strb.w	r8, [r5], #1
  40b650:	454d      	cmp	r5, r9
  40b652:	4606      	mov	r6, r0
  40b654:	460f      	mov	r7, r1
  40b656:	d1e4      	bne.n	40b622 <_dtoa_r+0xc82>
  40b658:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b65c:	4b3b      	ldr	r3, [pc, #236]	; (40b74c <_dtoa_r+0xdac>)
  40b65e:	2200      	movs	r2, #0
  40b660:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b664:	f001 fe3e 	bl	40d2e4 <__adddf3>
  40b668:	4632      	mov	r2, r6
  40b66a:	463b      	mov	r3, r7
  40b66c:	f002 fa5e 	bl	40db2c <__aeabi_dcmplt>
  40b670:	2800      	cmp	r0, #0
  40b672:	d046      	beq.n	40b702 <_dtoa_r+0xd62>
  40b674:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b676:	9302      	str	r3, [sp, #8]
  40b678:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40b67c:	f7ff bb43 	b.w	40ad06 <_dtoa_r+0x366>
  40b680:	f04f 0800 	mov.w	r8, #0
  40b684:	4646      	mov	r6, r8
  40b686:	e6a9      	b.n	40b3dc <_dtoa_r+0xa3c>
  40b688:	9b08      	ldr	r3, [sp, #32]
  40b68a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b68c:	1a9d      	subs	r5, r3, r2
  40b68e:	2300      	movs	r3, #0
  40b690:	f7ff bb71 	b.w	40ad76 <_dtoa_r+0x3d6>
  40b694:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40b696:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b698:	9d08      	ldr	r5, [sp, #32]
  40b69a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40b69e:	f7ff bb6a 	b.w	40ad76 <_dtoa_r+0x3d6>
  40b6a2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40b6a6:	f04f 0a02 	mov.w	sl, #2
  40b6aa:	e56e      	b.n	40b18a <_dtoa_r+0x7ea>
  40b6ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b6ae:	2b00      	cmp	r3, #0
  40b6b0:	f43f aeb8 	beq.w	40b424 <_dtoa_r+0xa84>
  40b6b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b6b6:	2b00      	cmp	r3, #0
  40b6b8:	f77f aede 	ble.w	40b478 <_dtoa_r+0xad8>
  40b6bc:	2200      	movs	r2, #0
  40b6be:	4b24      	ldr	r3, [pc, #144]	; (40b750 <_dtoa_r+0xdb0>)
  40b6c0:	4638      	mov	r0, r7
  40b6c2:	4641      	mov	r1, r8
  40b6c4:	f001 ffc0 	bl	40d648 <__aeabi_dmul>
  40b6c8:	4607      	mov	r7, r0
  40b6ca:	4688      	mov	r8, r1
  40b6cc:	f10a 0001 	add.w	r0, sl, #1
  40b6d0:	f001 ff54 	bl	40d57c <__aeabi_i2d>
  40b6d4:	463a      	mov	r2, r7
  40b6d6:	4643      	mov	r3, r8
  40b6d8:	f001 ffb6 	bl	40d648 <__aeabi_dmul>
  40b6dc:	2200      	movs	r2, #0
  40b6de:	4b17      	ldr	r3, [pc, #92]	; (40b73c <_dtoa_r+0xd9c>)
  40b6e0:	f001 fe00 	bl	40d2e4 <__adddf3>
  40b6e4:	9a02      	ldr	r2, [sp, #8]
  40b6e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b6e8:	9312      	str	r3, [sp, #72]	; 0x48
  40b6ea:	3a01      	subs	r2, #1
  40b6ec:	4605      	mov	r5, r0
  40b6ee:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40b6f2:	9215      	str	r2, [sp, #84]	; 0x54
  40b6f4:	e56a      	b.n	40b1cc <_dtoa_r+0x82c>
  40b6f6:	2239      	movs	r2, #57	; 0x39
  40b6f8:	46b3      	mov	fp, r6
  40b6fa:	703a      	strb	r2, [r7, #0]
  40b6fc:	9e06      	ldr	r6, [sp, #24]
  40b6fe:	1c7d      	adds	r5, r7, #1
  40b700:	e4c0      	b.n	40b084 <_dtoa_r+0x6e4>
  40b702:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40b706:	2000      	movs	r0, #0
  40b708:	4910      	ldr	r1, [pc, #64]	; (40b74c <_dtoa_r+0xdac>)
  40b70a:	f001 fde9 	bl	40d2e0 <__aeabi_dsub>
  40b70e:	4632      	mov	r2, r6
  40b710:	463b      	mov	r3, r7
  40b712:	f002 fa29 	bl	40db68 <__aeabi_dcmpgt>
  40b716:	b908      	cbnz	r0, 40b71c <_dtoa_r+0xd7c>
  40b718:	e6ae      	b.n	40b478 <_dtoa_r+0xad8>
  40b71a:	4615      	mov	r5, r2
  40b71c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40b720:	2b30      	cmp	r3, #48	; 0x30
  40b722:	f105 32ff 	add.w	r2, r5, #4294967295
  40b726:	d0f8      	beq.n	40b71a <_dtoa_r+0xd7a>
  40b728:	e5d7      	b.n	40b2da <_dtoa_r+0x93a>
  40b72a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40b72e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b730:	9302      	str	r3, [sp, #8]
  40b732:	f7ff bae8 	b.w	40ad06 <_dtoa_r+0x366>
  40b736:	970c      	str	r7, [sp, #48]	; 0x30
  40b738:	f7ff bba5 	b.w	40ae86 <_dtoa_r+0x4e6>
  40b73c:	401c0000 	.word	0x401c0000
  40b740:	40140000 	.word	0x40140000
  40b744:	0040de78 	.word	0x0040de78
  40b748:	0040de50 	.word	0x0040de50
  40b74c:	3fe00000 	.word	0x3fe00000
  40b750:	40240000 	.word	0x40240000
  40b754:	2b39      	cmp	r3, #57	; 0x39
  40b756:	f8cd b018 	str.w	fp, [sp, #24]
  40b75a:	46d0      	mov	r8, sl
  40b75c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40b760:	469a      	mov	sl, r3
  40b762:	d0c8      	beq.n	40b6f6 <_dtoa_r+0xd56>
  40b764:	f1bb 0f00 	cmp.w	fp, #0
  40b768:	f73f aebf 	bgt.w	40b4ea <_dtoa_r+0xb4a>
  40b76c:	e6bf      	b.n	40b4ee <_dtoa_r+0xb4e>
  40b76e:	f47f aebe 	bne.w	40b4ee <_dtoa_r+0xb4e>
  40b772:	f01a 0f01 	tst.w	sl, #1
  40b776:	f43f aeba 	beq.w	40b4ee <_dtoa_r+0xb4e>
  40b77a:	e6b2      	b.n	40b4e2 <_dtoa_r+0xb42>
  40b77c:	f04f 0800 	mov.w	r8, #0
  40b780:	4646      	mov	r6, r8
  40b782:	e5e9      	b.n	40b358 <_dtoa_r+0x9b8>
  40b784:	4631      	mov	r1, r6
  40b786:	2300      	movs	r3, #0
  40b788:	220a      	movs	r2, #10
  40b78a:	4620      	mov	r0, r4
  40b78c:	f000 fe74 	bl	40c478 <__multadd>
  40b790:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b792:	2b00      	cmp	r3, #0
  40b794:	4606      	mov	r6, r0
  40b796:	dd0a      	ble.n	40b7ae <_dtoa_r+0xe0e>
  40b798:	930a      	str	r3, [sp, #40]	; 0x28
  40b79a:	f7ff bbaa 	b.w	40aef2 <_dtoa_r+0x552>
  40b79e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b7a0:	2b02      	cmp	r3, #2
  40b7a2:	dc23      	bgt.n	40b7ec <_dtoa_r+0xe4c>
  40b7a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b7a6:	e43b      	b.n	40b020 <_dtoa_r+0x680>
  40b7a8:	f04f 0a02 	mov.w	sl, #2
  40b7ac:	e4ed      	b.n	40b18a <_dtoa_r+0x7ea>
  40b7ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b7b0:	2b02      	cmp	r3, #2
  40b7b2:	dc1b      	bgt.n	40b7ec <_dtoa_r+0xe4c>
  40b7b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b7b6:	e7ef      	b.n	40b798 <_dtoa_r+0xdf8>
  40b7b8:	2500      	movs	r5, #0
  40b7ba:	6465      	str	r5, [r4, #68]	; 0x44
  40b7bc:	4629      	mov	r1, r5
  40b7be:	4620      	mov	r0, r4
  40b7c0:	f000 fe2a 	bl	40c418 <_Balloc>
  40b7c4:	f04f 33ff 	mov.w	r3, #4294967295
  40b7c8:	930a      	str	r3, [sp, #40]	; 0x28
  40b7ca:	930f      	str	r3, [sp, #60]	; 0x3c
  40b7cc:	2301      	movs	r3, #1
  40b7ce:	9004      	str	r0, [sp, #16]
  40b7d0:	9525      	str	r5, [sp, #148]	; 0x94
  40b7d2:	6420      	str	r0, [r4, #64]	; 0x40
  40b7d4:	930b      	str	r3, [sp, #44]	; 0x2c
  40b7d6:	f7ff b9dd 	b.w	40ab94 <_dtoa_r+0x1f4>
  40b7da:	2501      	movs	r5, #1
  40b7dc:	f7ff b9a5 	b.w	40ab2a <_dtoa_r+0x18a>
  40b7e0:	f43f ab69 	beq.w	40aeb6 <_dtoa_r+0x516>
  40b7e4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40b7e8:	f7ff bbf9 	b.w	40afde <_dtoa_r+0x63e>
  40b7ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40b7ee:	930a      	str	r3, [sp, #40]	; 0x28
  40b7f0:	e5e5      	b.n	40b3be <_dtoa_r+0xa1e>
  40b7f2:	bf00      	nop

0040b7f4 <__sflush_r>:
  40b7f4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40b7f8:	b29a      	uxth	r2, r3
  40b7fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b7fe:	460d      	mov	r5, r1
  40b800:	0711      	lsls	r1, r2, #28
  40b802:	4680      	mov	r8, r0
  40b804:	d43a      	bmi.n	40b87c <__sflush_r+0x88>
  40b806:	686a      	ldr	r2, [r5, #4]
  40b808:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b80c:	2a00      	cmp	r2, #0
  40b80e:	81ab      	strh	r3, [r5, #12]
  40b810:	dd6f      	ble.n	40b8f2 <__sflush_r+0xfe>
  40b812:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b814:	2c00      	cmp	r4, #0
  40b816:	d049      	beq.n	40b8ac <__sflush_r+0xb8>
  40b818:	2200      	movs	r2, #0
  40b81a:	b29b      	uxth	r3, r3
  40b81c:	f8d8 6000 	ldr.w	r6, [r8]
  40b820:	f8c8 2000 	str.w	r2, [r8]
  40b824:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40b828:	d067      	beq.n	40b8fa <__sflush_r+0x106>
  40b82a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40b82c:	075f      	lsls	r7, r3, #29
  40b82e:	d505      	bpl.n	40b83c <__sflush_r+0x48>
  40b830:	6869      	ldr	r1, [r5, #4]
  40b832:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40b834:	1a52      	subs	r2, r2, r1
  40b836:	b10b      	cbz	r3, 40b83c <__sflush_r+0x48>
  40b838:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40b83a:	1ad2      	subs	r2, r2, r3
  40b83c:	2300      	movs	r3, #0
  40b83e:	69e9      	ldr	r1, [r5, #28]
  40b840:	4640      	mov	r0, r8
  40b842:	47a0      	blx	r4
  40b844:	1c44      	adds	r4, r0, #1
  40b846:	d03c      	beq.n	40b8c2 <__sflush_r+0xce>
  40b848:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40b84c:	692a      	ldr	r2, [r5, #16]
  40b84e:	602a      	str	r2, [r5, #0]
  40b850:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40b854:	2200      	movs	r2, #0
  40b856:	81ab      	strh	r3, [r5, #12]
  40b858:	04db      	lsls	r3, r3, #19
  40b85a:	606a      	str	r2, [r5, #4]
  40b85c:	d447      	bmi.n	40b8ee <__sflush_r+0xfa>
  40b85e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40b860:	f8c8 6000 	str.w	r6, [r8]
  40b864:	b311      	cbz	r1, 40b8ac <__sflush_r+0xb8>
  40b866:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40b86a:	4299      	cmp	r1, r3
  40b86c:	d002      	beq.n	40b874 <__sflush_r+0x80>
  40b86e:	4640      	mov	r0, r8
  40b870:	f000 f9de 	bl	40bc30 <_free_r>
  40b874:	2000      	movs	r0, #0
  40b876:	6328      	str	r0, [r5, #48]	; 0x30
  40b878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b87c:	692e      	ldr	r6, [r5, #16]
  40b87e:	b1ae      	cbz	r6, 40b8ac <__sflush_r+0xb8>
  40b880:	682c      	ldr	r4, [r5, #0]
  40b882:	602e      	str	r6, [r5, #0]
  40b884:	0791      	lsls	r1, r2, #30
  40b886:	bf0c      	ite	eq
  40b888:	696b      	ldreq	r3, [r5, #20]
  40b88a:	2300      	movne	r3, #0
  40b88c:	1ba4      	subs	r4, r4, r6
  40b88e:	60ab      	str	r3, [r5, #8]
  40b890:	e00a      	b.n	40b8a8 <__sflush_r+0xb4>
  40b892:	4623      	mov	r3, r4
  40b894:	4632      	mov	r2, r6
  40b896:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40b898:	69e9      	ldr	r1, [r5, #28]
  40b89a:	4640      	mov	r0, r8
  40b89c:	47b8      	blx	r7
  40b89e:	2800      	cmp	r0, #0
  40b8a0:	eba4 0400 	sub.w	r4, r4, r0
  40b8a4:	4406      	add	r6, r0
  40b8a6:	dd04      	ble.n	40b8b2 <__sflush_r+0xbe>
  40b8a8:	2c00      	cmp	r4, #0
  40b8aa:	dcf2      	bgt.n	40b892 <__sflush_r+0x9e>
  40b8ac:	2000      	movs	r0, #0
  40b8ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b8b2:	89ab      	ldrh	r3, [r5, #12]
  40b8b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b8b8:	81ab      	strh	r3, [r5, #12]
  40b8ba:	f04f 30ff 	mov.w	r0, #4294967295
  40b8be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b8c2:	f8d8 4000 	ldr.w	r4, [r8]
  40b8c6:	2c1d      	cmp	r4, #29
  40b8c8:	d8f3      	bhi.n	40b8b2 <__sflush_r+0xbe>
  40b8ca:	4b19      	ldr	r3, [pc, #100]	; (40b930 <__sflush_r+0x13c>)
  40b8cc:	40e3      	lsrs	r3, r4
  40b8ce:	43db      	mvns	r3, r3
  40b8d0:	f013 0301 	ands.w	r3, r3, #1
  40b8d4:	d1ed      	bne.n	40b8b2 <__sflush_r+0xbe>
  40b8d6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40b8da:	606b      	str	r3, [r5, #4]
  40b8dc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40b8e0:	6929      	ldr	r1, [r5, #16]
  40b8e2:	81ab      	strh	r3, [r5, #12]
  40b8e4:	04da      	lsls	r2, r3, #19
  40b8e6:	6029      	str	r1, [r5, #0]
  40b8e8:	d5b9      	bpl.n	40b85e <__sflush_r+0x6a>
  40b8ea:	2c00      	cmp	r4, #0
  40b8ec:	d1b7      	bne.n	40b85e <__sflush_r+0x6a>
  40b8ee:	6528      	str	r0, [r5, #80]	; 0x50
  40b8f0:	e7b5      	b.n	40b85e <__sflush_r+0x6a>
  40b8f2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40b8f4:	2a00      	cmp	r2, #0
  40b8f6:	dc8c      	bgt.n	40b812 <__sflush_r+0x1e>
  40b8f8:	e7d8      	b.n	40b8ac <__sflush_r+0xb8>
  40b8fa:	2301      	movs	r3, #1
  40b8fc:	69e9      	ldr	r1, [r5, #28]
  40b8fe:	4640      	mov	r0, r8
  40b900:	47a0      	blx	r4
  40b902:	1c43      	adds	r3, r0, #1
  40b904:	4602      	mov	r2, r0
  40b906:	d002      	beq.n	40b90e <__sflush_r+0x11a>
  40b908:	89ab      	ldrh	r3, [r5, #12]
  40b90a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b90c:	e78e      	b.n	40b82c <__sflush_r+0x38>
  40b90e:	f8d8 3000 	ldr.w	r3, [r8]
  40b912:	2b00      	cmp	r3, #0
  40b914:	d0f8      	beq.n	40b908 <__sflush_r+0x114>
  40b916:	2b1d      	cmp	r3, #29
  40b918:	d001      	beq.n	40b91e <__sflush_r+0x12a>
  40b91a:	2b16      	cmp	r3, #22
  40b91c:	d102      	bne.n	40b924 <__sflush_r+0x130>
  40b91e:	f8c8 6000 	str.w	r6, [r8]
  40b922:	e7c3      	b.n	40b8ac <__sflush_r+0xb8>
  40b924:	89ab      	ldrh	r3, [r5, #12]
  40b926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b92a:	81ab      	strh	r3, [r5, #12]
  40b92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b930:	20400001 	.word	0x20400001

0040b934 <_fflush_r>:
  40b934:	b538      	push	{r3, r4, r5, lr}
  40b936:	460d      	mov	r5, r1
  40b938:	4604      	mov	r4, r0
  40b93a:	b108      	cbz	r0, 40b940 <_fflush_r+0xc>
  40b93c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b93e:	b1bb      	cbz	r3, 40b970 <_fflush_r+0x3c>
  40b940:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40b944:	b188      	cbz	r0, 40b96a <_fflush_r+0x36>
  40b946:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40b948:	07db      	lsls	r3, r3, #31
  40b94a:	d401      	bmi.n	40b950 <_fflush_r+0x1c>
  40b94c:	0581      	lsls	r1, r0, #22
  40b94e:	d517      	bpl.n	40b980 <_fflush_r+0x4c>
  40b950:	4620      	mov	r0, r4
  40b952:	4629      	mov	r1, r5
  40b954:	f7ff ff4e 	bl	40b7f4 <__sflush_r>
  40b958:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40b95a:	07da      	lsls	r2, r3, #31
  40b95c:	4604      	mov	r4, r0
  40b95e:	d402      	bmi.n	40b966 <_fflush_r+0x32>
  40b960:	89ab      	ldrh	r3, [r5, #12]
  40b962:	059b      	lsls	r3, r3, #22
  40b964:	d507      	bpl.n	40b976 <_fflush_r+0x42>
  40b966:	4620      	mov	r0, r4
  40b968:	bd38      	pop	{r3, r4, r5, pc}
  40b96a:	4604      	mov	r4, r0
  40b96c:	4620      	mov	r0, r4
  40b96e:	bd38      	pop	{r3, r4, r5, pc}
  40b970:	f000 f838 	bl	40b9e4 <__sinit>
  40b974:	e7e4      	b.n	40b940 <_fflush_r+0xc>
  40b976:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40b978:	f000 fc04 	bl	40c184 <__retarget_lock_release_recursive>
  40b97c:	4620      	mov	r0, r4
  40b97e:	bd38      	pop	{r3, r4, r5, pc}
  40b980:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40b982:	f000 fbfd 	bl	40c180 <__retarget_lock_acquire_recursive>
  40b986:	e7e3      	b.n	40b950 <_fflush_r+0x1c>

0040b988 <_cleanup_r>:
  40b988:	4901      	ldr	r1, [pc, #4]	; (40b990 <_cleanup_r+0x8>)
  40b98a:	f000 bbaf 	b.w	40c0ec <_fwalk_reent>
  40b98e:	bf00      	nop
  40b990:	0040d171 	.word	0x0040d171

0040b994 <std.isra.0>:
  40b994:	b510      	push	{r4, lr}
  40b996:	2300      	movs	r3, #0
  40b998:	4604      	mov	r4, r0
  40b99a:	8181      	strh	r1, [r0, #12]
  40b99c:	81c2      	strh	r2, [r0, #14]
  40b99e:	6003      	str	r3, [r0, #0]
  40b9a0:	6043      	str	r3, [r0, #4]
  40b9a2:	6083      	str	r3, [r0, #8]
  40b9a4:	6643      	str	r3, [r0, #100]	; 0x64
  40b9a6:	6103      	str	r3, [r0, #16]
  40b9a8:	6143      	str	r3, [r0, #20]
  40b9aa:	6183      	str	r3, [r0, #24]
  40b9ac:	4619      	mov	r1, r3
  40b9ae:	2208      	movs	r2, #8
  40b9b0:	305c      	adds	r0, #92	; 0x5c
  40b9b2:	f7fc fba1 	bl	4080f8 <memset>
  40b9b6:	4807      	ldr	r0, [pc, #28]	; (40b9d4 <std.isra.0+0x40>)
  40b9b8:	4907      	ldr	r1, [pc, #28]	; (40b9d8 <std.isra.0+0x44>)
  40b9ba:	4a08      	ldr	r2, [pc, #32]	; (40b9dc <std.isra.0+0x48>)
  40b9bc:	4b08      	ldr	r3, [pc, #32]	; (40b9e0 <std.isra.0+0x4c>)
  40b9be:	6220      	str	r0, [r4, #32]
  40b9c0:	61e4      	str	r4, [r4, #28]
  40b9c2:	6261      	str	r1, [r4, #36]	; 0x24
  40b9c4:	62a2      	str	r2, [r4, #40]	; 0x28
  40b9c6:	62e3      	str	r3, [r4, #44]	; 0x2c
  40b9c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40b9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b9d0:	f000 bbd2 	b.w	40c178 <__retarget_lock_init_recursive>
  40b9d4:	0040cd59 	.word	0x0040cd59
  40b9d8:	0040cd7d 	.word	0x0040cd7d
  40b9dc:	0040cdb9 	.word	0x0040cdb9
  40b9e0:	0040cdd9 	.word	0x0040cdd9

0040b9e4 <__sinit>:
  40b9e4:	b510      	push	{r4, lr}
  40b9e6:	4604      	mov	r4, r0
  40b9e8:	4812      	ldr	r0, [pc, #72]	; (40ba34 <__sinit+0x50>)
  40b9ea:	f000 fbc9 	bl	40c180 <__retarget_lock_acquire_recursive>
  40b9ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40b9f0:	b9d2      	cbnz	r2, 40ba28 <__sinit+0x44>
  40b9f2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40b9f6:	4810      	ldr	r0, [pc, #64]	; (40ba38 <__sinit+0x54>)
  40b9f8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40b9fc:	2103      	movs	r1, #3
  40b9fe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40ba02:	63e0      	str	r0, [r4, #60]	; 0x3c
  40ba04:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40ba08:	6860      	ldr	r0, [r4, #4]
  40ba0a:	2104      	movs	r1, #4
  40ba0c:	f7ff ffc2 	bl	40b994 <std.isra.0>
  40ba10:	2201      	movs	r2, #1
  40ba12:	2109      	movs	r1, #9
  40ba14:	68a0      	ldr	r0, [r4, #8]
  40ba16:	f7ff ffbd 	bl	40b994 <std.isra.0>
  40ba1a:	2202      	movs	r2, #2
  40ba1c:	2112      	movs	r1, #18
  40ba1e:	68e0      	ldr	r0, [r4, #12]
  40ba20:	f7ff ffb8 	bl	40b994 <std.isra.0>
  40ba24:	2301      	movs	r3, #1
  40ba26:	63a3      	str	r3, [r4, #56]	; 0x38
  40ba28:	4802      	ldr	r0, [pc, #8]	; (40ba34 <__sinit+0x50>)
  40ba2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40ba2e:	f000 bba9 	b.w	40c184 <__retarget_lock_release_recursive>
  40ba32:	bf00      	nop
  40ba34:	2040c988 	.word	0x2040c988
  40ba38:	0040b989 	.word	0x0040b989

0040ba3c <__sfp_lock_acquire>:
  40ba3c:	4801      	ldr	r0, [pc, #4]	; (40ba44 <__sfp_lock_acquire+0x8>)
  40ba3e:	f000 bb9f 	b.w	40c180 <__retarget_lock_acquire_recursive>
  40ba42:	bf00      	nop
  40ba44:	2040c99c 	.word	0x2040c99c

0040ba48 <__sfp_lock_release>:
  40ba48:	4801      	ldr	r0, [pc, #4]	; (40ba50 <__sfp_lock_release+0x8>)
  40ba4a:	f000 bb9b 	b.w	40c184 <__retarget_lock_release_recursive>
  40ba4e:	bf00      	nop
  40ba50:	2040c99c 	.word	0x2040c99c

0040ba54 <__libc_fini_array>:
  40ba54:	b538      	push	{r3, r4, r5, lr}
  40ba56:	4c0a      	ldr	r4, [pc, #40]	; (40ba80 <__libc_fini_array+0x2c>)
  40ba58:	4d0a      	ldr	r5, [pc, #40]	; (40ba84 <__libc_fini_array+0x30>)
  40ba5a:	1b64      	subs	r4, r4, r5
  40ba5c:	10a4      	asrs	r4, r4, #2
  40ba5e:	d00a      	beq.n	40ba76 <__libc_fini_array+0x22>
  40ba60:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40ba64:	3b01      	subs	r3, #1
  40ba66:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40ba6a:	3c01      	subs	r4, #1
  40ba6c:	f855 3904 	ldr.w	r3, [r5], #-4
  40ba70:	4798      	blx	r3
  40ba72:	2c00      	cmp	r4, #0
  40ba74:	d1f9      	bne.n	40ba6a <__libc_fini_array+0x16>
  40ba76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40ba7a:	f002 baf3 	b.w	40e064 <_fini>
  40ba7e:	bf00      	nop
  40ba80:	0040e074 	.word	0x0040e074
  40ba84:	0040e070 	.word	0x0040e070

0040ba88 <__fputwc>:
  40ba88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ba8c:	b082      	sub	sp, #8
  40ba8e:	4680      	mov	r8, r0
  40ba90:	4689      	mov	r9, r1
  40ba92:	4614      	mov	r4, r2
  40ba94:	f000 fb54 	bl	40c140 <__locale_mb_cur_max>
  40ba98:	2801      	cmp	r0, #1
  40ba9a:	d036      	beq.n	40bb0a <__fputwc+0x82>
  40ba9c:	464a      	mov	r2, r9
  40ba9e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40baa2:	a901      	add	r1, sp, #4
  40baa4:	4640      	mov	r0, r8
  40baa6:	f001 fa71 	bl	40cf8c <_wcrtomb_r>
  40baaa:	1c42      	adds	r2, r0, #1
  40baac:	4606      	mov	r6, r0
  40baae:	d025      	beq.n	40bafc <__fputwc+0x74>
  40bab0:	b3a8      	cbz	r0, 40bb1e <__fputwc+0x96>
  40bab2:	f89d e004 	ldrb.w	lr, [sp, #4]
  40bab6:	2500      	movs	r5, #0
  40bab8:	f10d 0a04 	add.w	sl, sp, #4
  40babc:	e009      	b.n	40bad2 <__fputwc+0x4a>
  40babe:	6823      	ldr	r3, [r4, #0]
  40bac0:	1c5a      	adds	r2, r3, #1
  40bac2:	6022      	str	r2, [r4, #0]
  40bac4:	f883 e000 	strb.w	lr, [r3]
  40bac8:	3501      	adds	r5, #1
  40baca:	42b5      	cmp	r5, r6
  40bacc:	d227      	bcs.n	40bb1e <__fputwc+0x96>
  40bace:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40bad2:	68a3      	ldr	r3, [r4, #8]
  40bad4:	3b01      	subs	r3, #1
  40bad6:	2b00      	cmp	r3, #0
  40bad8:	60a3      	str	r3, [r4, #8]
  40bada:	daf0      	bge.n	40babe <__fputwc+0x36>
  40badc:	69a7      	ldr	r7, [r4, #24]
  40bade:	42bb      	cmp	r3, r7
  40bae0:	4671      	mov	r1, lr
  40bae2:	4622      	mov	r2, r4
  40bae4:	4640      	mov	r0, r8
  40bae6:	db02      	blt.n	40baee <__fputwc+0x66>
  40bae8:	f1be 0f0a 	cmp.w	lr, #10
  40baec:	d1e7      	bne.n	40babe <__fputwc+0x36>
  40baee:	f001 f9f5 	bl	40cedc <__swbuf_r>
  40baf2:	1c43      	adds	r3, r0, #1
  40baf4:	d1e8      	bne.n	40bac8 <__fputwc+0x40>
  40baf6:	b002      	add	sp, #8
  40baf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bafc:	89a3      	ldrh	r3, [r4, #12]
  40bafe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bb02:	81a3      	strh	r3, [r4, #12]
  40bb04:	b002      	add	sp, #8
  40bb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bb0a:	f109 33ff 	add.w	r3, r9, #4294967295
  40bb0e:	2bfe      	cmp	r3, #254	; 0xfe
  40bb10:	d8c4      	bhi.n	40ba9c <__fputwc+0x14>
  40bb12:	fa5f fe89 	uxtb.w	lr, r9
  40bb16:	4606      	mov	r6, r0
  40bb18:	f88d e004 	strb.w	lr, [sp, #4]
  40bb1c:	e7cb      	b.n	40bab6 <__fputwc+0x2e>
  40bb1e:	4648      	mov	r0, r9
  40bb20:	b002      	add	sp, #8
  40bb22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bb26:	bf00      	nop

0040bb28 <_fputwc_r>:
  40bb28:	b530      	push	{r4, r5, lr}
  40bb2a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40bb2c:	f013 0f01 	tst.w	r3, #1
  40bb30:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40bb34:	4614      	mov	r4, r2
  40bb36:	b083      	sub	sp, #12
  40bb38:	4605      	mov	r5, r0
  40bb3a:	b29a      	uxth	r2, r3
  40bb3c:	d101      	bne.n	40bb42 <_fputwc_r+0x1a>
  40bb3e:	0590      	lsls	r0, r2, #22
  40bb40:	d51c      	bpl.n	40bb7c <_fputwc_r+0x54>
  40bb42:	0490      	lsls	r0, r2, #18
  40bb44:	d406      	bmi.n	40bb54 <_fputwc_r+0x2c>
  40bb46:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40bb48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40bb4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40bb50:	81a3      	strh	r3, [r4, #12]
  40bb52:	6662      	str	r2, [r4, #100]	; 0x64
  40bb54:	4628      	mov	r0, r5
  40bb56:	4622      	mov	r2, r4
  40bb58:	f7ff ff96 	bl	40ba88 <__fputwc>
  40bb5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40bb5e:	07da      	lsls	r2, r3, #31
  40bb60:	4605      	mov	r5, r0
  40bb62:	d402      	bmi.n	40bb6a <_fputwc_r+0x42>
  40bb64:	89a3      	ldrh	r3, [r4, #12]
  40bb66:	059b      	lsls	r3, r3, #22
  40bb68:	d502      	bpl.n	40bb70 <_fputwc_r+0x48>
  40bb6a:	4628      	mov	r0, r5
  40bb6c:	b003      	add	sp, #12
  40bb6e:	bd30      	pop	{r4, r5, pc}
  40bb70:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bb72:	f000 fb07 	bl	40c184 <__retarget_lock_release_recursive>
  40bb76:	4628      	mov	r0, r5
  40bb78:	b003      	add	sp, #12
  40bb7a:	bd30      	pop	{r4, r5, pc}
  40bb7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40bb7e:	9101      	str	r1, [sp, #4]
  40bb80:	f000 fafe 	bl	40c180 <__retarget_lock_acquire_recursive>
  40bb84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40bb88:	9901      	ldr	r1, [sp, #4]
  40bb8a:	b29a      	uxth	r2, r3
  40bb8c:	e7d9      	b.n	40bb42 <_fputwc_r+0x1a>
  40bb8e:	bf00      	nop

0040bb90 <_malloc_trim_r>:
  40bb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bb92:	4f24      	ldr	r7, [pc, #144]	; (40bc24 <_malloc_trim_r+0x94>)
  40bb94:	460c      	mov	r4, r1
  40bb96:	4606      	mov	r6, r0
  40bb98:	f7fc fafc 	bl	408194 <__malloc_lock>
  40bb9c:	68bb      	ldr	r3, [r7, #8]
  40bb9e:	685d      	ldr	r5, [r3, #4]
  40bba0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40bba4:	310f      	adds	r1, #15
  40bba6:	f025 0503 	bic.w	r5, r5, #3
  40bbaa:	4429      	add	r1, r5
  40bbac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40bbb0:	f021 010f 	bic.w	r1, r1, #15
  40bbb4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40bbb8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40bbbc:	db07      	blt.n	40bbce <_malloc_trim_r+0x3e>
  40bbbe:	2100      	movs	r1, #0
  40bbc0:	4630      	mov	r0, r6
  40bbc2:	f7fc faf3 	bl	4081ac <_sbrk_r>
  40bbc6:	68bb      	ldr	r3, [r7, #8]
  40bbc8:	442b      	add	r3, r5
  40bbca:	4298      	cmp	r0, r3
  40bbcc:	d004      	beq.n	40bbd8 <_malloc_trim_r+0x48>
  40bbce:	4630      	mov	r0, r6
  40bbd0:	f7fc fae6 	bl	4081a0 <__malloc_unlock>
  40bbd4:	2000      	movs	r0, #0
  40bbd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bbd8:	4261      	negs	r1, r4
  40bbda:	4630      	mov	r0, r6
  40bbdc:	f7fc fae6 	bl	4081ac <_sbrk_r>
  40bbe0:	3001      	adds	r0, #1
  40bbe2:	d00d      	beq.n	40bc00 <_malloc_trim_r+0x70>
  40bbe4:	4b10      	ldr	r3, [pc, #64]	; (40bc28 <_malloc_trim_r+0x98>)
  40bbe6:	68ba      	ldr	r2, [r7, #8]
  40bbe8:	6819      	ldr	r1, [r3, #0]
  40bbea:	1b2d      	subs	r5, r5, r4
  40bbec:	f045 0501 	orr.w	r5, r5, #1
  40bbf0:	4630      	mov	r0, r6
  40bbf2:	1b09      	subs	r1, r1, r4
  40bbf4:	6055      	str	r5, [r2, #4]
  40bbf6:	6019      	str	r1, [r3, #0]
  40bbf8:	f7fc fad2 	bl	4081a0 <__malloc_unlock>
  40bbfc:	2001      	movs	r0, #1
  40bbfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bc00:	2100      	movs	r1, #0
  40bc02:	4630      	mov	r0, r6
  40bc04:	f7fc fad2 	bl	4081ac <_sbrk_r>
  40bc08:	68ba      	ldr	r2, [r7, #8]
  40bc0a:	1a83      	subs	r3, r0, r2
  40bc0c:	2b0f      	cmp	r3, #15
  40bc0e:	ddde      	ble.n	40bbce <_malloc_trim_r+0x3e>
  40bc10:	4c06      	ldr	r4, [pc, #24]	; (40bc2c <_malloc_trim_r+0x9c>)
  40bc12:	4905      	ldr	r1, [pc, #20]	; (40bc28 <_malloc_trim_r+0x98>)
  40bc14:	6824      	ldr	r4, [r4, #0]
  40bc16:	f043 0301 	orr.w	r3, r3, #1
  40bc1a:	1b00      	subs	r0, r0, r4
  40bc1c:	6053      	str	r3, [r2, #4]
  40bc1e:	6008      	str	r0, [r1, #0]
  40bc20:	e7d5      	b.n	40bbce <_malloc_trim_r+0x3e>
  40bc22:	bf00      	nop
  40bc24:	20400448 	.word	0x20400448
  40bc28:	2040c868 	.word	0x2040c868
  40bc2c:	20400850 	.word	0x20400850

0040bc30 <_free_r>:
  40bc30:	2900      	cmp	r1, #0
  40bc32:	d044      	beq.n	40bcbe <_free_r+0x8e>
  40bc34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bc38:	460d      	mov	r5, r1
  40bc3a:	4680      	mov	r8, r0
  40bc3c:	f7fc faaa 	bl	408194 <__malloc_lock>
  40bc40:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40bc44:	4969      	ldr	r1, [pc, #420]	; (40bdec <_free_r+0x1bc>)
  40bc46:	f027 0301 	bic.w	r3, r7, #1
  40bc4a:	f1a5 0408 	sub.w	r4, r5, #8
  40bc4e:	18e2      	adds	r2, r4, r3
  40bc50:	688e      	ldr	r6, [r1, #8]
  40bc52:	6850      	ldr	r0, [r2, #4]
  40bc54:	42b2      	cmp	r2, r6
  40bc56:	f020 0003 	bic.w	r0, r0, #3
  40bc5a:	d05e      	beq.n	40bd1a <_free_r+0xea>
  40bc5c:	07fe      	lsls	r6, r7, #31
  40bc5e:	6050      	str	r0, [r2, #4]
  40bc60:	d40b      	bmi.n	40bc7a <_free_r+0x4a>
  40bc62:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40bc66:	1be4      	subs	r4, r4, r7
  40bc68:	f101 0e08 	add.w	lr, r1, #8
  40bc6c:	68a5      	ldr	r5, [r4, #8]
  40bc6e:	4575      	cmp	r5, lr
  40bc70:	443b      	add	r3, r7
  40bc72:	d06d      	beq.n	40bd50 <_free_r+0x120>
  40bc74:	68e7      	ldr	r7, [r4, #12]
  40bc76:	60ef      	str	r7, [r5, #12]
  40bc78:	60bd      	str	r5, [r7, #8]
  40bc7a:	1815      	adds	r5, r2, r0
  40bc7c:	686d      	ldr	r5, [r5, #4]
  40bc7e:	07ed      	lsls	r5, r5, #31
  40bc80:	d53e      	bpl.n	40bd00 <_free_r+0xd0>
  40bc82:	f043 0201 	orr.w	r2, r3, #1
  40bc86:	6062      	str	r2, [r4, #4]
  40bc88:	50e3      	str	r3, [r4, r3]
  40bc8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40bc8e:	d217      	bcs.n	40bcc0 <_free_r+0x90>
  40bc90:	08db      	lsrs	r3, r3, #3
  40bc92:	1c58      	adds	r0, r3, #1
  40bc94:	109a      	asrs	r2, r3, #2
  40bc96:	684d      	ldr	r5, [r1, #4]
  40bc98:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40bc9c:	60a7      	str	r7, [r4, #8]
  40bc9e:	2301      	movs	r3, #1
  40bca0:	4093      	lsls	r3, r2
  40bca2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40bca6:	432b      	orrs	r3, r5
  40bca8:	3a08      	subs	r2, #8
  40bcaa:	60e2      	str	r2, [r4, #12]
  40bcac:	604b      	str	r3, [r1, #4]
  40bcae:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40bcb2:	60fc      	str	r4, [r7, #12]
  40bcb4:	4640      	mov	r0, r8
  40bcb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bcba:	f7fc ba71 	b.w	4081a0 <__malloc_unlock>
  40bcbe:	4770      	bx	lr
  40bcc0:	0a5a      	lsrs	r2, r3, #9
  40bcc2:	2a04      	cmp	r2, #4
  40bcc4:	d852      	bhi.n	40bd6c <_free_r+0x13c>
  40bcc6:	099a      	lsrs	r2, r3, #6
  40bcc8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40bccc:	00ff      	lsls	r7, r7, #3
  40bcce:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40bcd2:	19c8      	adds	r0, r1, r7
  40bcd4:	59ca      	ldr	r2, [r1, r7]
  40bcd6:	3808      	subs	r0, #8
  40bcd8:	4290      	cmp	r0, r2
  40bcda:	d04f      	beq.n	40bd7c <_free_r+0x14c>
  40bcdc:	6851      	ldr	r1, [r2, #4]
  40bcde:	f021 0103 	bic.w	r1, r1, #3
  40bce2:	428b      	cmp	r3, r1
  40bce4:	d232      	bcs.n	40bd4c <_free_r+0x11c>
  40bce6:	6892      	ldr	r2, [r2, #8]
  40bce8:	4290      	cmp	r0, r2
  40bcea:	d1f7      	bne.n	40bcdc <_free_r+0xac>
  40bcec:	68c3      	ldr	r3, [r0, #12]
  40bcee:	60a0      	str	r0, [r4, #8]
  40bcf0:	60e3      	str	r3, [r4, #12]
  40bcf2:	609c      	str	r4, [r3, #8]
  40bcf4:	60c4      	str	r4, [r0, #12]
  40bcf6:	4640      	mov	r0, r8
  40bcf8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bcfc:	f7fc ba50 	b.w	4081a0 <__malloc_unlock>
  40bd00:	6895      	ldr	r5, [r2, #8]
  40bd02:	4f3b      	ldr	r7, [pc, #236]	; (40bdf0 <_free_r+0x1c0>)
  40bd04:	42bd      	cmp	r5, r7
  40bd06:	4403      	add	r3, r0
  40bd08:	d040      	beq.n	40bd8c <_free_r+0x15c>
  40bd0a:	68d0      	ldr	r0, [r2, #12]
  40bd0c:	60e8      	str	r0, [r5, #12]
  40bd0e:	f043 0201 	orr.w	r2, r3, #1
  40bd12:	6085      	str	r5, [r0, #8]
  40bd14:	6062      	str	r2, [r4, #4]
  40bd16:	50e3      	str	r3, [r4, r3]
  40bd18:	e7b7      	b.n	40bc8a <_free_r+0x5a>
  40bd1a:	07ff      	lsls	r7, r7, #31
  40bd1c:	4403      	add	r3, r0
  40bd1e:	d407      	bmi.n	40bd30 <_free_r+0x100>
  40bd20:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40bd24:	1aa4      	subs	r4, r4, r2
  40bd26:	4413      	add	r3, r2
  40bd28:	68a0      	ldr	r0, [r4, #8]
  40bd2a:	68e2      	ldr	r2, [r4, #12]
  40bd2c:	60c2      	str	r2, [r0, #12]
  40bd2e:	6090      	str	r0, [r2, #8]
  40bd30:	4a30      	ldr	r2, [pc, #192]	; (40bdf4 <_free_r+0x1c4>)
  40bd32:	6812      	ldr	r2, [r2, #0]
  40bd34:	f043 0001 	orr.w	r0, r3, #1
  40bd38:	4293      	cmp	r3, r2
  40bd3a:	6060      	str	r0, [r4, #4]
  40bd3c:	608c      	str	r4, [r1, #8]
  40bd3e:	d3b9      	bcc.n	40bcb4 <_free_r+0x84>
  40bd40:	4b2d      	ldr	r3, [pc, #180]	; (40bdf8 <_free_r+0x1c8>)
  40bd42:	4640      	mov	r0, r8
  40bd44:	6819      	ldr	r1, [r3, #0]
  40bd46:	f7ff ff23 	bl	40bb90 <_malloc_trim_r>
  40bd4a:	e7b3      	b.n	40bcb4 <_free_r+0x84>
  40bd4c:	4610      	mov	r0, r2
  40bd4e:	e7cd      	b.n	40bcec <_free_r+0xbc>
  40bd50:	1811      	adds	r1, r2, r0
  40bd52:	6849      	ldr	r1, [r1, #4]
  40bd54:	07c9      	lsls	r1, r1, #31
  40bd56:	d444      	bmi.n	40bde2 <_free_r+0x1b2>
  40bd58:	6891      	ldr	r1, [r2, #8]
  40bd5a:	68d2      	ldr	r2, [r2, #12]
  40bd5c:	60ca      	str	r2, [r1, #12]
  40bd5e:	4403      	add	r3, r0
  40bd60:	f043 0001 	orr.w	r0, r3, #1
  40bd64:	6091      	str	r1, [r2, #8]
  40bd66:	6060      	str	r0, [r4, #4]
  40bd68:	50e3      	str	r3, [r4, r3]
  40bd6a:	e7a3      	b.n	40bcb4 <_free_r+0x84>
  40bd6c:	2a14      	cmp	r2, #20
  40bd6e:	d816      	bhi.n	40bd9e <_free_r+0x16e>
  40bd70:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40bd74:	00ff      	lsls	r7, r7, #3
  40bd76:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40bd7a:	e7aa      	b.n	40bcd2 <_free_r+0xa2>
  40bd7c:	10aa      	asrs	r2, r5, #2
  40bd7e:	2301      	movs	r3, #1
  40bd80:	684d      	ldr	r5, [r1, #4]
  40bd82:	4093      	lsls	r3, r2
  40bd84:	432b      	orrs	r3, r5
  40bd86:	604b      	str	r3, [r1, #4]
  40bd88:	4603      	mov	r3, r0
  40bd8a:	e7b0      	b.n	40bcee <_free_r+0xbe>
  40bd8c:	f043 0201 	orr.w	r2, r3, #1
  40bd90:	614c      	str	r4, [r1, #20]
  40bd92:	610c      	str	r4, [r1, #16]
  40bd94:	60e5      	str	r5, [r4, #12]
  40bd96:	60a5      	str	r5, [r4, #8]
  40bd98:	6062      	str	r2, [r4, #4]
  40bd9a:	50e3      	str	r3, [r4, r3]
  40bd9c:	e78a      	b.n	40bcb4 <_free_r+0x84>
  40bd9e:	2a54      	cmp	r2, #84	; 0x54
  40bda0:	d806      	bhi.n	40bdb0 <_free_r+0x180>
  40bda2:	0b1a      	lsrs	r2, r3, #12
  40bda4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40bda8:	00ff      	lsls	r7, r7, #3
  40bdaa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40bdae:	e790      	b.n	40bcd2 <_free_r+0xa2>
  40bdb0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40bdb4:	d806      	bhi.n	40bdc4 <_free_r+0x194>
  40bdb6:	0bda      	lsrs	r2, r3, #15
  40bdb8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40bdbc:	00ff      	lsls	r7, r7, #3
  40bdbe:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40bdc2:	e786      	b.n	40bcd2 <_free_r+0xa2>
  40bdc4:	f240 5054 	movw	r0, #1364	; 0x554
  40bdc8:	4282      	cmp	r2, r0
  40bdca:	d806      	bhi.n	40bdda <_free_r+0x1aa>
  40bdcc:	0c9a      	lsrs	r2, r3, #18
  40bdce:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40bdd2:	00ff      	lsls	r7, r7, #3
  40bdd4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40bdd8:	e77b      	b.n	40bcd2 <_free_r+0xa2>
  40bdda:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40bdde:	257e      	movs	r5, #126	; 0x7e
  40bde0:	e777      	b.n	40bcd2 <_free_r+0xa2>
  40bde2:	f043 0101 	orr.w	r1, r3, #1
  40bde6:	6061      	str	r1, [r4, #4]
  40bde8:	6013      	str	r3, [r2, #0]
  40bdea:	e763      	b.n	40bcb4 <_free_r+0x84>
  40bdec:	20400448 	.word	0x20400448
  40bdf0:	20400450 	.word	0x20400450
  40bdf4:	20400854 	.word	0x20400854
  40bdf8:	2040c898 	.word	0x2040c898

0040bdfc <__sfvwrite_r>:
  40bdfc:	6893      	ldr	r3, [r2, #8]
  40bdfe:	2b00      	cmp	r3, #0
  40be00:	d073      	beq.n	40beea <__sfvwrite_r+0xee>
  40be02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be06:	898b      	ldrh	r3, [r1, #12]
  40be08:	b083      	sub	sp, #12
  40be0a:	460c      	mov	r4, r1
  40be0c:	0719      	lsls	r1, r3, #28
  40be0e:	9000      	str	r0, [sp, #0]
  40be10:	4616      	mov	r6, r2
  40be12:	d526      	bpl.n	40be62 <__sfvwrite_r+0x66>
  40be14:	6922      	ldr	r2, [r4, #16]
  40be16:	b322      	cbz	r2, 40be62 <__sfvwrite_r+0x66>
  40be18:	f013 0002 	ands.w	r0, r3, #2
  40be1c:	6835      	ldr	r5, [r6, #0]
  40be1e:	d02c      	beq.n	40be7a <__sfvwrite_r+0x7e>
  40be20:	f04f 0900 	mov.w	r9, #0
  40be24:	4fb0      	ldr	r7, [pc, #704]	; (40c0e8 <__sfvwrite_r+0x2ec>)
  40be26:	46c8      	mov	r8, r9
  40be28:	46b2      	mov	sl, r6
  40be2a:	45b8      	cmp	r8, r7
  40be2c:	4643      	mov	r3, r8
  40be2e:	464a      	mov	r2, r9
  40be30:	bf28      	it	cs
  40be32:	463b      	movcs	r3, r7
  40be34:	9800      	ldr	r0, [sp, #0]
  40be36:	f1b8 0f00 	cmp.w	r8, #0
  40be3a:	d050      	beq.n	40bede <__sfvwrite_r+0xe2>
  40be3c:	69e1      	ldr	r1, [r4, #28]
  40be3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40be40:	47b0      	blx	r6
  40be42:	2800      	cmp	r0, #0
  40be44:	dd58      	ble.n	40bef8 <__sfvwrite_r+0xfc>
  40be46:	f8da 3008 	ldr.w	r3, [sl, #8]
  40be4a:	1a1b      	subs	r3, r3, r0
  40be4c:	4481      	add	r9, r0
  40be4e:	eba8 0800 	sub.w	r8, r8, r0
  40be52:	f8ca 3008 	str.w	r3, [sl, #8]
  40be56:	2b00      	cmp	r3, #0
  40be58:	d1e7      	bne.n	40be2a <__sfvwrite_r+0x2e>
  40be5a:	2000      	movs	r0, #0
  40be5c:	b003      	add	sp, #12
  40be5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40be62:	4621      	mov	r1, r4
  40be64:	9800      	ldr	r0, [sp, #0]
  40be66:	f7fe fc91 	bl	40a78c <__swsetup_r>
  40be6a:	2800      	cmp	r0, #0
  40be6c:	f040 8133 	bne.w	40c0d6 <__sfvwrite_r+0x2da>
  40be70:	89a3      	ldrh	r3, [r4, #12]
  40be72:	6835      	ldr	r5, [r6, #0]
  40be74:	f013 0002 	ands.w	r0, r3, #2
  40be78:	d1d2      	bne.n	40be20 <__sfvwrite_r+0x24>
  40be7a:	f013 0901 	ands.w	r9, r3, #1
  40be7e:	d145      	bne.n	40bf0c <__sfvwrite_r+0x110>
  40be80:	464f      	mov	r7, r9
  40be82:	9601      	str	r6, [sp, #4]
  40be84:	b337      	cbz	r7, 40bed4 <__sfvwrite_r+0xd8>
  40be86:	059a      	lsls	r2, r3, #22
  40be88:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40be8c:	f140 8083 	bpl.w	40bf96 <__sfvwrite_r+0x19a>
  40be90:	4547      	cmp	r7, r8
  40be92:	46c3      	mov	fp, r8
  40be94:	f0c0 80ab 	bcc.w	40bfee <__sfvwrite_r+0x1f2>
  40be98:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40be9c:	f040 80ac 	bne.w	40bff8 <__sfvwrite_r+0x1fc>
  40bea0:	6820      	ldr	r0, [r4, #0]
  40bea2:	46ba      	mov	sl, r7
  40bea4:	465a      	mov	r2, fp
  40bea6:	4649      	mov	r1, r9
  40bea8:	f000 fa52 	bl	40c350 <memmove>
  40beac:	68a2      	ldr	r2, [r4, #8]
  40beae:	6823      	ldr	r3, [r4, #0]
  40beb0:	eba2 0208 	sub.w	r2, r2, r8
  40beb4:	445b      	add	r3, fp
  40beb6:	60a2      	str	r2, [r4, #8]
  40beb8:	6023      	str	r3, [r4, #0]
  40beba:	9a01      	ldr	r2, [sp, #4]
  40bebc:	6893      	ldr	r3, [r2, #8]
  40bebe:	eba3 030a 	sub.w	r3, r3, sl
  40bec2:	44d1      	add	r9, sl
  40bec4:	eba7 070a 	sub.w	r7, r7, sl
  40bec8:	6093      	str	r3, [r2, #8]
  40beca:	2b00      	cmp	r3, #0
  40becc:	d0c5      	beq.n	40be5a <__sfvwrite_r+0x5e>
  40bece:	89a3      	ldrh	r3, [r4, #12]
  40bed0:	2f00      	cmp	r7, #0
  40bed2:	d1d8      	bne.n	40be86 <__sfvwrite_r+0x8a>
  40bed4:	f8d5 9000 	ldr.w	r9, [r5]
  40bed8:	686f      	ldr	r7, [r5, #4]
  40beda:	3508      	adds	r5, #8
  40bedc:	e7d2      	b.n	40be84 <__sfvwrite_r+0x88>
  40bede:	f8d5 9000 	ldr.w	r9, [r5]
  40bee2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bee6:	3508      	adds	r5, #8
  40bee8:	e79f      	b.n	40be2a <__sfvwrite_r+0x2e>
  40beea:	2000      	movs	r0, #0
  40beec:	4770      	bx	lr
  40beee:	4621      	mov	r1, r4
  40bef0:	9800      	ldr	r0, [sp, #0]
  40bef2:	f7ff fd1f 	bl	40b934 <_fflush_r>
  40bef6:	b370      	cbz	r0, 40bf56 <__sfvwrite_r+0x15a>
  40bef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40befc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bf00:	f04f 30ff 	mov.w	r0, #4294967295
  40bf04:	81a3      	strh	r3, [r4, #12]
  40bf06:	b003      	add	sp, #12
  40bf08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf0c:	4681      	mov	r9, r0
  40bf0e:	4633      	mov	r3, r6
  40bf10:	464e      	mov	r6, r9
  40bf12:	46a8      	mov	r8, r5
  40bf14:	469a      	mov	sl, r3
  40bf16:	464d      	mov	r5, r9
  40bf18:	b34e      	cbz	r6, 40bf6e <__sfvwrite_r+0x172>
  40bf1a:	b380      	cbz	r0, 40bf7e <__sfvwrite_r+0x182>
  40bf1c:	6820      	ldr	r0, [r4, #0]
  40bf1e:	6923      	ldr	r3, [r4, #16]
  40bf20:	6962      	ldr	r2, [r4, #20]
  40bf22:	45b1      	cmp	r9, r6
  40bf24:	46cb      	mov	fp, r9
  40bf26:	bf28      	it	cs
  40bf28:	46b3      	movcs	fp, r6
  40bf2a:	4298      	cmp	r0, r3
  40bf2c:	465f      	mov	r7, fp
  40bf2e:	d904      	bls.n	40bf3a <__sfvwrite_r+0x13e>
  40bf30:	68a3      	ldr	r3, [r4, #8]
  40bf32:	4413      	add	r3, r2
  40bf34:	459b      	cmp	fp, r3
  40bf36:	f300 80a6 	bgt.w	40c086 <__sfvwrite_r+0x28a>
  40bf3a:	4593      	cmp	fp, r2
  40bf3c:	db4b      	blt.n	40bfd6 <__sfvwrite_r+0x1da>
  40bf3e:	4613      	mov	r3, r2
  40bf40:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bf42:	69e1      	ldr	r1, [r4, #28]
  40bf44:	9800      	ldr	r0, [sp, #0]
  40bf46:	462a      	mov	r2, r5
  40bf48:	47b8      	blx	r7
  40bf4a:	1e07      	subs	r7, r0, #0
  40bf4c:	ddd4      	ble.n	40bef8 <__sfvwrite_r+0xfc>
  40bf4e:	ebb9 0907 	subs.w	r9, r9, r7
  40bf52:	d0cc      	beq.n	40beee <__sfvwrite_r+0xf2>
  40bf54:	2001      	movs	r0, #1
  40bf56:	f8da 3008 	ldr.w	r3, [sl, #8]
  40bf5a:	1bdb      	subs	r3, r3, r7
  40bf5c:	443d      	add	r5, r7
  40bf5e:	1bf6      	subs	r6, r6, r7
  40bf60:	f8ca 3008 	str.w	r3, [sl, #8]
  40bf64:	2b00      	cmp	r3, #0
  40bf66:	f43f af78 	beq.w	40be5a <__sfvwrite_r+0x5e>
  40bf6a:	2e00      	cmp	r6, #0
  40bf6c:	d1d5      	bne.n	40bf1a <__sfvwrite_r+0x11e>
  40bf6e:	f108 0308 	add.w	r3, r8, #8
  40bf72:	e913 0060 	ldmdb	r3, {r5, r6}
  40bf76:	4698      	mov	r8, r3
  40bf78:	3308      	adds	r3, #8
  40bf7a:	2e00      	cmp	r6, #0
  40bf7c:	d0f9      	beq.n	40bf72 <__sfvwrite_r+0x176>
  40bf7e:	4632      	mov	r2, r6
  40bf80:	210a      	movs	r1, #10
  40bf82:	4628      	mov	r0, r5
  40bf84:	f000 f994 	bl	40c2b0 <memchr>
  40bf88:	2800      	cmp	r0, #0
  40bf8a:	f000 80a1 	beq.w	40c0d0 <__sfvwrite_r+0x2d4>
  40bf8e:	3001      	adds	r0, #1
  40bf90:	eba0 0905 	sub.w	r9, r0, r5
  40bf94:	e7c2      	b.n	40bf1c <__sfvwrite_r+0x120>
  40bf96:	6820      	ldr	r0, [r4, #0]
  40bf98:	6923      	ldr	r3, [r4, #16]
  40bf9a:	4298      	cmp	r0, r3
  40bf9c:	d802      	bhi.n	40bfa4 <__sfvwrite_r+0x1a8>
  40bf9e:	6963      	ldr	r3, [r4, #20]
  40bfa0:	429f      	cmp	r7, r3
  40bfa2:	d25d      	bcs.n	40c060 <__sfvwrite_r+0x264>
  40bfa4:	45b8      	cmp	r8, r7
  40bfa6:	bf28      	it	cs
  40bfa8:	46b8      	movcs	r8, r7
  40bfaa:	4642      	mov	r2, r8
  40bfac:	4649      	mov	r1, r9
  40bfae:	f000 f9cf 	bl	40c350 <memmove>
  40bfb2:	68a3      	ldr	r3, [r4, #8]
  40bfb4:	6822      	ldr	r2, [r4, #0]
  40bfb6:	eba3 0308 	sub.w	r3, r3, r8
  40bfba:	4442      	add	r2, r8
  40bfbc:	60a3      	str	r3, [r4, #8]
  40bfbe:	6022      	str	r2, [r4, #0]
  40bfc0:	b10b      	cbz	r3, 40bfc6 <__sfvwrite_r+0x1ca>
  40bfc2:	46c2      	mov	sl, r8
  40bfc4:	e779      	b.n	40beba <__sfvwrite_r+0xbe>
  40bfc6:	4621      	mov	r1, r4
  40bfc8:	9800      	ldr	r0, [sp, #0]
  40bfca:	f7ff fcb3 	bl	40b934 <_fflush_r>
  40bfce:	2800      	cmp	r0, #0
  40bfd0:	d192      	bne.n	40bef8 <__sfvwrite_r+0xfc>
  40bfd2:	46c2      	mov	sl, r8
  40bfd4:	e771      	b.n	40beba <__sfvwrite_r+0xbe>
  40bfd6:	465a      	mov	r2, fp
  40bfd8:	4629      	mov	r1, r5
  40bfda:	f000 f9b9 	bl	40c350 <memmove>
  40bfde:	68a2      	ldr	r2, [r4, #8]
  40bfe0:	6823      	ldr	r3, [r4, #0]
  40bfe2:	eba2 020b 	sub.w	r2, r2, fp
  40bfe6:	445b      	add	r3, fp
  40bfe8:	60a2      	str	r2, [r4, #8]
  40bfea:	6023      	str	r3, [r4, #0]
  40bfec:	e7af      	b.n	40bf4e <__sfvwrite_r+0x152>
  40bfee:	6820      	ldr	r0, [r4, #0]
  40bff0:	46b8      	mov	r8, r7
  40bff2:	46ba      	mov	sl, r7
  40bff4:	46bb      	mov	fp, r7
  40bff6:	e755      	b.n	40bea4 <__sfvwrite_r+0xa8>
  40bff8:	6962      	ldr	r2, [r4, #20]
  40bffa:	6820      	ldr	r0, [r4, #0]
  40bffc:	6921      	ldr	r1, [r4, #16]
  40bffe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40c002:	eba0 0a01 	sub.w	sl, r0, r1
  40c006:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40c00a:	f10a 0001 	add.w	r0, sl, #1
  40c00e:	ea4f 0868 	mov.w	r8, r8, asr #1
  40c012:	4438      	add	r0, r7
  40c014:	4540      	cmp	r0, r8
  40c016:	4642      	mov	r2, r8
  40c018:	bf84      	itt	hi
  40c01a:	4680      	movhi	r8, r0
  40c01c:	4642      	movhi	r2, r8
  40c01e:	055b      	lsls	r3, r3, #21
  40c020:	d544      	bpl.n	40c0ac <__sfvwrite_r+0x2b0>
  40c022:	4611      	mov	r1, r2
  40c024:	9800      	ldr	r0, [sp, #0]
  40c026:	f7fb fd1d 	bl	407a64 <_malloc_r>
  40c02a:	4683      	mov	fp, r0
  40c02c:	2800      	cmp	r0, #0
  40c02e:	d055      	beq.n	40c0dc <__sfvwrite_r+0x2e0>
  40c030:	4652      	mov	r2, sl
  40c032:	6921      	ldr	r1, [r4, #16]
  40c034:	f7fb ffc6 	bl	407fc4 <memcpy>
  40c038:	89a3      	ldrh	r3, [r4, #12]
  40c03a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40c03e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c042:	81a3      	strh	r3, [r4, #12]
  40c044:	eb0b 000a 	add.w	r0, fp, sl
  40c048:	eba8 030a 	sub.w	r3, r8, sl
  40c04c:	f8c4 b010 	str.w	fp, [r4, #16]
  40c050:	f8c4 8014 	str.w	r8, [r4, #20]
  40c054:	6020      	str	r0, [r4, #0]
  40c056:	60a3      	str	r3, [r4, #8]
  40c058:	46b8      	mov	r8, r7
  40c05a:	46ba      	mov	sl, r7
  40c05c:	46bb      	mov	fp, r7
  40c05e:	e721      	b.n	40bea4 <__sfvwrite_r+0xa8>
  40c060:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40c064:	42b9      	cmp	r1, r7
  40c066:	bf28      	it	cs
  40c068:	4639      	movcs	r1, r7
  40c06a:	464a      	mov	r2, r9
  40c06c:	fb91 f1f3 	sdiv	r1, r1, r3
  40c070:	9800      	ldr	r0, [sp, #0]
  40c072:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40c074:	fb03 f301 	mul.w	r3, r3, r1
  40c078:	69e1      	ldr	r1, [r4, #28]
  40c07a:	47b0      	blx	r6
  40c07c:	f1b0 0a00 	subs.w	sl, r0, #0
  40c080:	f73f af1b 	bgt.w	40beba <__sfvwrite_r+0xbe>
  40c084:	e738      	b.n	40bef8 <__sfvwrite_r+0xfc>
  40c086:	461a      	mov	r2, r3
  40c088:	4629      	mov	r1, r5
  40c08a:	9301      	str	r3, [sp, #4]
  40c08c:	f000 f960 	bl	40c350 <memmove>
  40c090:	6822      	ldr	r2, [r4, #0]
  40c092:	9b01      	ldr	r3, [sp, #4]
  40c094:	9800      	ldr	r0, [sp, #0]
  40c096:	441a      	add	r2, r3
  40c098:	6022      	str	r2, [r4, #0]
  40c09a:	4621      	mov	r1, r4
  40c09c:	f7ff fc4a 	bl	40b934 <_fflush_r>
  40c0a0:	9b01      	ldr	r3, [sp, #4]
  40c0a2:	2800      	cmp	r0, #0
  40c0a4:	f47f af28 	bne.w	40bef8 <__sfvwrite_r+0xfc>
  40c0a8:	461f      	mov	r7, r3
  40c0aa:	e750      	b.n	40bf4e <__sfvwrite_r+0x152>
  40c0ac:	9800      	ldr	r0, [sp, #0]
  40c0ae:	f000 fcad 	bl	40ca0c <_realloc_r>
  40c0b2:	4683      	mov	fp, r0
  40c0b4:	2800      	cmp	r0, #0
  40c0b6:	d1c5      	bne.n	40c044 <__sfvwrite_r+0x248>
  40c0b8:	9d00      	ldr	r5, [sp, #0]
  40c0ba:	6921      	ldr	r1, [r4, #16]
  40c0bc:	4628      	mov	r0, r5
  40c0be:	f7ff fdb7 	bl	40bc30 <_free_r>
  40c0c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c0c6:	220c      	movs	r2, #12
  40c0c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40c0cc:	602a      	str	r2, [r5, #0]
  40c0ce:	e715      	b.n	40befc <__sfvwrite_r+0x100>
  40c0d0:	f106 0901 	add.w	r9, r6, #1
  40c0d4:	e722      	b.n	40bf1c <__sfvwrite_r+0x120>
  40c0d6:	f04f 30ff 	mov.w	r0, #4294967295
  40c0da:	e6bf      	b.n	40be5c <__sfvwrite_r+0x60>
  40c0dc:	9a00      	ldr	r2, [sp, #0]
  40c0de:	230c      	movs	r3, #12
  40c0e0:	6013      	str	r3, [r2, #0]
  40c0e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c0e6:	e709      	b.n	40befc <__sfvwrite_r+0x100>
  40c0e8:	7ffffc00 	.word	0x7ffffc00

0040c0ec <_fwalk_reent>:
  40c0ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c0f0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40c0f4:	d01f      	beq.n	40c136 <_fwalk_reent+0x4a>
  40c0f6:	4688      	mov	r8, r1
  40c0f8:	4606      	mov	r6, r0
  40c0fa:	f04f 0900 	mov.w	r9, #0
  40c0fe:	687d      	ldr	r5, [r7, #4]
  40c100:	68bc      	ldr	r4, [r7, #8]
  40c102:	3d01      	subs	r5, #1
  40c104:	d411      	bmi.n	40c12a <_fwalk_reent+0x3e>
  40c106:	89a3      	ldrh	r3, [r4, #12]
  40c108:	2b01      	cmp	r3, #1
  40c10a:	f105 35ff 	add.w	r5, r5, #4294967295
  40c10e:	d908      	bls.n	40c122 <_fwalk_reent+0x36>
  40c110:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40c114:	3301      	adds	r3, #1
  40c116:	4621      	mov	r1, r4
  40c118:	4630      	mov	r0, r6
  40c11a:	d002      	beq.n	40c122 <_fwalk_reent+0x36>
  40c11c:	47c0      	blx	r8
  40c11e:	ea49 0900 	orr.w	r9, r9, r0
  40c122:	1c6b      	adds	r3, r5, #1
  40c124:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40c128:	d1ed      	bne.n	40c106 <_fwalk_reent+0x1a>
  40c12a:	683f      	ldr	r7, [r7, #0]
  40c12c:	2f00      	cmp	r7, #0
  40c12e:	d1e6      	bne.n	40c0fe <_fwalk_reent+0x12>
  40c130:	4648      	mov	r0, r9
  40c132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c136:	46b9      	mov	r9, r7
  40c138:	4648      	mov	r0, r9
  40c13a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c13e:	bf00      	nop

0040c140 <__locale_mb_cur_max>:
  40c140:	4b04      	ldr	r3, [pc, #16]	; (40c154 <__locale_mb_cur_max+0x14>)
  40c142:	4a05      	ldr	r2, [pc, #20]	; (40c158 <__locale_mb_cur_max+0x18>)
  40c144:	681b      	ldr	r3, [r3, #0]
  40c146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40c148:	2b00      	cmp	r3, #0
  40c14a:	bf08      	it	eq
  40c14c:	4613      	moveq	r3, r2
  40c14e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40c152:	4770      	bx	lr
  40c154:	20400018 	.word	0x20400018
  40c158:	2040085c 	.word	0x2040085c

0040c15c <_localeconv_r>:
  40c15c:	4a04      	ldr	r2, [pc, #16]	; (40c170 <_localeconv_r+0x14>)
  40c15e:	4b05      	ldr	r3, [pc, #20]	; (40c174 <_localeconv_r+0x18>)
  40c160:	6812      	ldr	r2, [r2, #0]
  40c162:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40c164:	2800      	cmp	r0, #0
  40c166:	bf08      	it	eq
  40c168:	4618      	moveq	r0, r3
  40c16a:	30f0      	adds	r0, #240	; 0xf0
  40c16c:	4770      	bx	lr
  40c16e:	bf00      	nop
  40c170:	20400018 	.word	0x20400018
  40c174:	2040085c 	.word	0x2040085c

0040c178 <__retarget_lock_init_recursive>:
  40c178:	4770      	bx	lr
  40c17a:	bf00      	nop

0040c17c <__retarget_lock_close_recursive>:
  40c17c:	4770      	bx	lr
  40c17e:	bf00      	nop

0040c180 <__retarget_lock_acquire_recursive>:
  40c180:	4770      	bx	lr
  40c182:	bf00      	nop

0040c184 <__retarget_lock_release_recursive>:
  40c184:	4770      	bx	lr
  40c186:	bf00      	nop

0040c188 <__swhatbuf_r>:
  40c188:	b570      	push	{r4, r5, r6, lr}
  40c18a:	460c      	mov	r4, r1
  40c18c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c190:	2900      	cmp	r1, #0
  40c192:	b090      	sub	sp, #64	; 0x40
  40c194:	4615      	mov	r5, r2
  40c196:	461e      	mov	r6, r3
  40c198:	db14      	blt.n	40c1c4 <__swhatbuf_r+0x3c>
  40c19a:	aa01      	add	r2, sp, #4
  40c19c:	f001 f84a 	bl	40d234 <_fstat_r>
  40c1a0:	2800      	cmp	r0, #0
  40c1a2:	db0f      	blt.n	40c1c4 <__swhatbuf_r+0x3c>
  40c1a4:	9a02      	ldr	r2, [sp, #8]
  40c1a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40c1aa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40c1ae:	fab2 f282 	clz	r2, r2
  40c1b2:	0952      	lsrs	r2, r2, #5
  40c1b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40c1b8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40c1bc:	6032      	str	r2, [r6, #0]
  40c1be:	602b      	str	r3, [r5, #0]
  40c1c0:	b010      	add	sp, #64	; 0x40
  40c1c2:	bd70      	pop	{r4, r5, r6, pc}
  40c1c4:	89a2      	ldrh	r2, [r4, #12]
  40c1c6:	2300      	movs	r3, #0
  40c1c8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40c1cc:	6033      	str	r3, [r6, #0]
  40c1ce:	d004      	beq.n	40c1da <__swhatbuf_r+0x52>
  40c1d0:	2240      	movs	r2, #64	; 0x40
  40c1d2:	4618      	mov	r0, r3
  40c1d4:	602a      	str	r2, [r5, #0]
  40c1d6:	b010      	add	sp, #64	; 0x40
  40c1d8:	bd70      	pop	{r4, r5, r6, pc}
  40c1da:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40c1de:	602b      	str	r3, [r5, #0]
  40c1e0:	b010      	add	sp, #64	; 0x40
  40c1e2:	bd70      	pop	{r4, r5, r6, pc}

0040c1e4 <__smakebuf_r>:
  40c1e4:	898a      	ldrh	r2, [r1, #12]
  40c1e6:	0792      	lsls	r2, r2, #30
  40c1e8:	460b      	mov	r3, r1
  40c1ea:	d506      	bpl.n	40c1fa <__smakebuf_r+0x16>
  40c1ec:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40c1f0:	2101      	movs	r1, #1
  40c1f2:	601a      	str	r2, [r3, #0]
  40c1f4:	611a      	str	r2, [r3, #16]
  40c1f6:	6159      	str	r1, [r3, #20]
  40c1f8:	4770      	bx	lr
  40c1fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c1fc:	b083      	sub	sp, #12
  40c1fe:	ab01      	add	r3, sp, #4
  40c200:	466a      	mov	r2, sp
  40c202:	460c      	mov	r4, r1
  40c204:	4606      	mov	r6, r0
  40c206:	f7ff ffbf 	bl	40c188 <__swhatbuf_r>
  40c20a:	9900      	ldr	r1, [sp, #0]
  40c20c:	4605      	mov	r5, r0
  40c20e:	4630      	mov	r0, r6
  40c210:	f7fb fc28 	bl	407a64 <_malloc_r>
  40c214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c218:	b1d8      	cbz	r0, 40c252 <__smakebuf_r+0x6e>
  40c21a:	9a01      	ldr	r2, [sp, #4]
  40c21c:	4f15      	ldr	r7, [pc, #84]	; (40c274 <__smakebuf_r+0x90>)
  40c21e:	9900      	ldr	r1, [sp, #0]
  40c220:	63f7      	str	r7, [r6, #60]	; 0x3c
  40c222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c226:	81a3      	strh	r3, [r4, #12]
  40c228:	6020      	str	r0, [r4, #0]
  40c22a:	6120      	str	r0, [r4, #16]
  40c22c:	6161      	str	r1, [r4, #20]
  40c22e:	b91a      	cbnz	r2, 40c238 <__smakebuf_r+0x54>
  40c230:	432b      	orrs	r3, r5
  40c232:	81a3      	strh	r3, [r4, #12]
  40c234:	b003      	add	sp, #12
  40c236:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c238:	4630      	mov	r0, r6
  40c23a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c23e:	f001 f80d 	bl	40d25c <_isatty_r>
  40c242:	b1a0      	cbz	r0, 40c26e <__smakebuf_r+0x8a>
  40c244:	89a3      	ldrh	r3, [r4, #12]
  40c246:	f023 0303 	bic.w	r3, r3, #3
  40c24a:	f043 0301 	orr.w	r3, r3, #1
  40c24e:	b21b      	sxth	r3, r3
  40c250:	e7ee      	b.n	40c230 <__smakebuf_r+0x4c>
  40c252:	059a      	lsls	r2, r3, #22
  40c254:	d4ee      	bmi.n	40c234 <__smakebuf_r+0x50>
  40c256:	f023 0303 	bic.w	r3, r3, #3
  40c25a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40c25e:	f043 0302 	orr.w	r3, r3, #2
  40c262:	2101      	movs	r1, #1
  40c264:	81a3      	strh	r3, [r4, #12]
  40c266:	6022      	str	r2, [r4, #0]
  40c268:	6122      	str	r2, [r4, #16]
  40c26a:	6161      	str	r1, [r4, #20]
  40c26c:	e7e2      	b.n	40c234 <__smakebuf_r+0x50>
  40c26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c272:	e7dd      	b.n	40c230 <__smakebuf_r+0x4c>
  40c274:	0040b989 	.word	0x0040b989

0040c278 <__ascii_mbtowc>:
  40c278:	b082      	sub	sp, #8
  40c27a:	b149      	cbz	r1, 40c290 <__ascii_mbtowc+0x18>
  40c27c:	b15a      	cbz	r2, 40c296 <__ascii_mbtowc+0x1e>
  40c27e:	b16b      	cbz	r3, 40c29c <__ascii_mbtowc+0x24>
  40c280:	7813      	ldrb	r3, [r2, #0]
  40c282:	600b      	str	r3, [r1, #0]
  40c284:	7812      	ldrb	r2, [r2, #0]
  40c286:	1c10      	adds	r0, r2, #0
  40c288:	bf18      	it	ne
  40c28a:	2001      	movne	r0, #1
  40c28c:	b002      	add	sp, #8
  40c28e:	4770      	bx	lr
  40c290:	a901      	add	r1, sp, #4
  40c292:	2a00      	cmp	r2, #0
  40c294:	d1f3      	bne.n	40c27e <__ascii_mbtowc+0x6>
  40c296:	4610      	mov	r0, r2
  40c298:	b002      	add	sp, #8
  40c29a:	4770      	bx	lr
  40c29c:	f06f 0001 	mvn.w	r0, #1
  40c2a0:	e7f4      	b.n	40c28c <__ascii_mbtowc+0x14>
  40c2a2:	bf00      	nop
	...

0040c2b0 <memchr>:
  40c2b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40c2b4:	2a10      	cmp	r2, #16
  40c2b6:	db2b      	blt.n	40c310 <memchr+0x60>
  40c2b8:	f010 0f07 	tst.w	r0, #7
  40c2bc:	d008      	beq.n	40c2d0 <memchr+0x20>
  40c2be:	f810 3b01 	ldrb.w	r3, [r0], #1
  40c2c2:	3a01      	subs	r2, #1
  40c2c4:	428b      	cmp	r3, r1
  40c2c6:	d02d      	beq.n	40c324 <memchr+0x74>
  40c2c8:	f010 0f07 	tst.w	r0, #7
  40c2cc:	b342      	cbz	r2, 40c320 <memchr+0x70>
  40c2ce:	d1f6      	bne.n	40c2be <memchr+0xe>
  40c2d0:	b4f0      	push	{r4, r5, r6, r7}
  40c2d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40c2d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40c2da:	f022 0407 	bic.w	r4, r2, #7
  40c2de:	f07f 0700 	mvns.w	r7, #0
  40c2e2:	2300      	movs	r3, #0
  40c2e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40c2e8:	3c08      	subs	r4, #8
  40c2ea:	ea85 0501 	eor.w	r5, r5, r1
  40c2ee:	ea86 0601 	eor.w	r6, r6, r1
  40c2f2:	fa85 f547 	uadd8	r5, r5, r7
  40c2f6:	faa3 f587 	sel	r5, r3, r7
  40c2fa:	fa86 f647 	uadd8	r6, r6, r7
  40c2fe:	faa5 f687 	sel	r6, r5, r7
  40c302:	b98e      	cbnz	r6, 40c328 <memchr+0x78>
  40c304:	d1ee      	bne.n	40c2e4 <memchr+0x34>
  40c306:	bcf0      	pop	{r4, r5, r6, r7}
  40c308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40c30c:	f002 0207 	and.w	r2, r2, #7
  40c310:	b132      	cbz	r2, 40c320 <memchr+0x70>
  40c312:	f810 3b01 	ldrb.w	r3, [r0], #1
  40c316:	3a01      	subs	r2, #1
  40c318:	ea83 0301 	eor.w	r3, r3, r1
  40c31c:	b113      	cbz	r3, 40c324 <memchr+0x74>
  40c31e:	d1f8      	bne.n	40c312 <memchr+0x62>
  40c320:	2000      	movs	r0, #0
  40c322:	4770      	bx	lr
  40c324:	3801      	subs	r0, #1
  40c326:	4770      	bx	lr
  40c328:	2d00      	cmp	r5, #0
  40c32a:	bf06      	itte	eq
  40c32c:	4635      	moveq	r5, r6
  40c32e:	3803      	subeq	r0, #3
  40c330:	3807      	subne	r0, #7
  40c332:	f015 0f01 	tst.w	r5, #1
  40c336:	d107      	bne.n	40c348 <memchr+0x98>
  40c338:	3001      	adds	r0, #1
  40c33a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40c33e:	bf02      	ittt	eq
  40c340:	3001      	addeq	r0, #1
  40c342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40c346:	3001      	addeq	r0, #1
  40c348:	bcf0      	pop	{r4, r5, r6, r7}
  40c34a:	3801      	subs	r0, #1
  40c34c:	4770      	bx	lr
  40c34e:	bf00      	nop

0040c350 <memmove>:
  40c350:	4288      	cmp	r0, r1
  40c352:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c354:	d90d      	bls.n	40c372 <memmove+0x22>
  40c356:	188b      	adds	r3, r1, r2
  40c358:	4298      	cmp	r0, r3
  40c35a:	d20a      	bcs.n	40c372 <memmove+0x22>
  40c35c:	1884      	adds	r4, r0, r2
  40c35e:	2a00      	cmp	r2, #0
  40c360:	d051      	beq.n	40c406 <memmove+0xb6>
  40c362:	4622      	mov	r2, r4
  40c364:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40c368:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40c36c:	4299      	cmp	r1, r3
  40c36e:	d1f9      	bne.n	40c364 <memmove+0x14>
  40c370:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c372:	2a0f      	cmp	r2, #15
  40c374:	d948      	bls.n	40c408 <memmove+0xb8>
  40c376:	ea41 0300 	orr.w	r3, r1, r0
  40c37a:	079b      	lsls	r3, r3, #30
  40c37c:	d146      	bne.n	40c40c <memmove+0xbc>
  40c37e:	f100 0410 	add.w	r4, r0, #16
  40c382:	f101 0310 	add.w	r3, r1, #16
  40c386:	4615      	mov	r5, r2
  40c388:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40c38c:	f844 6c10 	str.w	r6, [r4, #-16]
  40c390:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40c394:	f844 6c0c 	str.w	r6, [r4, #-12]
  40c398:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40c39c:	f844 6c08 	str.w	r6, [r4, #-8]
  40c3a0:	3d10      	subs	r5, #16
  40c3a2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40c3a6:	f844 6c04 	str.w	r6, [r4, #-4]
  40c3aa:	2d0f      	cmp	r5, #15
  40c3ac:	f103 0310 	add.w	r3, r3, #16
  40c3b0:	f104 0410 	add.w	r4, r4, #16
  40c3b4:	d8e8      	bhi.n	40c388 <memmove+0x38>
  40c3b6:	f1a2 0310 	sub.w	r3, r2, #16
  40c3ba:	f023 030f 	bic.w	r3, r3, #15
  40c3be:	f002 0e0f 	and.w	lr, r2, #15
  40c3c2:	3310      	adds	r3, #16
  40c3c4:	f1be 0f03 	cmp.w	lr, #3
  40c3c8:	4419      	add	r1, r3
  40c3ca:	4403      	add	r3, r0
  40c3cc:	d921      	bls.n	40c412 <memmove+0xc2>
  40c3ce:	1f1e      	subs	r6, r3, #4
  40c3d0:	460d      	mov	r5, r1
  40c3d2:	4674      	mov	r4, lr
  40c3d4:	3c04      	subs	r4, #4
  40c3d6:	f855 7b04 	ldr.w	r7, [r5], #4
  40c3da:	f846 7f04 	str.w	r7, [r6, #4]!
  40c3de:	2c03      	cmp	r4, #3
  40c3e0:	d8f8      	bhi.n	40c3d4 <memmove+0x84>
  40c3e2:	f1ae 0404 	sub.w	r4, lr, #4
  40c3e6:	f024 0403 	bic.w	r4, r4, #3
  40c3ea:	3404      	adds	r4, #4
  40c3ec:	4421      	add	r1, r4
  40c3ee:	4423      	add	r3, r4
  40c3f0:	f002 0203 	and.w	r2, r2, #3
  40c3f4:	b162      	cbz	r2, 40c410 <memmove+0xc0>
  40c3f6:	3b01      	subs	r3, #1
  40c3f8:	440a      	add	r2, r1
  40c3fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c3fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  40c402:	428a      	cmp	r2, r1
  40c404:	d1f9      	bne.n	40c3fa <memmove+0xaa>
  40c406:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c408:	4603      	mov	r3, r0
  40c40a:	e7f3      	b.n	40c3f4 <memmove+0xa4>
  40c40c:	4603      	mov	r3, r0
  40c40e:	e7f2      	b.n	40c3f6 <memmove+0xa6>
  40c410:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c412:	4672      	mov	r2, lr
  40c414:	e7ee      	b.n	40c3f4 <memmove+0xa4>
  40c416:	bf00      	nop

0040c418 <_Balloc>:
  40c418:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c41a:	b570      	push	{r4, r5, r6, lr}
  40c41c:	4605      	mov	r5, r0
  40c41e:	460c      	mov	r4, r1
  40c420:	b14b      	cbz	r3, 40c436 <_Balloc+0x1e>
  40c422:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40c426:	b180      	cbz	r0, 40c44a <_Balloc+0x32>
  40c428:	6802      	ldr	r2, [r0, #0]
  40c42a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40c42e:	2300      	movs	r3, #0
  40c430:	6103      	str	r3, [r0, #16]
  40c432:	60c3      	str	r3, [r0, #12]
  40c434:	bd70      	pop	{r4, r5, r6, pc}
  40c436:	2221      	movs	r2, #33	; 0x21
  40c438:	2104      	movs	r1, #4
  40c43a:	f000 fe57 	bl	40d0ec <_calloc_r>
  40c43e:	64e8      	str	r0, [r5, #76]	; 0x4c
  40c440:	4603      	mov	r3, r0
  40c442:	2800      	cmp	r0, #0
  40c444:	d1ed      	bne.n	40c422 <_Balloc+0xa>
  40c446:	2000      	movs	r0, #0
  40c448:	bd70      	pop	{r4, r5, r6, pc}
  40c44a:	2101      	movs	r1, #1
  40c44c:	fa01 f604 	lsl.w	r6, r1, r4
  40c450:	1d72      	adds	r2, r6, #5
  40c452:	4628      	mov	r0, r5
  40c454:	0092      	lsls	r2, r2, #2
  40c456:	f000 fe49 	bl	40d0ec <_calloc_r>
  40c45a:	2800      	cmp	r0, #0
  40c45c:	d0f3      	beq.n	40c446 <_Balloc+0x2e>
  40c45e:	6044      	str	r4, [r0, #4]
  40c460:	6086      	str	r6, [r0, #8]
  40c462:	e7e4      	b.n	40c42e <_Balloc+0x16>

0040c464 <_Bfree>:
  40c464:	b131      	cbz	r1, 40c474 <_Bfree+0x10>
  40c466:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c468:	684a      	ldr	r2, [r1, #4]
  40c46a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40c46e:	6008      	str	r0, [r1, #0]
  40c470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40c474:	4770      	bx	lr
  40c476:	bf00      	nop

0040c478 <__multadd>:
  40c478:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c47a:	690c      	ldr	r4, [r1, #16]
  40c47c:	b083      	sub	sp, #12
  40c47e:	460d      	mov	r5, r1
  40c480:	4606      	mov	r6, r0
  40c482:	f101 0e14 	add.w	lr, r1, #20
  40c486:	2700      	movs	r7, #0
  40c488:	f8de 0000 	ldr.w	r0, [lr]
  40c48c:	b281      	uxth	r1, r0
  40c48e:	fb02 3301 	mla	r3, r2, r1, r3
  40c492:	0c01      	lsrs	r1, r0, #16
  40c494:	0c18      	lsrs	r0, r3, #16
  40c496:	fb02 0101 	mla	r1, r2, r1, r0
  40c49a:	b29b      	uxth	r3, r3
  40c49c:	3701      	adds	r7, #1
  40c49e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40c4a2:	42bc      	cmp	r4, r7
  40c4a4:	f84e 3b04 	str.w	r3, [lr], #4
  40c4a8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40c4ac:	dcec      	bgt.n	40c488 <__multadd+0x10>
  40c4ae:	b13b      	cbz	r3, 40c4c0 <__multadd+0x48>
  40c4b0:	68aa      	ldr	r2, [r5, #8]
  40c4b2:	4294      	cmp	r4, r2
  40c4b4:	da07      	bge.n	40c4c6 <__multadd+0x4e>
  40c4b6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40c4ba:	3401      	adds	r4, #1
  40c4bc:	6153      	str	r3, [r2, #20]
  40c4be:	612c      	str	r4, [r5, #16]
  40c4c0:	4628      	mov	r0, r5
  40c4c2:	b003      	add	sp, #12
  40c4c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c4c6:	6869      	ldr	r1, [r5, #4]
  40c4c8:	9301      	str	r3, [sp, #4]
  40c4ca:	3101      	adds	r1, #1
  40c4cc:	4630      	mov	r0, r6
  40c4ce:	f7ff ffa3 	bl	40c418 <_Balloc>
  40c4d2:	692a      	ldr	r2, [r5, #16]
  40c4d4:	3202      	adds	r2, #2
  40c4d6:	f105 010c 	add.w	r1, r5, #12
  40c4da:	4607      	mov	r7, r0
  40c4dc:	0092      	lsls	r2, r2, #2
  40c4de:	300c      	adds	r0, #12
  40c4e0:	f7fb fd70 	bl	407fc4 <memcpy>
  40c4e4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40c4e6:	6869      	ldr	r1, [r5, #4]
  40c4e8:	9b01      	ldr	r3, [sp, #4]
  40c4ea:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40c4ee:	6028      	str	r0, [r5, #0]
  40c4f0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40c4f4:	463d      	mov	r5, r7
  40c4f6:	e7de      	b.n	40c4b6 <__multadd+0x3e>

0040c4f8 <__hi0bits>:
  40c4f8:	0c02      	lsrs	r2, r0, #16
  40c4fa:	0412      	lsls	r2, r2, #16
  40c4fc:	4603      	mov	r3, r0
  40c4fe:	b9b2      	cbnz	r2, 40c52e <__hi0bits+0x36>
  40c500:	0403      	lsls	r3, r0, #16
  40c502:	2010      	movs	r0, #16
  40c504:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40c508:	bf04      	itt	eq
  40c50a:	021b      	lsleq	r3, r3, #8
  40c50c:	3008      	addeq	r0, #8
  40c50e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40c512:	bf04      	itt	eq
  40c514:	011b      	lsleq	r3, r3, #4
  40c516:	3004      	addeq	r0, #4
  40c518:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40c51c:	bf04      	itt	eq
  40c51e:	009b      	lsleq	r3, r3, #2
  40c520:	3002      	addeq	r0, #2
  40c522:	2b00      	cmp	r3, #0
  40c524:	db02      	blt.n	40c52c <__hi0bits+0x34>
  40c526:	005b      	lsls	r3, r3, #1
  40c528:	d403      	bmi.n	40c532 <__hi0bits+0x3a>
  40c52a:	2020      	movs	r0, #32
  40c52c:	4770      	bx	lr
  40c52e:	2000      	movs	r0, #0
  40c530:	e7e8      	b.n	40c504 <__hi0bits+0xc>
  40c532:	3001      	adds	r0, #1
  40c534:	4770      	bx	lr
  40c536:	bf00      	nop

0040c538 <__lo0bits>:
  40c538:	6803      	ldr	r3, [r0, #0]
  40c53a:	f013 0207 	ands.w	r2, r3, #7
  40c53e:	4601      	mov	r1, r0
  40c540:	d007      	beq.n	40c552 <__lo0bits+0x1a>
  40c542:	07da      	lsls	r2, r3, #31
  40c544:	d421      	bmi.n	40c58a <__lo0bits+0x52>
  40c546:	0798      	lsls	r0, r3, #30
  40c548:	d421      	bmi.n	40c58e <__lo0bits+0x56>
  40c54a:	089b      	lsrs	r3, r3, #2
  40c54c:	600b      	str	r3, [r1, #0]
  40c54e:	2002      	movs	r0, #2
  40c550:	4770      	bx	lr
  40c552:	b298      	uxth	r0, r3
  40c554:	b198      	cbz	r0, 40c57e <__lo0bits+0x46>
  40c556:	4610      	mov	r0, r2
  40c558:	f013 0fff 	tst.w	r3, #255	; 0xff
  40c55c:	bf04      	itt	eq
  40c55e:	0a1b      	lsreq	r3, r3, #8
  40c560:	3008      	addeq	r0, #8
  40c562:	071a      	lsls	r2, r3, #28
  40c564:	bf04      	itt	eq
  40c566:	091b      	lsreq	r3, r3, #4
  40c568:	3004      	addeq	r0, #4
  40c56a:	079a      	lsls	r2, r3, #30
  40c56c:	bf04      	itt	eq
  40c56e:	089b      	lsreq	r3, r3, #2
  40c570:	3002      	addeq	r0, #2
  40c572:	07da      	lsls	r2, r3, #31
  40c574:	d407      	bmi.n	40c586 <__lo0bits+0x4e>
  40c576:	085b      	lsrs	r3, r3, #1
  40c578:	d104      	bne.n	40c584 <__lo0bits+0x4c>
  40c57a:	2020      	movs	r0, #32
  40c57c:	4770      	bx	lr
  40c57e:	0c1b      	lsrs	r3, r3, #16
  40c580:	2010      	movs	r0, #16
  40c582:	e7e9      	b.n	40c558 <__lo0bits+0x20>
  40c584:	3001      	adds	r0, #1
  40c586:	600b      	str	r3, [r1, #0]
  40c588:	4770      	bx	lr
  40c58a:	2000      	movs	r0, #0
  40c58c:	4770      	bx	lr
  40c58e:	085b      	lsrs	r3, r3, #1
  40c590:	600b      	str	r3, [r1, #0]
  40c592:	2001      	movs	r0, #1
  40c594:	4770      	bx	lr
  40c596:	bf00      	nop

0040c598 <__i2b>:
  40c598:	b510      	push	{r4, lr}
  40c59a:	460c      	mov	r4, r1
  40c59c:	2101      	movs	r1, #1
  40c59e:	f7ff ff3b 	bl	40c418 <_Balloc>
  40c5a2:	2201      	movs	r2, #1
  40c5a4:	6144      	str	r4, [r0, #20]
  40c5a6:	6102      	str	r2, [r0, #16]
  40c5a8:	bd10      	pop	{r4, pc}
  40c5aa:	bf00      	nop

0040c5ac <__multiply>:
  40c5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c5b0:	690c      	ldr	r4, [r1, #16]
  40c5b2:	6915      	ldr	r5, [r2, #16]
  40c5b4:	42ac      	cmp	r4, r5
  40c5b6:	b083      	sub	sp, #12
  40c5b8:	468b      	mov	fp, r1
  40c5ba:	4616      	mov	r6, r2
  40c5bc:	da04      	bge.n	40c5c8 <__multiply+0x1c>
  40c5be:	4622      	mov	r2, r4
  40c5c0:	46b3      	mov	fp, r6
  40c5c2:	462c      	mov	r4, r5
  40c5c4:	460e      	mov	r6, r1
  40c5c6:	4615      	mov	r5, r2
  40c5c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  40c5cc:	f8db 1004 	ldr.w	r1, [fp, #4]
  40c5d0:	eb04 0805 	add.w	r8, r4, r5
  40c5d4:	4598      	cmp	r8, r3
  40c5d6:	bfc8      	it	gt
  40c5d8:	3101      	addgt	r1, #1
  40c5da:	f7ff ff1d 	bl	40c418 <_Balloc>
  40c5de:	f100 0914 	add.w	r9, r0, #20
  40c5e2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40c5e6:	45d1      	cmp	r9, sl
  40c5e8:	9000      	str	r0, [sp, #0]
  40c5ea:	d205      	bcs.n	40c5f8 <__multiply+0x4c>
  40c5ec:	464b      	mov	r3, r9
  40c5ee:	2100      	movs	r1, #0
  40c5f0:	f843 1b04 	str.w	r1, [r3], #4
  40c5f4:	459a      	cmp	sl, r3
  40c5f6:	d8fb      	bhi.n	40c5f0 <__multiply+0x44>
  40c5f8:	f106 0c14 	add.w	ip, r6, #20
  40c5fc:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40c600:	f10b 0b14 	add.w	fp, fp, #20
  40c604:	459c      	cmp	ip, r3
  40c606:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40c60a:	d24c      	bcs.n	40c6a6 <__multiply+0xfa>
  40c60c:	f8cd a004 	str.w	sl, [sp, #4]
  40c610:	469a      	mov	sl, r3
  40c612:	f8dc 5000 	ldr.w	r5, [ip]
  40c616:	b2af      	uxth	r7, r5
  40c618:	b1ef      	cbz	r7, 40c656 <__multiply+0xaa>
  40c61a:	2100      	movs	r1, #0
  40c61c:	464d      	mov	r5, r9
  40c61e:	465e      	mov	r6, fp
  40c620:	460c      	mov	r4, r1
  40c622:	f856 2b04 	ldr.w	r2, [r6], #4
  40c626:	6828      	ldr	r0, [r5, #0]
  40c628:	b293      	uxth	r3, r2
  40c62a:	b281      	uxth	r1, r0
  40c62c:	fb07 1303 	mla	r3, r7, r3, r1
  40c630:	0c12      	lsrs	r2, r2, #16
  40c632:	0c01      	lsrs	r1, r0, #16
  40c634:	4423      	add	r3, r4
  40c636:	fb07 1102 	mla	r1, r7, r2, r1
  40c63a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40c63e:	b29b      	uxth	r3, r3
  40c640:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40c644:	45b6      	cmp	lr, r6
  40c646:	f845 3b04 	str.w	r3, [r5], #4
  40c64a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40c64e:	d8e8      	bhi.n	40c622 <__multiply+0x76>
  40c650:	602c      	str	r4, [r5, #0]
  40c652:	f8dc 5000 	ldr.w	r5, [ip]
  40c656:	0c2d      	lsrs	r5, r5, #16
  40c658:	d01d      	beq.n	40c696 <__multiply+0xea>
  40c65a:	f8d9 3000 	ldr.w	r3, [r9]
  40c65e:	4648      	mov	r0, r9
  40c660:	461c      	mov	r4, r3
  40c662:	4659      	mov	r1, fp
  40c664:	2200      	movs	r2, #0
  40c666:	880e      	ldrh	r6, [r1, #0]
  40c668:	0c24      	lsrs	r4, r4, #16
  40c66a:	fb05 4406 	mla	r4, r5, r6, r4
  40c66e:	4422      	add	r2, r4
  40c670:	b29b      	uxth	r3, r3
  40c672:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40c676:	f840 3b04 	str.w	r3, [r0], #4
  40c67a:	f851 3b04 	ldr.w	r3, [r1], #4
  40c67e:	6804      	ldr	r4, [r0, #0]
  40c680:	0c1b      	lsrs	r3, r3, #16
  40c682:	b2a6      	uxth	r6, r4
  40c684:	fb05 6303 	mla	r3, r5, r3, r6
  40c688:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40c68c:	458e      	cmp	lr, r1
  40c68e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40c692:	d8e8      	bhi.n	40c666 <__multiply+0xba>
  40c694:	6003      	str	r3, [r0, #0]
  40c696:	f10c 0c04 	add.w	ip, ip, #4
  40c69a:	45e2      	cmp	sl, ip
  40c69c:	f109 0904 	add.w	r9, r9, #4
  40c6a0:	d8b7      	bhi.n	40c612 <__multiply+0x66>
  40c6a2:	f8dd a004 	ldr.w	sl, [sp, #4]
  40c6a6:	f1b8 0f00 	cmp.w	r8, #0
  40c6aa:	dd0b      	ble.n	40c6c4 <__multiply+0x118>
  40c6ac:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40c6b0:	f1aa 0a04 	sub.w	sl, sl, #4
  40c6b4:	b11b      	cbz	r3, 40c6be <__multiply+0x112>
  40c6b6:	e005      	b.n	40c6c4 <__multiply+0x118>
  40c6b8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40c6bc:	b913      	cbnz	r3, 40c6c4 <__multiply+0x118>
  40c6be:	f1b8 0801 	subs.w	r8, r8, #1
  40c6c2:	d1f9      	bne.n	40c6b8 <__multiply+0x10c>
  40c6c4:	9800      	ldr	r0, [sp, #0]
  40c6c6:	f8c0 8010 	str.w	r8, [r0, #16]
  40c6ca:	b003      	add	sp, #12
  40c6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c6d0 <__pow5mult>:
  40c6d0:	f012 0303 	ands.w	r3, r2, #3
  40c6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c6d8:	4614      	mov	r4, r2
  40c6da:	4607      	mov	r7, r0
  40c6dc:	d12e      	bne.n	40c73c <__pow5mult+0x6c>
  40c6de:	460d      	mov	r5, r1
  40c6e0:	10a4      	asrs	r4, r4, #2
  40c6e2:	d01c      	beq.n	40c71e <__pow5mult+0x4e>
  40c6e4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40c6e6:	b396      	cbz	r6, 40c74e <__pow5mult+0x7e>
  40c6e8:	07e3      	lsls	r3, r4, #31
  40c6ea:	f04f 0800 	mov.w	r8, #0
  40c6ee:	d406      	bmi.n	40c6fe <__pow5mult+0x2e>
  40c6f0:	1064      	asrs	r4, r4, #1
  40c6f2:	d014      	beq.n	40c71e <__pow5mult+0x4e>
  40c6f4:	6830      	ldr	r0, [r6, #0]
  40c6f6:	b1a8      	cbz	r0, 40c724 <__pow5mult+0x54>
  40c6f8:	4606      	mov	r6, r0
  40c6fa:	07e3      	lsls	r3, r4, #31
  40c6fc:	d5f8      	bpl.n	40c6f0 <__pow5mult+0x20>
  40c6fe:	4632      	mov	r2, r6
  40c700:	4629      	mov	r1, r5
  40c702:	4638      	mov	r0, r7
  40c704:	f7ff ff52 	bl	40c5ac <__multiply>
  40c708:	b1b5      	cbz	r5, 40c738 <__pow5mult+0x68>
  40c70a:	686a      	ldr	r2, [r5, #4]
  40c70c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40c70e:	1064      	asrs	r4, r4, #1
  40c710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c714:	6029      	str	r1, [r5, #0]
  40c716:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40c71a:	4605      	mov	r5, r0
  40c71c:	d1ea      	bne.n	40c6f4 <__pow5mult+0x24>
  40c71e:	4628      	mov	r0, r5
  40c720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c724:	4632      	mov	r2, r6
  40c726:	4631      	mov	r1, r6
  40c728:	4638      	mov	r0, r7
  40c72a:	f7ff ff3f 	bl	40c5ac <__multiply>
  40c72e:	6030      	str	r0, [r6, #0]
  40c730:	f8c0 8000 	str.w	r8, [r0]
  40c734:	4606      	mov	r6, r0
  40c736:	e7e0      	b.n	40c6fa <__pow5mult+0x2a>
  40c738:	4605      	mov	r5, r0
  40c73a:	e7d9      	b.n	40c6f0 <__pow5mult+0x20>
  40c73c:	1e5a      	subs	r2, r3, #1
  40c73e:	4d0b      	ldr	r5, [pc, #44]	; (40c76c <__pow5mult+0x9c>)
  40c740:	2300      	movs	r3, #0
  40c742:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40c746:	f7ff fe97 	bl	40c478 <__multadd>
  40c74a:	4605      	mov	r5, r0
  40c74c:	e7c8      	b.n	40c6e0 <__pow5mult+0x10>
  40c74e:	2101      	movs	r1, #1
  40c750:	4638      	mov	r0, r7
  40c752:	f7ff fe61 	bl	40c418 <_Balloc>
  40c756:	f240 2171 	movw	r1, #625	; 0x271
  40c75a:	2201      	movs	r2, #1
  40c75c:	2300      	movs	r3, #0
  40c75e:	6141      	str	r1, [r0, #20]
  40c760:	6102      	str	r2, [r0, #16]
  40c762:	4606      	mov	r6, r0
  40c764:	64b8      	str	r0, [r7, #72]	; 0x48
  40c766:	6003      	str	r3, [r0, #0]
  40c768:	e7be      	b.n	40c6e8 <__pow5mult+0x18>
  40c76a:	bf00      	nop
  40c76c:	0040df40 	.word	0x0040df40

0040c770 <__lshift>:
  40c770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c774:	4691      	mov	r9, r2
  40c776:	690a      	ldr	r2, [r1, #16]
  40c778:	688b      	ldr	r3, [r1, #8]
  40c77a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40c77e:	eb04 0802 	add.w	r8, r4, r2
  40c782:	f108 0501 	add.w	r5, r8, #1
  40c786:	429d      	cmp	r5, r3
  40c788:	460e      	mov	r6, r1
  40c78a:	4607      	mov	r7, r0
  40c78c:	6849      	ldr	r1, [r1, #4]
  40c78e:	dd04      	ble.n	40c79a <__lshift+0x2a>
  40c790:	005b      	lsls	r3, r3, #1
  40c792:	429d      	cmp	r5, r3
  40c794:	f101 0101 	add.w	r1, r1, #1
  40c798:	dcfa      	bgt.n	40c790 <__lshift+0x20>
  40c79a:	4638      	mov	r0, r7
  40c79c:	f7ff fe3c 	bl	40c418 <_Balloc>
  40c7a0:	2c00      	cmp	r4, #0
  40c7a2:	f100 0314 	add.w	r3, r0, #20
  40c7a6:	dd06      	ble.n	40c7b6 <__lshift+0x46>
  40c7a8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40c7ac:	2100      	movs	r1, #0
  40c7ae:	f843 1b04 	str.w	r1, [r3], #4
  40c7b2:	429a      	cmp	r2, r3
  40c7b4:	d1fb      	bne.n	40c7ae <__lshift+0x3e>
  40c7b6:	6934      	ldr	r4, [r6, #16]
  40c7b8:	f106 0114 	add.w	r1, r6, #20
  40c7bc:	f019 091f 	ands.w	r9, r9, #31
  40c7c0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40c7c4:	d01d      	beq.n	40c802 <__lshift+0x92>
  40c7c6:	f1c9 0c20 	rsb	ip, r9, #32
  40c7ca:	2200      	movs	r2, #0
  40c7cc:	680c      	ldr	r4, [r1, #0]
  40c7ce:	fa04 f409 	lsl.w	r4, r4, r9
  40c7d2:	4314      	orrs	r4, r2
  40c7d4:	f843 4b04 	str.w	r4, [r3], #4
  40c7d8:	f851 2b04 	ldr.w	r2, [r1], #4
  40c7dc:	458e      	cmp	lr, r1
  40c7de:	fa22 f20c 	lsr.w	r2, r2, ip
  40c7e2:	d8f3      	bhi.n	40c7cc <__lshift+0x5c>
  40c7e4:	601a      	str	r2, [r3, #0]
  40c7e6:	b10a      	cbz	r2, 40c7ec <__lshift+0x7c>
  40c7e8:	f108 0502 	add.w	r5, r8, #2
  40c7ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40c7ee:	6872      	ldr	r2, [r6, #4]
  40c7f0:	3d01      	subs	r5, #1
  40c7f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c7f6:	6105      	str	r5, [r0, #16]
  40c7f8:	6031      	str	r1, [r6, #0]
  40c7fa:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40c7fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c802:	3b04      	subs	r3, #4
  40c804:	f851 2b04 	ldr.w	r2, [r1], #4
  40c808:	f843 2f04 	str.w	r2, [r3, #4]!
  40c80c:	458e      	cmp	lr, r1
  40c80e:	d8f9      	bhi.n	40c804 <__lshift+0x94>
  40c810:	e7ec      	b.n	40c7ec <__lshift+0x7c>
  40c812:	bf00      	nop

0040c814 <__mcmp>:
  40c814:	b430      	push	{r4, r5}
  40c816:	690b      	ldr	r3, [r1, #16]
  40c818:	4605      	mov	r5, r0
  40c81a:	6900      	ldr	r0, [r0, #16]
  40c81c:	1ac0      	subs	r0, r0, r3
  40c81e:	d10f      	bne.n	40c840 <__mcmp+0x2c>
  40c820:	009b      	lsls	r3, r3, #2
  40c822:	3514      	adds	r5, #20
  40c824:	3114      	adds	r1, #20
  40c826:	4419      	add	r1, r3
  40c828:	442b      	add	r3, r5
  40c82a:	e001      	b.n	40c830 <__mcmp+0x1c>
  40c82c:	429d      	cmp	r5, r3
  40c82e:	d207      	bcs.n	40c840 <__mcmp+0x2c>
  40c830:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40c834:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40c838:	4294      	cmp	r4, r2
  40c83a:	d0f7      	beq.n	40c82c <__mcmp+0x18>
  40c83c:	d302      	bcc.n	40c844 <__mcmp+0x30>
  40c83e:	2001      	movs	r0, #1
  40c840:	bc30      	pop	{r4, r5}
  40c842:	4770      	bx	lr
  40c844:	f04f 30ff 	mov.w	r0, #4294967295
  40c848:	e7fa      	b.n	40c840 <__mcmp+0x2c>
  40c84a:	bf00      	nop

0040c84c <__mdiff>:
  40c84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c850:	690f      	ldr	r7, [r1, #16]
  40c852:	460e      	mov	r6, r1
  40c854:	6911      	ldr	r1, [r2, #16]
  40c856:	1a7f      	subs	r7, r7, r1
  40c858:	2f00      	cmp	r7, #0
  40c85a:	4690      	mov	r8, r2
  40c85c:	d117      	bne.n	40c88e <__mdiff+0x42>
  40c85e:	0089      	lsls	r1, r1, #2
  40c860:	f106 0514 	add.w	r5, r6, #20
  40c864:	f102 0e14 	add.w	lr, r2, #20
  40c868:	186b      	adds	r3, r5, r1
  40c86a:	4471      	add	r1, lr
  40c86c:	e001      	b.n	40c872 <__mdiff+0x26>
  40c86e:	429d      	cmp	r5, r3
  40c870:	d25c      	bcs.n	40c92c <__mdiff+0xe0>
  40c872:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40c876:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40c87a:	42a2      	cmp	r2, r4
  40c87c:	d0f7      	beq.n	40c86e <__mdiff+0x22>
  40c87e:	d25e      	bcs.n	40c93e <__mdiff+0xf2>
  40c880:	4633      	mov	r3, r6
  40c882:	462c      	mov	r4, r5
  40c884:	4646      	mov	r6, r8
  40c886:	4675      	mov	r5, lr
  40c888:	4698      	mov	r8, r3
  40c88a:	2701      	movs	r7, #1
  40c88c:	e005      	b.n	40c89a <__mdiff+0x4e>
  40c88e:	db58      	blt.n	40c942 <__mdiff+0xf6>
  40c890:	f106 0514 	add.w	r5, r6, #20
  40c894:	f108 0414 	add.w	r4, r8, #20
  40c898:	2700      	movs	r7, #0
  40c89a:	6871      	ldr	r1, [r6, #4]
  40c89c:	f7ff fdbc 	bl	40c418 <_Balloc>
  40c8a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40c8a4:	6936      	ldr	r6, [r6, #16]
  40c8a6:	60c7      	str	r7, [r0, #12]
  40c8a8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40c8ac:	46a6      	mov	lr, r4
  40c8ae:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40c8b2:	f100 0414 	add.w	r4, r0, #20
  40c8b6:	2300      	movs	r3, #0
  40c8b8:	f85e 1b04 	ldr.w	r1, [lr], #4
  40c8bc:	f855 8b04 	ldr.w	r8, [r5], #4
  40c8c0:	b28a      	uxth	r2, r1
  40c8c2:	fa13 f388 	uxtah	r3, r3, r8
  40c8c6:	0c09      	lsrs	r1, r1, #16
  40c8c8:	1a9a      	subs	r2, r3, r2
  40c8ca:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40c8ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40c8d2:	b292      	uxth	r2, r2
  40c8d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40c8d8:	45f4      	cmp	ip, lr
  40c8da:	f844 2b04 	str.w	r2, [r4], #4
  40c8de:	ea4f 4323 	mov.w	r3, r3, asr #16
  40c8e2:	d8e9      	bhi.n	40c8b8 <__mdiff+0x6c>
  40c8e4:	42af      	cmp	r7, r5
  40c8e6:	d917      	bls.n	40c918 <__mdiff+0xcc>
  40c8e8:	46a4      	mov	ip, r4
  40c8ea:	46ae      	mov	lr, r5
  40c8ec:	f85e 2b04 	ldr.w	r2, [lr], #4
  40c8f0:	fa13 f382 	uxtah	r3, r3, r2
  40c8f4:	1419      	asrs	r1, r3, #16
  40c8f6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40c8fa:	b29b      	uxth	r3, r3
  40c8fc:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40c900:	4577      	cmp	r7, lr
  40c902:	f84c 2b04 	str.w	r2, [ip], #4
  40c906:	ea4f 4321 	mov.w	r3, r1, asr #16
  40c90a:	d8ef      	bhi.n	40c8ec <__mdiff+0xa0>
  40c90c:	43ed      	mvns	r5, r5
  40c90e:	442f      	add	r7, r5
  40c910:	f027 0703 	bic.w	r7, r7, #3
  40c914:	3704      	adds	r7, #4
  40c916:	443c      	add	r4, r7
  40c918:	3c04      	subs	r4, #4
  40c91a:	b922      	cbnz	r2, 40c926 <__mdiff+0xda>
  40c91c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40c920:	3e01      	subs	r6, #1
  40c922:	2b00      	cmp	r3, #0
  40c924:	d0fa      	beq.n	40c91c <__mdiff+0xd0>
  40c926:	6106      	str	r6, [r0, #16]
  40c928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c92c:	2100      	movs	r1, #0
  40c92e:	f7ff fd73 	bl	40c418 <_Balloc>
  40c932:	2201      	movs	r2, #1
  40c934:	2300      	movs	r3, #0
  40c936:	6102      	str	r2, [r0, #16]
  40c938:	6143      	str	r3, [r0, #20]
  40c93a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c93e:	4674      	mov	r4, lr
  40c940:	e7ab      	b.n	40c89a <__mdiff+0x4e>
  40c942:	4633      	mov	r3, r6
  40c944:	f106 0414 	add.w	r4, r6, #20
  40c948:	f102 0514 	add.w	r5, r2, #20
  40c94c:	4616      	mov	r6, r2
  40c94e:	2701      	movs	r7, #1
  40c950:	4698      	mov	r8, r3
  40c952:	e7a2      	b.n	40c89a <__mdiff+0x4e>

0040c954 <__d2b>:
  40c954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c958:	b082      	sub	sp, #8
  40c95a:	2101      	movs	r1, #1
  40c95c:	461c      	mov	r4, r3
  40c95e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40c962:	4615      	mov	r5, r2
  40c964:	9e08      	ldr	r6, [sp, #32]
  40c966:	f7ff fd57 	bl	40c418 <_Balloc>
  40c96a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40c96e:	4680      	mov	r8, r0
  40c970:	b10f      	cbz	r7, 40c976 <__d2b+0x22>
  40c972:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40c976:	9401      	str	r4, [sp, #4]
  40c978:	b31d      	cbz	r5, 40c9c2 <__d2b+0x6e>
  40c97a:	a802      	add	r0, sp, #8
  40c97c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40c980:	f7ff fdda 	bl	40c538 <__lo0bits>
  40c984:	2800      	cmp	r0, #0
  40c986:	d134      	bne.n	40c9f2 <__d2b+0x9e>
  40c988:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40c98c:	f8c8 2014 	str.w	r2, [r8, #20]
  40c990:	2b00      	cmp	r3, #0
  40c992:	bf0c      	ite	eq
  40c994:	2101      	moveq	r1, #1
  40c996:	2102      	movne	r1, #2
  40c998:	f8c8 3018 	str.w	r3, [r8, #24]
  40c99c:	f8c8 1010 	str.w	r1, [r8, #16]
  40c9a0:	b9df      	cbnz	r7, 40c9da <__d2b+0x86>
  40c9a2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40c9a6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40c9aa:	6030      	str	r0, [r6, #0]
  40c9ac:	6918      	ldr	r0, [r3, #16]
  40c9ae:	f7ff fda3 	bl	40c4f8 <__hi0bits>
  40c9b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c9b4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40c9b8:	6018      	str	r0, [r3, #0]
  40c9ba:	4640      	mov	r0, r8
  40c9bc:	b002      	add	sp, #8
  40c9be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c9c2:	a801      	add	r0, sp, #4
  40c9c4:	f7ff fdb8 	bl	40c538 <__lo0bits>
  40c9c8:	9b01      	ldr	r3, [sp, #4]
  40c9ca:	f8c8 3014 	str.w	r3, [r8, #20]
  40c9ce:	2101      	movs	r1, #1
  40c9d0:	3020      	adds	r0, #32
  40c9d2:	f8c8 1010 	str.w	r1, [r8, #16]
  40c9d6:	2f00      	cmp	r7, #0
  40c9d8:	d0e3      	beq.n	40c9a2 <__d2b+0x4e>
  40c9da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c9dc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40c9e0:	4407      	add	r7, r0
  40c9e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40c9e6:	6037      	str	r7, [r6, #0]
  40c9e8:	6018      	str	r0, [r3, #0]
  40c9ea:	4640      	mov	r0, r8
  40c9ec:	b002      	add	sp, #8
  40c9ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c9f2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40c9f6:	f1c0 0220 	rsb	r2, r0, #32
  40c9fa:	fa03 f202 	lsl.w	r2, r3, r2
  40c9fe:	430a      	orrs	r2, r1
  40ca00:	40c3      	lsrs	r3, r0
  40ca02:	9301      	str	r3, [sp, #4]
  40ca04:	f8c8 2014 	str.w	r2, [r8, #20]
  40ca08:	e7c2      	b.n	40c990 <__d2b+0x3c>
  40ca0a:	bf00      	nop

0040ca0c <_realloc_r>:
  40ca0c:	2900      	cmp	r1, #0
  40ca0e:	f000 8095 	beq.w	40cb3c <_realloc_r+0x130>
  40ca12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ca16:	460d      	mov	r5, r1
  40ca18:	4616      	mov	r6, r2
  40ca1a:	b083      	sub	sp, #12
  40ca1c:	4680      	mov	r8, r0
  40ca1e:	f106 070b 	add.w	r7, r6, #11
  40ca22:	f7fb fbb7 	bl	408194 <__malloc_lock>
  40ca26:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40ca2a:	2f16      	cmp	r7, #22
  40ca2c:	f02e 0403 	bic.w	r4, lr, #3
  40ca30:	f1a5 0908 	sub.w	r9, r5, #8
  40ca34:	d83c      	bhi.n	40cab0 <_realloc_r+0xa4>
  40ca36:	2210      	movs	r2, #16
  40ca38:	4617      	mov	r7, r2
  40ca3a:	42be      	cmp	r6, r7
  40ca3c:	d83d      	bhi.n	40caba <_realloc_r+0xae>
  40ca3e:	4294      	cmp	r4, r2
  40ca40:	da43      	bge.n	40caca <_realloc_r+0xbe>
  40ca42:	4bc4      	ldr	r3, [pc, #784]	; (40cd54 <_realloc_r+0x348>)
  40ca44:	6899      	ldr	r1, [r3, #8]
  40ca46:	eb09 0004 	add.w	r0, r9, r4
  40ca4a:	4288      	cmp	r0, r1
  40ca4c:	f000 80b4 	beq.w	40cbb8 <_realloc_r+0x1ac>
  40ca50:	6843      	ldr	r3, [r0, #4]
  40ca52:	f023 0101 	bic.w	r1, r3, #1
  40ca56:	4401      	add	r1, r0
  40ca58:	6849      	ldr	r1, [r1, #4]
  40ca5a:	07c9      	lsls	r1, r1, #31
  40ca5c:	d54c      	bpl.n	40caf8 <_realloc_r+0xec>
  40ca5e:	f01e 0f01 	tst.w	lr, #1
  40ca62:	f000 809b 	beq.w	40cb9c <_realloc_r+0x190>
  40ca66:	4631      	mov	r1, r6
  40ca68:	4640      	mov	r0, r8
  40ca6a:	f7fa fffb 	bl	407a64 <_malloc_r>
  40ca6e:	4606      	mov	r6, r0
  40ca70:	2800      	cmp	r0, #0
  40ca72:	d03a      	beq.n	40caea <_realloc_r+0xde>
  40ca74:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40ca78:	f023 0301 	bic.w	r3, r3, #1
  40ca7c:	444b      	add	r3, r9
  40ca7e:	f1a0 0208 	sub.w	r2, r0, #8
  40ca82:	429a      	cmp	r2, r3
  40ca84:	f000 8121 	beq.w	40ccca <_realloc_r+0x2be>
  40ca88:	1f22      	subs	r2, r4, #4
  40ca8a:	2a24      	cmp	r2, #36	; 0x24
  40ca8c:	f200 8107 	bhi.w	40cc9e <_realloc_r+0x292>
  40ca90:	2a13      	cmp	r2, #19
  40ca92:	f200 80db 	bhi.w	40cc4c <_realloc_r+0x240>
  40ca96:	4603      	mov	r3, r0
  40ca98:	462a      	mov	r2, r5
  40ca9a:	6811      	ldr	r1, [r2, #0]
  40ca9c:	6019      	str	r1, [r3, #0]
  40ca9e:	6851      	ldr	r1, [r2, #4]
  40caa0:	6059      	str	r1, [r3, #4]
  40caa2:	6892      	ldr	r2, [r2, #8]
  40caa4:	609a      	str	r2, [r3, #8]
  40caa6:	4629      	mov	r1, r5
  40caa8:	4640      	mov	r0, r8
  40caaa:	f7ff f8c1 	bl	40bc30 <_free_r>
  40caae:	e01c      	b.n	40caea <_realloc_r+0xde>
  40cab0:	f027 0707 	bic.w	r7, r7, #7
  40cab4:	2f00      	cmp	r7, #0
  40cab6:	463a      	mov	r2, r7
  40cab8:	dabf      	bge.n	40ca3a <_realloc_r+0x2e>
  40caba:	2600      	movs	r6, #0
  40cabc:	230c      	movs	r3, #12
  40cabe:	4630      	mov	r0, r6
  40cac0:	f8c8 3000 	str.w	r3, [r8]
  40cac4:	b003      	add	sp, #12
  40cac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40caca:	462e      	mov	r6, r5
  40cacc:	1be3      	subs	r3, r4, r7
  40cace:	2b0f      	cmp	r3, #15
  40cad0:	d81e      	bhi.n	40cb10 <_realloc_r+0x104>
  40cad2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40cad6:	f003 0301 	and.w	r3, r3, #1
  40cada:	4323      	orrs	r3, r4
  40cadc:	444c      	add	r4, r9
  40cade:	f8c9 3004 	str.w	r3, [r9, #4]
  40cae2:	6863      	ldr	r3, [r4, #4]
  40cae4:	f043 0301 	orr.w	r3, r3, #1
  40cae8:	6063      	str	r3, [r4, #4]
  40caea:	4640      	mov	r0, r8
  40caec:	f7fb fb58 	bl	4081a0 <__malloc_unlock>
  40caf0:	4630      	mov	r0, r6
  40caf2:	b003      	add	sp, #12
  40caf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40caf8:	f023 0303 	bic.w	r3, r3, #3
  40cafc:	18e1      	adds	r1, r4, r3
  40cafe:	4291      	cmp	r1, r2
  40cb00:	db1f      	blt.n	40cb42 <_realloc_r+0x136>
  40cb02:	68c3      	ldr	r3, [r0, #12]
  40cb04:	6882      	ldr	r2, [r0, #8]
  40cb06:	462e      	mov	r6, r5
  40cb08:	60d3      	str	r3, [r2, #12]
  40cb0a:	460c      	mov	r4, r1
  40cb0c:	609a      	str	r2, [r3, #8]
  40cb0e:	e7dd      	b.n	40cacc <_realloc_r+0xc0>
  40cb10:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40cb14:	eb09 0107 	add.w	r1, r9, r7
  40cb18:	f002 0201 	and.w	r2, r2, #1
  40cb1c:	444c      	add	r4, r9
  40cb1e:	f043 0301 	orr.w	r3, r3, #1
  40cb22:	4317      	orrs	r7, r2
  40cb24:	f8c9 7004 	str.w	r7, [r9, #4]
  40cb28:	604b      	str	r3, [r1, #4]
  40cb2a:	6863      	ldr	r3, [r4, #4]
  40cb2c:	f043 0301 	orr.w	r3, r3, #1
  40cb30:	3108      	adds	r1, #8
  40cb32:	6063      	str	r3, [r4, #4]
  40cb34:	4640      	mov	r0, r8
  40cb36:	f7ff f87b 	bl	40bc30 <_free_r>
  40cb3a:	e7d6      	b.n	40caea <_realloc_r+0xde>
  40cb3c:	4611      	mov	r1, r2
  40cb3e:	f7fa bf91 	b.w	407a64 <_malloc_r>
  40cb42:	f01e 0f01 	tst.w	lr, #1
  40cb46:	d18e      	bne.n	40ca66 <_realloc_r+0x5a>
  40cb48:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40cb4c:	eba9 0a01 	sub.w	sl, r9, r1
  40cb50:	f8da 1004 	ldr.w	r1, [sl, #4]
  40cb54:	f021 0103 	bic.w	r1, r1, #3
  40cb58:	440b      	add	r3, r1
  40cb5a:	4423      	add	r3, r4
  40cb5c:	4293      	cmp	r3, r2
  40cb5e:	db25      	blt.n	40cbac <_realloc_r+0x1a0>
  40cb60:	68c2      	ldr	r2, [r0, #12]
  40cb62:	6881      	ldr	r1, [r0, #8]
  40cb64:	4656      	mov	r6, sl
  40cb66:	60ca      	str	r2, [r1, #12]
  40cb68:	6091      	str	r1, [r2, #8]
  40cb6a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40cb6e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40cb72:	1f22      	subs	r2, r4, #4
  40cb74:	2a24      	cmp	r2, #36	; 0x24
  40cb76:	60c1      	str	r1, [r0, #12]
  40cb78:	6088      	str	r0, [r1, #8]
  40cb7a:	f200 8094 	bhi.w	40cca6 <_realloc_r+0x29a>
  40cb7e:	2a13      	cmp	r2, #19
  40cb80:	d96f      	bls.n	40cc62 <_realloc_r+0x256>
  40cb82:	6829      	ldr	r1, [r5, #0]
  40cb84:	f8ca 1008 	str.w	r1, [sl, #8]
  40cb88:	6869      	ldr	r1, [r5, #4]
  40cb8a:	f8ca 100c 	str.w	r1, [sl, #12]
  40cb8e:	2a1b      	cmp	r2, #27
  40cb90:	f200 80a2 	bhi.w	40ccd8 <_realloc_r+0x2cc>
  40cb94:	3508      	adds	r5, #8
  40cb96:	f10a 0210 	add.w	r2, sl, #16
  40cb9a:	e063      	b.n	40cc64 <_realloc_r+0x258>
  40cb9c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40cba0:	eba9 0a03 	sub.w	sl, r9, r3
  40cba4:	f8da 1004 	ldr.w	r1, [sl, #4]
  40cba8:	f021 0103 	bic.w	r1, r1, #3
  40cbac:	1863      	adds	r3, r4, r1
  40cbae:	4293      	cmp	r3, r2
  40cbb0:	f6ff af59 	blt.w	40ca66 <_realloc_r+0x5a>
  40cbb4:	4656      	mov	r6, sl
  40cbb6:	e7d8      	b.n	40cb6a <_realloc_r+0x15e>
  40cbb8:	6841      	ldr	r1, [r0, #4]
  40cbba:	f021 0b03 	bic.w	fp, r1, #3
  40cbbe:	44a3      	add	fp, r4
  40cbc0:	f107 0010 	add.w	r0, r7, #16
  40cbc4:	4583      	cmp	fp, r0
  40cbc6:	da56      	bge.n	40cc76 <_realloc_r+0x26a>
  40cbc8:	f01e 0f01 	tst.w	lr, #1
  40cbcc:	f47f af4b 	bne.w	40ca66 <_realloc_r+0x5a>
  40cbd0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40cbd4:	eba9 0a01 	sub.w	sl, r9, r1
  40cbd8:	f8da 1004 	ldr.w	r1, [sl, #4]
  40cbdc:	f021 0103 	bic.w	r1, r1, #3
  40cbe0:	448b      	add	fp, r1
  40cbe2:	4558      	cmp	r0, fp
  40cbe4:	dce2      	bgt.n	40cbac <_realloc_r+0x1a0>
  40cbe6:	4656      	mov	r6, sl
  40cbe8:	f8da 100c 	ldr.w	r1, [sl, #12]
  40cbec:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40cbf0:	1f22      	subs	r2, r4, #4
  40cbf2:	2a24      	cmp	r2, #36	; 0x24
  40cbf4:	60c1      	str	r1, [r0, #12]
  40cbf6:	6088      	str	r0, [r1, #8]
  40cbf8:	f200 808f 	bhi.w	40cd1a <_realloc_r+0x30e>
  40cbfc:	2a13      	cmp	r2, #19
  40cbfe:	f240 808a 	bls.w	40cd16 <_realloc_r+0x30a>
  40cc02:	6829      	ldr	r1, [r5, #0]
  40cc04:	f8ca 1008 	str.w	r1, [sl, #8]
  40cc08:	6869      	ldr	r1, [r5, #4]
  40cc0a:	f8ca 100c 	str.w	r1, [sl, #12]
  40cc0e:	2a1b      	cmp	r2, #27
  40cc10:	f200 808a 	bhi.w	40cd28 <_realloc_r+0x31c>
  40cc14:	3508      	adds	r5, #8
  40cc16:	f10a 0210 	add.w	r2, sl, #16
  40cc1a:	6829      	ldr	r1, [r5, #0]
  40cc1c:	6011      	str	r1, [r2, #0]
  40cc1e:	6869      	ldr	r1, [r5, #4]
  40cc20:	6051      	str	r1, [r2, #4]
  40cc22:	68a9      	ldr	r1, [r5, #8]
  40cc24:	6091      	str	r1, [r2, #8]
  40cc26:	eb0a 0107 	add.w	r1, sl, r7
  40cc2a:	ebab 0207 	sub.w	r2, fp, r7
  40cc2e:	f042 0201 	orr.w	r2, r2, #1
  40cc32:	6099      	str	r1, [r3, #8]
  40cc34:	604a      	str	r2, [r1, #4]
  40cc36:	f8da 3004 	ldr.w	r3, [sl, #4]
  40cc3a:	f003 0301 	and.w	r3, r3, #1
  40cc3e:	431f      	orrs	r7, r3
  40cc40:	4640      	mov	r0, r8
  40cc42:	f8ca 7004 	str.w	r7, [sl, #4]
  40cc46:	f7fb faab 	bl	4081a0 <__malloc_unlock>
  40cc4a:	e751      	b.n	40caf0 <_realloc_r+0xe4>
  40cc4c:	682b      	ldr	r3, [r5, #0]
  40cc4e:	6003      	str	r3, [r0, #0]
  40cc50:	686b      	ldr	r3, [r5, #4]
  40cc52:	6043      	str	r3, [r0, #4]
  40cc54:	2a1b      	cmp	r2, #27
  40cc56:	d82d      	bhi.n	40ccb4 <_realloc_r+0x2a8>
  40cc58:	f100 0308 	add.w	r3, r0, #8
  40cc5c:	f105 0208 	add.w	r2, r5, #8
  40cc60:	e71b      	b.n	40ca9a <_realloc_r+0x8e>
  40cc62:	4632      	mov	r2, r6
  40cc64:	6829      	ldr	r1, [r5, #0]
  40cc66:	6011      	str	r1, [r2, #0]
  40cc68:	6869      	ldr	r1, [r5, #4]
  40cc6a:	6051      	str	r1, [r2, #4]
  40cc6c:	68a9      	ldr	r1, [r5, #8]
  40cc6e:	6091      	str	r1, [r2, #8]
  40cc70:	461c      	mov	r4, r3
  40cc72:	46d1      	mov	r9, sl
  40cc74:	e72a      	b.n	40cacc <_realloc_r+0xc0>
  40cc76:	eb09 0107 	add.w	r1, r9, r7
  40cc7a:	ebab 0b07 	sub.w	fp, fp, r7
  40cc7e:	f04b 0201 	orr.w	r2, fp, #1
  40cc82:	6099      	str	r1, [r3, #8]
  40cc84:	604a      	str	r2, [r1, #4]
  40cc86:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40cc8a:	f003 0301 	and.w	r3, r3, #1
  40cc8e:	431f      	orrs	r7, r3
  40cc90:	4640      	mov	r0, r8
  40cc92:	f845 7c04 	str.w	r7, [r5, #-4]
  40cc96:	f7fb fa83 	bl	4081a0 <__malloc_unlock>
  40cc9a:	462e      	mov	r6, r5
  40cc9c:	e728      	b.n	40caf0 <_realloc_r+0xe4>
  40cc9e:	4629      	mov	r1, r5
  40cca0:	f7ff fb56 	bl	40c350 <memmove>
  40cca4:	e6ff      	b.n	40caa6 <_realloc_r+0x9a>
  40cca6:	4629      	mov	r1, r5
  40cca8:	4630      	mov	r0, r6
  40ccaa:	461c      	mov	r4, r3
  40ccac:	46d1      	mov	r9, sl
  40ccae:	f7ff fb4f 	bl	40c350 <memmove>
  40ccb2:	e70b      	b.n	40cacc <_realloc_r+0xc0>
  40ccb4:	68ab      	ldr	r3, [r5, #8]
  40ccb6:	6083      	str	r3, [r0, #8]
  40ccb8:	68eb      	ldr	r3, [r5, #12]
  40ccba:	60c3      	str	r3, [r0, #12]
  40ccbc:	2a24      	cmp	r2, #36	; 0x24
  40ccbe:	d017      	beq.n	40ccf0 <_realloc_r+0x2e4>
  40ccc0:	f100 0310 	add.w	r3, r0, #16
  40ccc4:	f105 0210 	add.w	r2, r5, #16
  40ccc8:	e6e7      	b.n	40ca9a <_realloc_r+0x8e>
  40ccca:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40ccce:	f023 0303 	bic.w	r3, r3, #3
  40ccd2:	441c      	add	r4, r3
  40ccd4:	462e      	mov	r6, r5
  40ccd6:	e6f9      	b.n	40cacc <_realloc_r+0xc0>
  40ccd8:	68a9      	ldr	r1, [r5, #8]
  40ccda:	f8ca 1010 	str.w	r1, [sl, #16]
  40ccde:	68e9      	ldr	r1, [r5, #12]
  40cce0:	f8ca 1014 	str.w	r1, [sl, #20]
  40cce4:	2a24      	cmp	r2, #36	; 0x24
  40cce6:	d00c      	beq.n	40cd02 <_realloc_r+0x2f6>
  40cce8:	3510      	adds	r5, #16
  40ccea:	f10a 0218 	add.w	r2, sl, #24
  40ccee:	e7b9      	b.n	40cc64 <_realloc_r+0x258>
  40ccf0:	692b      	ldr	r3, [r5, #16]
  40ccf2:	6103      	str	r3, [r0, #16]
  40ccf4:	696b      	ldr	r3, [r5, #20]
  40ccf6:	6143      	str	r3, [r0, #20]
  40ccf8:	f105 0218 	add.w	r2, r5, #24
  40ccfc:	f100 0318 	add.w	r3, r0, #24
  40cd00:	e6cb      	b.n	40ca9a <_realloc_r+0x8e>
  40cd02:	692a      	ldr	r2, [r5, #16]
  40cd04:	f8ca 2018 	str.w	r2, [sl, #24]
  40cd08:	696a      	ldr	r2, [r5, #20]
  40cd0a:	f8ca 201c 	str.w	r2, [sl, #28]
  40cd0e:	3518      	adds	r5, #24
  40cd10:	f10a 0220 	add.w	r2, sl, #32
  40cd14:	e7a6      	b.n	40cc64 <_realloc_r+0x258>
  40cd16:	4632      	mov	r2, r6
  40cd18:	e77f      	b.n	40cc1a <_realloc_r+0x20e>
  40cd1a:	4629      	mov	r1, r5
  40cd1c:	4630      	mov	r0, r6
  40cd1e:	9301      	str	r3, [sp, #4]
  40cd20:	f7ff fb16 	bl	40c350 <memmove>
  40cd24:	9b01      	ldr	r3, [sp, #4]
  40cd26:	e77e      	b.n	40cc26 <_realloc_r+0x21a>
  40cd28:	68a9      	ldr	r1, [r5, #8]
  40cd2a:	f8ca 1010 	str.w	r1, [sl, #16]
  40cd2e:	68e9      	ldr	r1, [r5, #12]
  40cd30:	f8ca 1014 	str.w	r1, [sl, #20]
  40cd34:	2a24      	cmp	r2, #36	; 0x24
  40cd36:	d003      	beq.n	40cd40 <_realloc_r+0x334>
  40cd38:	3510      	adds	r5, #16
  40cd3a:	f10a 0218 	add.w	r2, sl, #24
  40cd3e:	e76c      	b.n	40cc1a <_realloc_r+0x20e>
  40cd40:	692a      	ldr	r2, [r5, #16]
  40cd42:	f8ca 2018 	str.w	r2, [sl, #24]
  40cd46:	696a      	ldr	r2, [r5, #20]
  40cd48:	f8ca 201c 	str.w	r2, [sl, #28]
  40cd4c:	3518      	adds	r5, #24
  40cd4e:	f10a 0220 	add.w	r2, sl, #32
  40cd52:	e762      	b.n	40cc1a <_realloc_r+0x20e>
  40cd54:	20400448 	.word	0x20400448

0040cd58 <__sread>:
  40cd58:	b510      	push	{r4, lr}
  40cd5a:	460c      	mov	r4, r1
  40cd5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cd60:	f000 faa4 	bl	40d2ac <_read_r>
  40cd64:	2800      	cmp	r0, #0
  40cd66:	db03      	blt.n	40cd70 <__sread+0x18>
  40cd68:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40cd6a:	4403      	add	r3, r0
  40cd6c:	6523      	str	r3, [r4, #80]	; 0x50
  40cd6e:	bd10      	pop	{r4, pc}
  40cd70:	89a3      	ldrh	r3, [r4, #12]
  40cd72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40cd76:	81a3      	strh	r3, [r4, #12]
  40cd78:	bd10      	pop	{r4, pc}
  40cd7a:	bf00      	nop

0040cd7c <__swrite>:
  40cd7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cd80:	4616      	mov	r6, r2
  40cd82:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40cd86:	461f      	mov	r7, r3
  40cd88:	05d3      	lsls	r3, r2, #23
  40cd8a:	460c      	mov	r4, r1
  40cd8c:	4605      	mov	r5, r0
  40cd8e:	d507      	bpl.n	40cda0 <__swrite+0x24>
  40cd90:	2200      	movs	r2, #0
  40cd92:	2302      	movs	r3, #2
  40cd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cd98:	f000 fa72 	bl	40d280 <_lseek_r>
  40cd9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40cda0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cda4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40cda8:	81a2      	strh	r2, [r4, #12]
  40cdaa:	463b      	mov	r3, r7
  40cdac:	4632      	mov	r2, r6
  40cdae:	4628      	mov	r0, r5
  40cdb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40cdb4:	f000 b922 	b.w	40cffc <_write_r>

0040cdb8 <__sseek>:
  40cdb8:	b510      	push	{r4, lr}
  40cdba:	460c      	mov	r4, r1
  40cdbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cdc0:	f000 fa5e 	bl	40d280 <_lseek_r>
  40cdc4:	89a3      	ldrh	r3, [r4, #12]
  40cdc6:	1c42      	adds	r2, r0, #1
  40cdc8:	bf0e      	itee	eq
  40cdca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40cdce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40cdd2:	6520      	strne	r0, [r4, #80]	; 0x50
  40cdd4:	81a3      	strh	r3, [r4, #12]
  40cdd6:	bd10      	pop	{r4, pc}

0040cdd8 <__sclose>:
  40cdd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cddc:	f000 b9b6 	b.w	40d14c <_close_r>

0040cde0 <__ssprint_r>:
  40cde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cde4:	6893      	ldr	r3, [r2, #8]
  40cde6:	b083      	sub	sp, #12
  40cde8:	4690      	mov	r8, r2
  40cdea:	2b00      	cmp	r3, #0
  40cdec:	d070      	beq.n	40ced0 <__ssprint_r+0xf0>
  40cdee:	4682      	mov	sl, r0
  40cdf0:	460c      	mov	r4, r1
  40cdf2:	6817      	ldr	r7, [r2, #0]
  40cdf4:	688d      	ldr	r5, [r1, #8]
  40cdf6:	6808      	ldr	r0, [r1, #0]
  40cdf8:	e042      	b.n	40ce80 <__ssprint_r+0xa0>
  40cdfa:	89a3      	ldrh	r3, [r4, #12]
  40cdfc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40ce00:	d02e      	beq.n	40ce60 <__ssprint_r+0x80>
  40ce02:	6965      	ldr	r5, [r4, #20]
  40ce04:	6921      	ldr	r1, [r4, #16]
  40ce06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40ce0a:	eba0 0b01 	sub.w	fp, r0, r1
  40ce0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40ce12:	f10b 0001 	add.w	r0, fp, #1
  40ce16:	106d      	asrs	r5, r5, #1
  40ce18:	4430      	add	r0, r6
  40ce1a:	42a8      	cmp	r0, r5
  40ce1c:	462a      	mov	r2, r5
  40ce1e:	bf84      	itt	hi
  40ce20:	4605      	movhi	r5, r0
  40ce22:	462a      	movhi	r2, r5
  40ce24:	055b      	lsls	r3, r3, #21
  40ce26:	d538      	bpl.n	40ce9a <__ssprint_r+0xba>
  40ce28:	4611      	mov	r1, r2
  40ce2a:	4650      	mov	r0, sl
  40ce2c:	f7fa fe1a 	bl	407a64 <_malloc_r>
  40ce30:	2800      	cmp	r0, #0
  40ce32:	d03c      	beq.n	40ceae <__ssprint_r+0xce>
  40ce34:	465a      	mov	r2, fp
  40ce36:	6921      	ldr	r1, [r4, #16]
  40ce38:	9001      	str	r0, [sp, #4]
  40ce3a:	f7fb f8c3 	bl	407fc4 <memcpy>
  40ce3e:	89a2      	ldrh	r2, [r4, #12]
  40ce40:	9b01      	ldr	r3, [sp, #4]
  40ce42:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40ce46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40ce4a:	81a2      	strh	r2, [r4, #12]
  40ce4c:	eba5 020b 	sub.w	r2, r5, fp
  40ce50:	eb03 000b 	add.w	r0, r3, fp
  40ce54:	6165      	str	r5, [r4, #20]
  40ce56:	6123      	str	r3, [r4, #16]
  40ce58:	6020      	str	r0, [r4, #0]
  40ce5a:	60a2      	str	r2, [r4, #8]
  40ce5c:	4635      	mov	r5, r6
  40ce5e:	46b3      	mov	fp, r6
  40ce60:	465a      	mov	r2, fp
  40ce62:	4649      	mov	r1, r9
  40ce64:	f7ff fa74 	bl	40c350 <memmove>
  40ce68:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40ce6c:	68a2      	ldr	r2, [r4, #8]
  40ce6e:	6820      	ldr	r0, [r4, #0]
  40ce70:	1b55      	subs	r5, r2, r5
  40ce72:	4458      	add	r0, fp
  40ce74:	1b9e      	subs	r6, r3, r6
  40ce76:	60a5      	str	r5, [r4, #8]
  40ce78:	6020      	str	r0, [r4, #0]
  40ce7a:	f8c8 6008 	str.w	r6, [r8, #8]
  40ce7e:	b33e      	cbz	r6, 40ced0 <__ssprint_r+0xf0>
  40ce80:	687e      	ldr	r6, [r7, #4]
  40ce82:	463b      	mov	r3, r7
  40ce84:	3708      	adds	r7, #8
  40ce86:	2e00      	cmp	r6, #0
  40ce88:	d0fa      	beq.n	40ce80 <__ssprint_r+0xa0>
  40ce8a:	42ae      	cmp	r6, r5
  40ce8c:	f8d3 9000 	ldr.w	r9, [r3]
  40ce90:	46ab      	mov	fp, r5
  40ce92:	d2b2      	bcs.n	40cdfa <__ssprint_r+0x1a>
  40ce94:	4635      	mov	r5, r6
  40ce96:	46b3      	mov	fp, r6
  40ce98:	e7e2      	b.n	40ce60 <__ssprint_r+0x80>
  40ce9a:	4650      	mov	r0, sl
  40ce9c:	f7ff fdb6 	bl	40ca0c <_realloc_r>
  40cea0:	4603      	mov	r3, r0
  40cea2:	2800      	cmp	r0, #0
  40cea4:	d1d2      	bne.n	40ce4c <__ssprint_r+0x6c>
  40cea6:	6921      	ldr	r1, [r4, #16]
  40cea8:	4650      	mov	r0, sl
  40ceaa:	f7fe fec1 	bl	40bc30 <_free_r>
  40ceae:	230c      	movs	r3, #12
  40ceb0:	f8ca 3000 	str.w	r3, [sl]
  40ceb4:	89a3      	ldrh	r3, [r4, #12]
  40ceb6:	2200      	movs	r2, #0
  40ceb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40cebc:	f04f 30ff 	mov.w	r0, #4294967295
  40cec0:	81a3      	strh	r3, [r4, #12]
  40cec2:	f8c8 2008 	str.w	r2, [r8, #8]
  40cec6:	f8c8 2004 	str.w	r2, [r8, #4]
  40ceca:	b003      	add	sp, #12
  40cecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ced0:	2000      	movs	r0, #0
  40ced2:	f8c8 0004 	str.w	r0, [r8, #4]
  40ced6:	b003      	add	sp, #12
  40ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040cedc <__swbuf_r>:
  40cedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40cede:	460d      	mov	r5, r1
  40cee0:	4614      	mov	r4, r2
  40cee2:	4606      	mov	r6, r0
  40cee4:	b110      	cbz	r0, 40ceec <__swbuf_r+0x10>
  40cee6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40cee8:	2b00      	cmp	r3, #0
  40ceea:	d04b      	beq.n	40cf84 <__swbuf_r+0xa8>
  40ceec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40cef0:	69a3      	ldr	r3, [r4, #24]
  40cef2:	60a3      	str	r3, [r4, #8]
  40cef4:	b291      	uxth	r1, r2
  40cef6:	0708      	lsls	r0, r1, #28
  40cef8:	d539      	bpl.n	40cf6e <__swbuf_r+0x92>
  40cefa:	6923      	ldr	r3, [r4, #16]
  40cefc:	2b00      	cmp	r3, #0
  40cefe:	d036      	beq.n	40cf6e <__swbuf_r+0x92>
  40cf00:	b2ed      	uxtb	r5, r5
  40cf02:	0489      	lsls	r1, r1, #18
  40cf04:	462f      	mov	r7, r5
  40cf06:	d515      	bpl.n	40cf34 <__swbuf_r+0x58>
  40cf08:	6822      	ldr	r2, [r4, #0]
  40cf0a:	6961      	ldr	r1, [r4, #20]
  40cf0c:	1ad3      	subs	r3, r2, r3
  40cf0e:	428b      	cmp	r3, r1
  40cf10:	da1c      	bge.n	40cf4c <__swbuf_r+0x70>
  40cf12:	3301      	adds	r3, #1
  40cf14:	68a1      	ldr	r1, [r4, #8]
  40cf16:	1c50      	adds	r0, r2, #1
  40cf18:	3901      	subs	r1, #1
  40cf1a:	60a1      	str	r1, [r4, #8]
  40cf1c:	6020      	str	r0, [r4, #0]
  40cf1e:	7015      	strb	r5, [r2, #0]
  40cf20:	6962      	ldr	r2, [r4, #20]
  40cf22:	429a      	cmp	r2, r3
  40cf24:	d01a      	beq.n	40cf5c <__swbuf_r+0x80>
  40cf26:	89a3      	ldrh	r3, [r4, #12]
  40cf28:	07db      	lsls	r3, r3, #31
  40cf2a:	d501      	bpl.n	40cf30 <__swbuf_r+0x54>
  40cf2c:	2d0a      	cmp	r5, #10
  40cf2e:	d015      	beq.n	40cf5c <__swbuf_r+0x80>
  40cf30:	4638      	mov	r0, r7
  40cf32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40cf34:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40cf36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40cf3a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40cf3e:	81a2      	strh	r2, [r4, #12]
  40cf40:	6822      	ldr	r2, [r4, #0]
  40cf42:	6661      	str	r1, [r4, #100]	; 0x64
  40cf44:	6961      	ldr	r1, [r4, #20]
  40cf46:	1ad3      	subs	r3, r2, r3
  40cf48:	428b      	cmp	r3, r1
  40cf4a:	dbe2      	blt.n	40cf12 <__swbuf_r+0x36>
  40cf4c:	4621      	mov	r1, r4
  40cf4e:	4630      	mov	r0, r6
  40cf50:	f7fe fcf0 	bl	40b934 <_fflush_r>
  40cf54:	b940      	cbnz	r0, 40cf68 <__swbuf_r+0x8c>
  40cf56:	6822      	ldr	r2, [r4, #0]
  40cf58:	2301      	movs	r3, #1
  40cf5a:	e7db      	b.n	40cf14 <__swbuf_r+0x38>
  40cf5c:	4621      	mov	r1, r4
  40cf5e:	4630      	mov	r0, r6
  40cf60:	f7fe fce8 	bl	40b934 <_fflush_r>
  40cf64:	2800      	cmp	r0, #0
  40cf66:	d0e3      	beq.n	40cf30 <__swbuf_r+0x54>
  40cf68:	f04f 37ff 	mov.w	r7, #4294967295
  40cf6c:	e7e0      	b.n	40cf30 <__swbuf_r+0x54>
  40cf6e:	4621      	mov	r1, r4
  40cf70:	4630      	mov	r0, r6
  40cf72:	f7fd fc0b 	bl	40a78c <__swsetup_r>
  40cf76:	2800      	cmp	r0, #0
  40cf78:	d1f6      	bne.n	40cf68 <__swbuf_r+0x8c>
  40cf7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40cf7e:	6923      	ldr	r3, [r4, #16]
  40cf80:	b291      	uxth	r1, r2
  40cf82:	e7bd      	b.n	40cf00 <__swbuf_r+0x24>
  40cf84:	f7fe fd2e 	bl	40b9e4 <__sinit>
  40cf88:	e7b0      	b.n	40ceec <__swbuf_r+0x10>
  40cf8a:	bf00      	nop

0040cf8c <_wcrtomb_r>:
  40cf8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40cf8e:	4606      	mov	r6, r0
  40cf90:	b085      	sub	sp, #20
  40cf92:	461f      	mov	r7, r3
  40cf94:	b189      	cbz	r1, 40cfba <_wcrtomb_r+0x2e>
  40cf96:	4c10      	ldr	r4, [pc, #64]	; (40cfd8 <_wcrtomb_r+0x4c>)
  40cf98:	4d10      	ldr	r5, [pc, #64]	; (40cfdc <_wcrtomb_r+0x50>)
  40cf9a:	6824      	ldr	r4, [r4, #0]
  40cf9c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40cf9e:	2c00      	cmp	r4, #0
  40cfa0:	bf08      	it	eq
  40cfa2:	462c      	moveq	r4, r5
  40cfa4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40cfa8:	47a0      	blx	r4
  40cfaa:	1c43      	adds	r3, r0, #1
  40cfac:	d103      	bne.n	40cfb6 <_wcrtomb_r+0x2a>
  40cfae:	2200      	movs	r2, #0
  40cfb0:	238a      	movs	r3, #138	; 0x8a
  40cfb2:	603a      	str	r2, [r7, #0]
  40cfb4:	6033      	str	r3, [r6, #0]
  40cfb6:	b005      	add	sp, #20
  40cfb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cfba:	460c      	mov	r4, r1
  40cfbc:	4906      	ldr	r1, [pc, #24]	; (40cfd8 <_wcrtomb_r+0x4c>)
  40cfbe:	4a07      	ldr	r2, [pc, #28]	; (40cfdc <_wcrtomb_r+0x50>)
  40cfc0:	6809      	ldr	r1, [r1, #0]
  40cfc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40cfc4:	2900      	cmp	r1, #0
  40cfc6:	bf08      	it	eq
  40cfc8:	4611      	moveq	r1, r2
  40cfca:	4622      	mov	r2, r4
  40cfcc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40cfd0:	a901      	add	r1, sp, #4
  40cfd2:	47a0      	blx	r4
  40cfd4:	e7e9      	b.n	40cfaa <_wcrtomb_r+0x1e>
  40cfd6:	bf00      	nop
  40cfd8:	20400018 	.word	0x20400018
  40cfdc:	2040085c 	.word	0x2040085c

0040cfe0 <__ascii_wctomb>:
  40cfe0:	b121      	cbz	r1, 40cfec <__ascii_wctomb+0xc>
  40cfe2:	2aff      	cmp	r2, #255	; 0xff
  40cfe4:	d804      	bhi.n	40cff0 <__ascii_wctomb+0x10>
  40cfe6:	700a      	strb	r2, [r1, #0]
  40cfe8:	2001      	movs	r0, #1
  40cfea:	4770      	bx	lr
  40cfec:	4608      	mov	r0, r1
  40cfee:	4770      	bx	lr
  40cff0:	238a      	movs	r3, #138	; 0x8a
  40cff2:	6003      	str	r3, [r0, #0]
  40cff4:	f04f 30ff 	mov.w	r0, #4294967295
  40cff8:	4770      	bx	lr
  40cffa:	bf00      	nop

0040cffc <_write_r>:
  40cffc:	b570      	push	{r4, r5, r6, lr}
  40cffe:	460d      	mov	r5, r1
  40d000:	4c08      	ldr	r4, [pc, #32]	; (40d024 <_write_r+0x28>)
  40d002:	4611      	mov	r1, r2
  40d004:	4606      	mov	r6, r0
  40d006:	461a      	mov	r2, r3
  40d008:	4628      	mov	r0, r5
  40d00a:	2300      	movs	r3, #0
  40d00c:	6023      	str	r3, [r4, #0]
  40d00e:	f7f4 fa8f 	bl	401530 <_write>
  40d012:	1c43      	adds	r3, r0, #1
  40d014:	d000      	beq.n	40d018 <_write_r+0x1c>
  40d016:	bd70      	pop	{r4, r5, r6, pc}
  40d018:	6823      	ldr	r3, [r4, #0]
  40d01a:	2b00      	cmp	r3, #0
  40d01c:	d0fb      	beq.n	40d016 <_write_r+0x1a>
  40d01e:	6033      	str	r3, [r6, #0]
  40d020:	bd70      	pop	{r4, r5, r6, pc}
  40d022:	bf00      	nop
  40d024:	2040c9a0 	.word	0x2040c9a0

0040d028 <__register_exitproc>:
  40d028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40d02c:	4d2c      	ldr	r5, [pc, #176]	; (40d0e0 <__register_exitproc+0xb8>)
  40d02e:	4606      	mov	r6, r0
  40d030:	6828      	ldr	r0, [r5, #0]
  40d032:	4698      	mov	r8, r3
  40d034:	460f      	mov	r7, r1
  40d036:	4691      	mov	r9, r2
  40d038:	f7ff f8a2 	bl	40c180 <__retarget_lock_acquire_recursive>
  40d03c:	4b29      	ldr	r3, [pc, #164]	; (40d0e4 <__register_exitproc+0xbc>)
  40d03e:	681c      	ldr	r4, [r3, #0]
  40d040:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40d044:	2b00      	cmp	r3, #0
  40d046:	d03e      	beq.n	40d0c6 <__register_exitproc+0x9e>
  40d048:	685a      	ldr	r2, [r3, #4]
  40d04a:	2a1f      	cmp	r2, #31
  40d04c:	dc1c      	bgt.n	40d088 <__register_exitproc+0x60>
  40d04e:	f102 0e01 	add.w	lr, r2, #1
  40d052:	b176      	cbz	r6, 40d072 <__register_exitproc+0x4a>
  40d054:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40d058:	2401      	movs	r4, #1
  40d05a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40d05e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40d062:	4094      	lsls	r4, r2
  40d064:	4320      	orrs	r0, r4
  40d066:	2e02      	cmp	r6, #2
  40d068:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40d06c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40d070:	d023      	beq.n	40d0ba <__register_exitproc+0x92>
  40d072:	3202      	adds	r2, #2
  40d074:	f8c3 e004 	str.w	lr, [r3, #4]
  40d078:	6828      	ldr	r0, [r5, #0]
  40d07a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40d07e:	f7ff f881 	bl	40c184 <__retarget_lock_release_recursive>
  40d082:	2000      	movs	r0, #0
  40d084:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40d088:	4b17      	ldr	r3, [pc, #92]	; (40d0e8 <__register_exitproc+0xc0>)
  40d08a:	b30b      	cbz	r3, 40d0d0 <__register_exitproc+0xa8>
  40d08c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40d090:	f7fa fce0 	bl	407a54 <malloc>
  40d094:	4603      	mov	r3, r0
  40d096:	b1d8      	cbz	r0, 40d0d0 <__register_exitproc+0xa8>
  40d098:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40d09c:	6002      	str	r2, [r0, #0]
  40d09e:	2100      	movs	r1, #0
  40d0a0:	6041      	str	r1, [r0, #4]
  40d0a2:	460a      	mov	r2, r1
  40d0a4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40d0a8:	f04f 0e01 	mov.w	lr, #1
  40d0ac:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40d0b0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40d0b4:	2e00      	cmp	r6, #0
  40d0b6:	d0dc      	beq.n	40d072 <__register_exitproc+0x4a>
  40d0b8:	e7cc      	b.n	40d054 <__register_exitproc+0x2c>
  40d0ba:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40d0be:	430c      	orrs	r4, r1
  40d0c0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40d0c4:	e7d5      	b.n	40d072 <__register_exitproc+0x4a>
  40d0c6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40d0ca:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40d0ce:	e7bb      	b.n	40d048 <__register_exitproc+0x20>
  40d0d0:	6828      	ldr	r0, [r5, #0]
  40d0d2:	f7ff f857 	bl	40c184 <__retarget_lock_release_recursive>
  40d0d6:	f04f 30ff 	mov.w	r0, #4294967295
  40d0da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40d0de:	bf00      	nop
  40d0e0:	20400858 	.word	0x20400858
  40d0e4:	0040dda8 	.word	0x0040dda8
  40d0e8:	00407a55 	.word	0x00407a55

0040d0ec <_calloc_r>:
  40d0ec:	b510      	push	{r4, lr}
  40d0ee:	fb02 f101 	mul.w	r1, r2, r1
  40d0f2:	f7fa fcb7 	bl	407a64 <_malloc_r>
  40d0f6:	4604      	mov	r4, r0
  40d0f8:	b1d8      	cbz	r0, 40d132 <_calloc_r+0x46>
  40d0fa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40d0fe:	f022 0203 	bic.w	r2, r2, #3
  40d102:	3a04      	subs	r2, #4
  40d104:	2a24      	cmp	r2, #36	; 0x24
  40d106:	d818      	bhi.n	40d13a <_calloc_r+0x4e>
  40d108:	2a13      	cmp	r2, #19
  40d10a:	d914      	bls.n	40d136 <_calloc_r+0x4a>
  40d10c:	2300      	movs	r3, #0
  40d10e:	2a1b      	cmp	r2, #27
  40d110:	6003      	str	r3, [r0, #0]
  40d112:	6043      	str	r3, [r0, #4]
  40d114:	d916      	bls.n	40d144 <_calloc_r+0x58>
  40d116:	2a24      	cmp	r2, #36	; 0x24
  40d118:	6083      	str	r3, [r0, #8]
  40d11a:	60c3      	str	r3, [r0, #12]
  40d11c:	bf11      	iteee	ne
  40d11e:	f100 0210 	addne.w	r2, r0, #16
  40d122:	6103      	streq	r3, [r0, #16]
  40d124:	6143      	streq	r3, [r0, #20]
  40d126:	f100 0218 	addeq.w	r2, r0, #24
  40d12a:	2300      	movs	r3, #0
  40d12c:	6013      	str	r3, [r2, #0]
  40d12e:	6053      	str	r3, [r2, #4]
  40d130:	6093      	str	r3, [r2, #8]
  40d132:	4620      	mov	r0, r4
  40d134:	bd10      	pop	{r4, pc}
  40d136:	4602      	mov	r2, r0
  40d138:	e7f7      	b.n	40d12a <_calloc_r+0x3e>
  40d13a:	2100      	movs	r1, #0
  40d13c:	f7fa ffdc 	bl	4080f8 <memset>
  40d140:	4620      	mov	r0, r4
  40d142:	bd10      	pop	{r4, pc}
  40d144:	f100 0208 	add.w	r2, r0, #8
  40d148:	e7ef      	b.n	40d12a <_calloc_r+0x3e>
  40d14a:	bf00      	nop

0040d14c <_close_r>:
  40d14c:	b538      	push	{r3, r4, r5, lr}
  40d14e:	4c07      	ldr	r4, [pc, #28]	; (40d16c <_close_r+0x20>)
  40d150:	2300      	movs	r3, #0
  40d152:	4605      	mov	r5, r0
  40d154:	4608      	mov	r0, r1
  40d156:	6023      	str	r3, [r4, #0]
  40d158:	f7f6 fc6e 	bl	403a38 <_close>
  40d15c:	1c43      	adds	r3, r0, #1
  40d15e:	d000      	beq.n	40d162 <_close_r+0x16>
  40d160:	bd38      	pop	{r3, r4, r5, pc}
  40d162:	6823      	ldr	r3, [r4, #0]
  40d164:	2b00      	cmp	r3, #0
  40d166:	d0fb      	beq.n	40d160 <_close_r+0x14>
  40d168:	602b      	str	r3, [r5, #0]
  40d16a:	bd38      	pop	{r3, r4, r5, pc}
  40d16c:	2040c9a0 	.word	0x2040c9a0

0040d170 <_fclose_r>:
  40d170:	b570      	push	{r4, r5, r6, lr}
  40d172:	b159      	cbz	r1, 40d18c <_fclose_r+0x1c>
  40d174:	4605      	mov	r5, r0
  40d176:	460c      	mov	r4, r1
  40d178:	b110      	cbz	r0, 40d180 <_fclose_r+0x10>
  40d17a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d17c:	2b00      	cmp	r3, #0
  40d17e:	d03c      	beq.n	40d1fa <_fclose_r+0x8a>
  40d180:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40d182:	07d8      	lsls	r0, r3, #31
  40d184:	d505      	bpl.n	40d192 <_fclose_r+0x22>
  40d186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40d18a:	b92b      	cbnz	r3, 40d198 <_fclose_r+0x28>
  40d18c:	2600      	movs	r6, #0
  40d18e:	4630      	mov	r0, r6
  40d190:	bd70      	pop	{r4, r5, r6, pc}
  40d192:	89a3      	ldrh	r3, [r4, #12]
  40d194:	0599      	lsls	r1, r3, #22
  40d196:	d53c      	bpl.n	40d212 <_fclose_r+0xa2>
  40d198:	4621      	mov	r1, r4
  40d19a:	4628      	mov	r0, r5
  40d19c:	f7fe fb2a 	bl	40b7f4 <__sflush_r>
  40d1a0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40d1a2:	4606      	mov	r6, r0
  40d1a4:	b133      	cbz	r3, 40d1b4 <_fclose_r+0x44>
  40d1a6:	69e1      	ldr	r1, [r4, #28]
  40d1a8:	4628      	mov	r0, r5
  40d1aa:	4798      	blx	r3
  40d1ac:	2800      	cmp	r0, #0
  40d1ae:	bfb8      	it	lt
  40d1b0:	f04f 36ff 	movlt.w	r6, #4294967295
  40d1b4:	89a3      	ldrh	r3, [r4, #12]
  40d1b6:	061a      	lsls	r2, r3, #24
  40d1b8:	d422      	bmi.n	40d200 <_fclose_r+0x90>
  40d1ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40d1bc:	b141      	cbz	r1, 40d1d0 <_fclose_r+0x60>
  40d1be:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40d1c2:	4299      	cmp	r1, r3
  40d1c4:	d002      	beq.n	40d1cc <_fclose_r+0x5c>
  40d1c6:	4628      	mov	r0, r5
  40d1c8:	f7fe fd32 	bl	40bc30 <_free_r>
  40d1cc:	2300      	movs	r3, #0
  40d1ce:	6323      	str	r3, [r4, #48]	; 0x30
  40d1d0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40d1d2:	b121      	cbz	r1, 40d1de <_fclose_r+0x6e>
  40d1d4:	4628      	mov	r0, r5
  40d1d6:	f7fe fd2b 	bl	40bc30 <_free_r>
  40d1da:	2300      	movs	r3, #0
  40d1dc:	6463      	str	r3, [r4, #68]	; 0x44
  40d1de:	f7fe fc2d 	bl	40ba3c <__sfp_lock_acquire>
  40d1e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40d1e4:	2200      	movs	r2, #0
  40d1e6:	07db      	lsls	r3, r3, #31
  40d1e8:	81a2      	strh	r2, [r4, #12]
  40d1ea:	d50e      	bpl.n	40d20a <_fclose_r+0x9a>
  40d1ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40d1ee:	f7fe ffc5 	bl	40c17c <__retarget_lock_close_recursive>
  40d1f2:	f7fe fc29 	bl	40ba48 <__sfp_lock_release>
  40d1f6:	4630      	mov	r0, r6
  40d1f8:	bd70      	pop	{r4, r5, r6, pc}
  40d1fa:	f7fe fbf3 	bl	40b9e4 <__sinit>
  40d1fe:	e7bf      	b.n	40d180 <_fclose_r+0x10>
  40d200:	6921      	ldr	r1, [r4, #16]
  40d202:	4628      	mov	r0, r5
  40d204:	f7fe fd14 	bl	40bc30 <_free_r>
  40d208:	e7d7      	b.n	40d1ba <_fclose_r+0x4a>
  40d20a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40d20c:	f7fe ffba 	bl	40c184 <__retarget_lock_release_recursive>
  40d210:	e7ec      	b.n	40d1ec <_fclose_r+0x7c>
  40d212:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40d214:	f7fe ffb4 	bl	40c180 <__retarget_lock_acquire_recursive>
  40d218:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40d21c:	2b00      	cmp	r3, #0
  40d21e:	d1bb      	bne.n	40d198 <_fclose_r+0x28>
  40d220:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40d222:	f016 0601 	ands.w	r6, r6, #1
  40d226:	d1b1      	bne.n	40d18c <_fclose_r+0x1c>
  40d228:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40d22a:	f7fe ffab 	bl	40c184 <__retarget_lock_release_recursive>
  40d22e:	4630      	mov	r0, r6
  40d230:	bd70      	pop	{r4, r5, r6, pc}
  40d232:	bf00      	nop

0040d234 <_fstat_r>:
  40d234:	b538      	push	{r3, r4, r5, lr}
  40d236:	460b      	mov	r3, r1
  40d238:	4c07      	ldr	r4, [pc, #28]	; (40d258 <_fstat_r+0x24>)
  40d23a:	4605      	mov	r5, r0
  40d23c:	4611      	mov	r1, r2
  40d23e:	4618      	mov	r0, r3
  40d240:	2300      	movs	r3, #0
  40d242:	6023      	str	r3, [r4, #0]
  40d244:	f7f6 fc04 	bl	403a50 <_fstat>
  40d248:	1c43      	adds	r3, r0, #1
  40d24a:	d000      	beq.n	40d24e <_fstat_r+0x1a>
  40d24c:	bd38      	pop	{r3, r4, r5, pc}
  40d24e:	6823      	ldr	r3, [r4, #0]
  40d250:	2b00      	cmp	r3, #0
  40d252:	d0fb      	beq.n	40d24c <_fstat_r+0x18>
  40d254:	602b      	str	r3, [r5, #0]
  40d256:	bd38      	pop	{r3, r4, r5, pc}
  40d258:	2040c9a0 	.word	0x2040c9a0

0040d25c <_isatty_r>:
  40d25c:	b538      	push	{r3, r4, r5, lr}
  40d25e:	4c07      	ldr	r4, [pc, #28]	; (40d27c <_isatty_r+0x20>)
  40d260:	2300      	movs	r3, #0
  40d262:	4605      	mov	r5, r0
  40d264:	4608      	mov	r0, r1
  40d266:	6023      	str	r3, [r4, #0]
  40d268:	f7f6 fc02 	bl	403a70 <_isatty>
  40d26c:	1c43      	adds	r3, r0, #1
  40d26e:	d000      	beq.n	40d272 <_isatty_r+0x16>
  40d270:	bd38      	pop	{r3, r4, r5, pc}
  40d272:	6823      	ldr	r3, [r4, #0]
  40d274:	2b00      	cmp	r3, #0
  40d276:	d0fb      	beq.n	40d270 <_isatty_r+0x14>
  40d278:	602b      	str	r3, [r5, #0]
  40d27a:	bd38      	pop	{r3, r4, r5, pc}
  40d27c:	2040c9a0 	.word	0x2040c9a0

0040d280 <_lseek_r>:
  40d280:	b570      	push	{r4, r5, r6, lr}
  40d282:	460d      	mov	r5, r1
  40d284:	4c08      	ldr	r4, [pc, #32]	; (40d2a8 <_lseek_r+0x28>)
  40d286:	4611      	mov	r1, r2
  40d288:	4606      	mov	r6, r0
  40d28a:	461a      	mov	r2, r3
  40d28c:	4628      	mov	r0, r5
  40d28e:	2300      	movs	r3, #0
  40d290:	6023      	str	r3, [r4, #0]
  40d292:	f7f6 fbf8 	bl	403a86 <_lseek>
  40d296:	1c43      	adds	r3, r0, #1
  40d298:	d000      	beq.n	40d29c <_lseek_r+0x1c>
  40d29a:	bd70      	pop	{r4, r5, r6, pc}
  40d29c:	6823      	ldr	r3, [r4, #0]
  40d29e:	2b00      	cmp	r3, #0
  40d2a0:	d0fb      	beq.n	40d29a <_lseek_r+0x1a>
  40d2a2:	6033      	str	r3, [r6, #0]
  40d2a4:	bd70      	pop	{r4, r5, r6, pc}
  40d2a6:	bf00      	nop
  40d2a8:	2040c9a0 	.word	0x2040c9a0

0040d2ac <_read_r>:
  40d2ac:	b570      	push	{r4, r5, r6, lr}
  40d2ae:	460d      	mov	r5, r1
  40d2b0:	4c08      	ldr	r4, [pc, #32]	; (40d2d4 <_read_r+0x28>)
  40d2b2:	4611      	mov	r1, r2
  40d2b4:	4606      	mov	r6, r0
  40d2b6:	461a      	mov	r2, r3
  40d2b8:	4628      	mov	r0, r5
  40d2ba:	2300      	movs	r3, #0
  40d2bc:	6023      	str	r3, [r4, #0]
  40d2be:	f7f4 f90d 	bl	4014dc <_read>
  40d2c2:	1c43      	adds	r3, r0, #1
  40d2c4:	d000      	beq.n	40d2c8 <_read_r+0x1c>
  40d2c6:	bd70      	pop	{r4, r5, r6, pc}
  40d2c8:	6823      	ldr	r3, [r4, #0]
  40d2ca:	2b00      	cmp	r3, #0
  40d2cc:	d0fb      	beq.n	40d2c6 <_read_r+0x1a>
  40d2ce:	6033      	str	r3, [r6, #0]
  40d2d0:	bd70      	pop	{r4, r5, r6, pc}
  40d2d2:	bf00      	nop
  40d2d4:	2040c9a0 	.word	0x2040c9a0

0040d2d8 <__aeabi_drsub>:
  40d2d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40d2dc:	e002      	b.n	40d2e4 <__adddf3>
  40d2de:	bf00      	nop

0040d2e0 <__aeabi_dsub>:
  40d2e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040d2e4 <__adddf3>:
  40d2e4:	b530      	push	{r4, r5, lr}
  40d2e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40d2ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40d2ee:	ea94 0f05 	teq	r4, r5
  40d2f2:	bf08      	it	eq
  40d2f4:	ea90 0f02 	teqeq	r0, r2
  40d2f8:	bf1f      	itttt	ne
  40d2fa:	ea54 0c00 	orrsne.w	ip, r4, r0
  40d2fe:	ea55 0c02 	orrsne.w	ip, r5, r2
  40d302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40d306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40d30a:	f000 80e2 	beq.w	40d4d2 <__adddf3+0x1ee>
  40d30e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40d312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40d316:	bfb8      	it	lt
  40d318:	426d      	neglt	r5, r5
  40d31a:	dd0c      	ble.n	40d336 <__adddf3+0x52>
  40d31c:	442c      	add	r4, r5
  40d31e:	ea80 0202 	eor.w	r2, r0, r2
  40d322:	ea81 0303 	eor.w	r3, r1, r3
  40d326:	ea82 0000 	eor.w	r0, r2, r0
  40d32a:	ea83 0101 	eor.w	r1, r3, r1
  40d32e:	ea80 0202 	eor.w	r2, r0, r2
  40d332:	ea81 0303 	eor.w	r3, r1, r3
  40d336:	2d36      	cmp	r5, #54	; 0x36
  40d338:	bf88      	it	hi
  40d33a:	bd30      	pophi	{r4, r5, pc}
  40d33c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40d340:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40d344:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40d348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40d34c:	d002      	beq.n	40d354 <__adddf3+0x70>
  40d34e:	4240      	negs	r0, r0
  40d350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40d354:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40d358:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40d35c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40d360:	d002      	beq.n	40d368 <__adddf3+0x84>
  40d362:	4252      	negs	r2, r2
  40d364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40d368:	ea94 0f05 	teq	r4, r5
  40d36c:	f000 80a7 	beq.w	40d4be <__adddf3+0x1da>
  40d370:	f1a4 0401 	sub.w	r4, r4, #1
  40d374:	f1d5 0e20 	rsbs	lr, r5, #32
  40d378:	db0d      	blt.n	40d396 <__adddf3+0xb2>
  40d37a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40d37e:	fa22 f205 	lsr.w	r2, r2, r5
  40d382:	1880      	adds	r0, r0, r2
  40d384:	f141 0100 	adc.w	r1, r1, #0
  40d388:	fa03 f20e 	lsl.w	r2, r3, lr
  40d38c:	1880      	adds	r0, r0, r2
  40d38e:	fa43 f305 	asr.w	r3, r3, r5
  40d392:	4159      	adcs	r1, r3
  40d394:	e00e      	b.n	40d3b4 <__adddf3+0xd0>
  40d396:	f1a5 0520 	sub.w	r5, r5, #32
  40d39a:	f10e 0e20 	add.w	lr, lr, #32
  40d39e:	2a01      	cmp	r2, #1
  40d3a0:	fa03 fc0e 	lsl.w	ip, r3, lr
  40d3a4:	bf28      	it	cs
  40d3a6:	f04c 0c02 	orrcs.w	ip, ip, #2
  40d3aa:	fa43 f305 	asr.w	r3, r3, r5
  40d3ae:	18c0      	adds	r0, r0, r3
  40d3b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40d3b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40d3b8:	d507      	bpl.n	40d3ca <__adddf3+0xe6>
  40d3ba:	f04f 0e00 	mov.w	lr, #0
  40d3be:	f1dc 0c00 	rsbs	ip, ip, #0
  40d3c2:	eb7e 0000 	sbcs.w	r0, lr, r0
  40d3c6:	eb6e 0101 	sbc.w	r1, lr, r1
  40d3ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40d3ce:	d31b      	bcc.n	40d408 <__adddf3+0x124>
  40d3d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40d3d4:	d30c      	bcc.n	40d3f0 <__adddf3+0x10c>
  40d3d6:	0849      	lsrs	r1, r1, #1
  40d3d8:	ea5f 0030 	movs.w	r0, r0, rrx
  40d3dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40d3e0:	f104 0401 	add.w	r4, r4, #1
  40d3e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40d3e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40d3ec:	f080 809a 	bcs.w	40d524 <__adddf3+0x240>
  40d3f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40d3f4:	bf08      	it	eq
  40d3f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40d3fa:	f150 0000 	adcs.w	r0, r0, #0
  40d3fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40d402:	ea41 0105 	orr.w	r1, r1, r5
  40d406:	bd30      	pop	{r4, r5, pc}
  40d408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40d40c:	4140      	adcs	r0, r0
  40d40e:	eb41 0101 	adc.w	r1, r1, r1
  40d412:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40d416:	f1a4 0401 	sub.w	r4, r4, #1
  40d41a:	d1e9      	bne.n	40d3f0 <__adddf3+0x10c>
  40d41c:	f091 0f00 	teq	r1, #0
  40d420:	bf04      	itt	eq
  40d422:	4601      	moveq	r1, r0
  40d424:	2000      	moveq	r0, #0
  40d426:	fab1 f381 	clz	r3, r1
  40d42a:	bf08      	it	eq
  40d42c:	3320      	addeq	r3, #32
  40d42e:	f1a3 030b 	sub.w	r3, r3, #11
  40d432:	f1b3 0220 	subs.w	r2, r3, #32
  40d436:	da0c      	bge.n	40d452 <__adddf3+0x16e>
  40d438:	320c      	adds	r2, #12
  40d43a:	dd08      	ble.n	40d44e <__adddf3+0x16a>
  40d43c:	f102 0c14 	add.w	ip, r2, #20
  40d440:	f1c2 020c 	rsb	r2, r2, #12
  40d444:	fa01 f00c 	lsl.w	r0, r1, ip
  40d448:	fa21 f102 	lsr.w	r1, r1, r2
  40d44c:	e00c      	b.n	40d468 <__adddf3+0x184>
  40d44e:	f102 0214 	add.w	r2, r2, #20
  40d452:	bfd8      	it	le
  40d454:	f1c2 0c20 	rsble	ip, r2, #32
  40d458:	fa01 f102 	lsl.w	r1, r1, r2
  40d45c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40d460:	bfdc      	itt	le
  40d462:	ea41 010c 	orrle.w	r1, r1, ip
  40d466:	4090      	lslle	r0, r2
  40d468:	1ae4      	subs	r4, r4, r3
  40d46a:	bfa2      	ittt	ge
  40d46c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40d470:	4329      	orrge	r1, r5
  40d472:	bd30      	popge	{r4, r5, pc}
  40d474:	ea6f 0404 	mvn.w	r4, r4
  40d478:	3c1f      	subs	r4, #31
  40d47a:	da1c      	bge.n	40d4b6 <__adddf3+0x1d2>
  40d47c:	340c      	adds	r4, #12
  40d47e:	dc0e      	bgt.n	40d49e <__adddf3+0x1ba>
  40d480:	f104 0414 	add.w	r4, r4, #20
  40d484:	f1c4 0220 	rsb	r2, r4, #32
  40d488:	fa20 f004 	lsr.w	r0, r0, r4
  40d48c:	fa01 f302 	lsl.w	r3, r1, r2
  40d490:	ea40 0003 	orr.w	r0, r0, r3
  40d494:	fa21 f304 	lsr.w	r3, r1, r4
  40d498:	ea45 0103 	orr.w	r1, r5, r3
  40d49c:	bd30      	pop	{r4, r5, pc}
  40d49e:	f1c4 040c 	rsb	r4, r4, #12
  40d4a2:	f1c4 0220 	rsb	r2, r4, #32
  40d4a6:	fa20 f002 	lsr.w	r0, r0, r2
  40d4aa:	fa01 f304 	lsl.w	r3, r1, r4
  40d4ae:	ea40 0003 	orr.w	r0, r0, r3
  40d4b2:	4629      	mov	r1, r5
  40d4b4:	bd30      	pop	{r4, r5, pc}
  40d4b6:	fa21 f004 	lsr.w	r0, r1, r4
  40d4ba:	4629      	mov	r1, r5
  40d4bc:	bd30      	pop	{r4, r5, pc}
  40d4be:	f094 0f00 	teq	r4, #0
  40d4c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40d4c6:	bf06      	itte	eq
  40d4c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40d4cc:	3401      	addeq	r4, #1
  40d4ce:	3d01      	subne	r5, #1
  40d4d0:	e74e      	b.n	40d370 <__adddf3+0x8c>
  40d4d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40d4d6:	bf18      	it	ne
  40d4d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40d4dc:	d029      	beq.n	40d532 <__adddf3+0x24e>
  40d4de:	ea94 0f05 	teq	r4, r5
  40d4e2:	bf08      	it	eq
  40d4e4:	ea90 0f02 	teqeq	r0, r2
  40d4e8:	d005      	beq.n	40d4f6 <__adddf3+0x212>
  40d4ea:	ea54 0c00 	orrs.w	ip, r4, r0
  40d4ee:	bf04      	itt	eq
  40d4f0:	4619      	moveq	r1, r3
  40d4f2:	4610      	moveq	r0, r2
  40d4f4:	bd30      	pop	{r4, r5, pc}
  40d4f6:	ea91 0f03 	teq	r1, r3
  40d4fa:	bf1e      	ittt	ne
  40d4fc:	2100      	movne	r1, #0
  40d4fe:	2000      	movne	r0, #0
  40d500:	bd30      	popne	{r4, r5, pc}
  40d502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40d506:	d105      	bne.n	40d514 <__adddf3+0x230>
  40d508:	0040      	lsls	r0, r0, #1
  40d50a:	4149      	adcs	r1, r1
  40d50c:	bf28      	it	cs
  40d50e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40d512:	bd30      	pop	{r4, r5, pc}
  40d514:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40d518:	bf3c      	itt	cc
  40d51a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40d51e:	bd30      	popcc	{r4, r5, pc}
  40d520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40d524:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40d528:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40d52c:	f04f 0000 	mov.w	r0, #0
  40d530:	bd30      	pop	{r4, r5, pc}
  40d532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40d536:	bf1a      	itte	ne
  40d538:	4619      	movne	r1, r3
  40d53a:	4610      	movne	r0, r2
  40d53c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40d540:	bf1c      	itt	ne
  40d542:	460b      	movne	r3, r1
  40d544:	4602      	movne	r2, r0
  40d546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40d54a:	bf06      	itte	eq
  40d54c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40d550:	ea91 0f03 	teqeq	r1, r3
  40d554:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40d558:	bd30      	pop	{r4, r5, pc}
  40d55a:	bf00      	nop

0040d55c <__aeabi_ui2d>:
  40d55c:	f090 0f00 	teq	r0, #0
  40d560:	bf04      	itt	eq
  40d562:	2100      	moveq	r1, #0
  40d564:	4770      	bxeq	lr
  40d566:	b530      	push	{r4, r5, lr}
  40d568:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40d56c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40d570:	f04f 0500 	mov.w	r5, #0
  40d574:	f04f 0100 	mov.w	r1, #0
  40d578:	e750      	b.n	40d41c <__adddf3+0x138>
  40d57a:	bf00      	nop

0040d57c <__aeabi_i2d>:
  40d57c:	f090 0f00 	teq	r0, #0
  40d580:	bf04      	itt	eq
  40d582:	2100      	moveq	r1, #0
  40d584:	4770      	bxeq	lr
  40d586:	b530      	push	{r4, r5, lr}
  40d588:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40d58c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40d590:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40d594:	bf48      	it	mi
  40d596:	4240      	negmi	r0, r0
  40d598:	f04f 0100 	mov.w	r1, #0
  40d59c:	e73e      	b.n	40d41c <__adddf3+0x138>
  40d59e:	bf00      	nop

0040d5a0 <__aeabi_f2d>:
  40d5a0:	0042      	lsls	r2, r0, #1
  40d5a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40d5a6:	ea4f 0131 	mov.w	r1, r1, rrx
  40d5aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40d5ae:	bf1f      	itttt	ne
  40d5b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40d5b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40d5b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40d5bc:	4770      	bxne	lr
  40d5be:	f092 0f00 	teq	r2, #0
  40d5c2:	bf14      	ite	ne
  40d5c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40d5c8:	4770      	bxeq	lr
  40d5ca:	b530      	push	{r4, r5, lr}
  40d5cc:	f44f 7460 	mov.w	r4, #896	; 0x380
  40d5d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40d5d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40d5d8:	e720      	b.n	40d41c <__adddf3+0x138>
  40d5da:	bf00      	nop

0040d5dc <__aeabi_ul2d>:
  40d5dc:	ea50 0201 	orrs.w	r2, r0, r1
  40d5e0:	bf08      	it	eq
  40d5e2:	4770      	bxeq	lr
  40d5e4:	b530      	push	{r4, r5, lr}
  40d5e6:	f04f 0500 	mov.w	r5, #0
  40d5ea:	e00a      	b.n	40d602 <__aeabi_l2d+0x16>

0040d5ec <__aeabi_l2d>:
  40d5ec:	ea50 0201 	orrs.w	r2, r0, r1
  40d5f0:	bf08      	it	eq
  40d5f2:	4770      	bxeq	lr
  40d5f4:	b530      	push	{r4, r5, lr}
  40d5f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40d5fa:	d502      	bpl.n	40d602 <__aeabi_l2d+0x16>
  40d5fc:	4240      	negs	r0, r0
  40d5fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40d602:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40d606:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40d60a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40d60e:	f43f aedc 	beq.w	40d3ca <__adddf3+0xe6>
  40d612:	f04f 0203 	mov.w	r2, #3
  40d616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40d61a:	bf18      	it	ne
  40d61c:	3203      	addne	r2, #3
  40d61e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40d622:	bf18      	it	ne
  40d624:	3203      	addne	r2, #3
  40d626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40d62a:	f1c2 0320 	rsb	r3, r2, #32
  40d62e:	fa00 fc03 	lsl.w	ip, r0, r3
  40d632:	fa20 f002 	lsr.w	r0, r0, r2
  40d636:	fa01 fe03 	lsl.w	lr, r1, r3
  40d63a:	ea40 000e 	orr.w	r0, r0, lr
  40d63e:	fa21 f102 	lsr.w	r1, r1, r2
  40d642:	4414      	add	r4, r2
  40d644:	e6c1      	b.n	40d3ca <__adddf3+0xe6>
  40d646:	bf00      	nop

0040d648 <__aeabi_dmul>:
  40d648:	b570      	push	{r4, r5, r6, lr}
  40d64a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40d64e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40d652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40d656:	bf1d      	ittte	ne
  40d658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40d65c:	ea94 0f0c 	teqne	r4, ip
  40d660:	ea95 0f0c 	teqne	r5, ip
  40d664:	f000 f8de 	bleq	40d824 <__aeabi_dmul+0x1dc>
  40d668:	442c      	add	r4, r5
  40d66a:	ea81 0603 	eor.w	r6, r1, r3
  40d66e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40d672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40d676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40d67a:	bf18      	it	ne
  40d67c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40d680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40d684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40d688:	d038      	beq.n	40d6fc <__aeabi_dmul+0xb4>
  40d68a:	fba0 ce02 	umull	ip, lr, r0, r2
  40d68e:	f04f 0500 	mov.w	r5, #0
  40d692:	fbe1 e502 	umlal	lr, r5, r1, r2
  40d696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40d69a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40d69e:	f04f 0600 	mov.w	r6, #0
  40d6a2:	fbe1 5603 	umlal	r5, r6, r1, r3
  40d6a6:	f09c 0f00 	teq	ip, #0
  40d6aa:	bf18      	it	ne
  40d6ac:	f04e 0e01 	orrne.w	lr, lr, #1
  40d6b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40d6b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40d6b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40d6bc:	d204      	bcs.n	40d6c8 <__aeabi_dmul+0x80>
  40d6be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40d6c2:	416d      	adcs	r5, r5
  40d6c4:	eb46 0606 	adc.w	r6, r6, r6
  40d6c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40d6cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40d6d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40d6d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40d6d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40d6dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40d6e0:	bf88      	it	hi
  40d6e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40d6e6:	d81e      	bhi.n	40d726 <__aeabi_dmul+0xde>
  40d6e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40d6ec:	bf08      	it	eq
  40d6ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40d6f2:	f150 0000 	adcs.w	r0, r0, #0
  40d6f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40d6fa:	bd70      	pop	{r4, r5, r6, pc}
  40d6fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40d700:	ea46 0101 	orr.w	r1, r6, r1
  40d704:	ea40 0002 	orr.w	r0, r0, r2
  40d708:	ea81 0103 	eor.w	r1, r1, r3
  40d70c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40d710:	bfc2      	ittt	gt
  40d712:	ebd4 050c 	rsbsgt	r5, r4, ip
  40d716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40d71a:	bd70      	popgt	{r4, r5, r6, pc}
  40d71c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40d720:	f04f 0e00 	mov.w	lr, #0
  40d724:	3c01      	subs	r4, #1
  40d726:	f300 80ab 	bgt.w	40d880 <__aeabi_dmul+0x238>
  40d72a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40d72e:	bfde      	ittt	le
  40d730:	2000      	movle	r0, #0
  40d732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40d736:	bd70      	pople	{r4, r5, r6, pc}
  40d738:	f1c4 0400 	rsb	r4, r4, #0
  40d73c:	3c20      	subs	r4, #32
  40d73e:	da35      	bge.n	40d7ac <__aeabi_dmul+0x164>
  40d740:	340c      	adds	r4, #12
  40d742:	dc1b      	bgt.n	40d77c <__aeabi_dmul+0x134>
  40d744:	f104 0414 	add.w	r4, r4, #20
  40d748:	f1c4 0520 	rsb	r5, r4, #32
  40d74c:	fa00 f305 	lsl.w	r3, r0, r5
  40d750:	fa20 f004 	lsr.w	r0, r0, r4
  40d754:	fa01 f205 	lsl.w	r2, r1, r5
  40d758:	ea40 0002 	orr.w	r0, r0, r2
  40d75c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40d760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40d764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40d768:	fa21 f604 	lsr.w	r6, r1, r4
  40d76c:	eb42 0106 	adc.w	r1, r2, r6
  40d770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40d774:	bf08      	it	eq
  40d776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40d77a:	bd70      	pop	{r4, r5, r6, pc}
  40d77c:	f1c4 040c 	rsb	r4, r4, #12
  40d780:	f1c4 0520 	rsb	r5, r4, #32
  40d784:	fa00 f304 	lsl.w	r3, r0, r4
  40d788:	fa20 f005 	lsr.w	r0, r0, r5
  40d78c:	fa01 f204 	lsl.w	r2, r1, r4
  40d790:	ea40 0002 	orr.w	r0, r0, r2
  40d794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40d798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40d79c:	f141 0100 	adc.w	r1, r1, #0
  40d7a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40d7a4:	bf08      	it	eq
  40d7a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40d7aa:	bd70      	pop	{r4, r5, r6, pc}
  40d7ac:	f1c4 0520 	rsb	r5, r4, #32
  40d7b0:	fa00 f205 	lsl.w	r2, r0, r5
  40d7b4:	ea4e 0e02 	orr.w	lr, lr, r2
  40d7b8:	fa20 f304 	lsr.w	r3, r0, r4
  40d7bc:	fa01 f205 	lsl.w	r2, r1, r5
  40d7c0:	ea43 0302 	orr.w	r3, r3, r2
  40d7c4:	fa21 f004 	lsr.w	r0, r1, r4
  40d7c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40d7cc:	fa21 f204 	lsr.w	r2, r1, r4
  40d7d0:	ea20 0002 	bic.w	r0, r0, r2
  40d7d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40d7d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40d7dc:	bf08      	it	eq
  40d7de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40d7e2:	bd70      	pop	{r4, r5, r6, pc}
  40d7e4:	f094 0f00 	teq	r4, #0
  40d7e8:	d10f      	bne.n	40d80a <__aeabi_dmul+0x1c2>
  40d7ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40d7ee:	0040      	lsls	r0, r0, #1
  40d7f0:	eb41 0101 	adc.w	r1, r1, r1
  40d7f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40d7f8:	bf08      	it	eq
  40d7fa:	3c01      	subeq	r4, #1
  40d7fc:	d0f7      	beq.n	40d7ee <__aeabi_dmul+0x1a6>
  40d7fe:	ea41 0106 	orr.w	r1, r1, r6
  40d802:	f095 0f00 	teq	r5, #0
  40d806:	bf18      	it	ne
  40d808:	4770      	bxne	lr
  40d80a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40d80e:	0052      	lsls	r2, r2, #1
  40d810:	eb43 0303 	adc.w	r3, r3, r3
  40d814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40d818:	bf08      	it	eq
  40d81a:	3d01      	subeq	r5, #1
  40d81c:	d0f7      	beq.n	40d80e <__aeabi_dmul+0x1c6>
  40d81e:	ea43 0306 	orr.w	r3, r3, r6
  40d822:	4770      	bx	lr
  40d824:	ea94 0f0c 	teq	r4, ip
  40d828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40d82c:	bf18      	it	ne
  40d82e:	ea95 0f0c 	teqne	r5, ip
  40d832:	d00c      	beq.n	40d84e <__aeabi_dmul+0x206>
  40d834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40d838:	bf18      	it	ne
  40d83a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40d83e:	d1d1      	bne.n	40d7e4 <__aeabi_dmul+0x19c>
  40d840:	ea81 0103 	eor.w	r1, r1, r3
  40d844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40d848:	f04f 0000 	mov.w	r0, #0
  40d84c:	bd70      	pop	{r4, r5, r6, pc}
  40d84e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40d852:	bf06      	itte	eq
  40d854:	4610      	moveq	r0, r2
  40d856:	4619      	moveq	r1, r3
  40d858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40d85c:	d019      	beq.n	40d892 <__aeabi_dmul+0x24a>
  40d85e:	ea94 0f0c 	teq	r4, ip
  40d862:	d102      	bne.n	40d86a <__aeabi_dmul+0x222>
  40d864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40d868:	d113      	bne.n	40d892 <__aeabi_dmul+0x24a>
  40d86a:	ea95 0f0c 	teq	r5, ip
  40d86e:	d105      	bne.n	40d87c <__aeabi_dmul+0x234>
  40d870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40d874:	bf1c      	itt	ne
  40d876:	4610      	movne	r0, r2
  40d878:	4619      	movne	r1, r3
  40d87a:	d10a      	bne.n	40d892 <__aeabi_dmul+0x24a>
  40d87c:	ea81 0103 	eor.w	r1, r1, r3
  40d880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40d884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40d888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40d88c:	f04f 0000 	mov.w	r0, #0
  40d890:	bd70      	pop	{r4, r5, r6, pc}
  40d892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40d896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40d89a:	bd70      	pop	{r4, r5, r6, pc}

0040d89c <__aeabi_ddiv>:
  40d89c:	b570      	push	{r4, r5, r6, lr}
  40d89e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40d8a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40d8a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40d8aa:	bf1d      	ittte	ne
  40d8ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40d8b0:	ea94 0f0c 	teqne	r4, ip
  40d8b4:	ea95 0f0c 	teqne	r5, ip
  40d8b8:	f000 f8a7 	bleq	40da0a <__aeabi_ddiv+0x16e>
  40d8bc:	eba4 0405 	sub.w	r4, r4, r5
  40d8c0:	ea81 0e03 	eor.w	lr, r1, r3
  40d8c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40d8c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40d8cc:	f000 8088 	beq.w	40d9e0 <__aeabi_ddiv+0x144>
  40d8d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40d8d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40d8d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40d8dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40d8e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40d8e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40d8e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40d8ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40d8f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40d8f4:	429d      	cmp	r5, r3
  40d8f6:	bf08      	it	eq
  40d8f8:	4296      	cmpeq	r6, r2
  40d8fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40d8fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40d902:	d202      	bcs.n	40d90a <__aeabi_ddiv+0x6e>
  40d904:	085b      	lsrs	r3, r3, #1
  40d906:	ea4f 0232 	mov.w	r2, r2, rrx
  40d90a:	1ab6      	subs	r6, r6, r2
  40d90c:	eb65 0503 	sbc.w	r5, r5, r3
  40d910:	085b      	lsrs	r3, r3, #1
  40d912:	ea4f 0232 	mov.w	r2, r2, rrx
  40d916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40d91a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40d91e:	ebb6 0e02 	subs.w	lr, r6, r2
  40d922:	eb75 0e03 	sbcs.w	lr, r5, r3
  40d926:	bf22      	ittt	cs
  40d928:	1ab6      	subcs	r6, r6, r2
  40d92a:	4675      	movcs	r5, lr
  40d92c:	ea40 000c 	orrcs.w	r0, r0, ip
  40d930:	085b      	lsrs	r3, r3, #1
  40d932:	ea4f 0232 	mov.w	r2, r2, rrx
  40d936:	ebb6 0e02 	subs.w	lr, r6, r2
  40d93a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40d93e:	bf22      	ittt	cs
  40d940:	1ab6      	subcs	r6, r6, r2
  40d942:	4675      	movcs	r5, lr
  40d944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40d948:	085b      	lsrs	r3, r3, #1
  40d94a:	ea4f 0232 	mov.w	r2, r2, rrx
  40d94e:	ebb6 0e02 	subs.w	lr, r6, r2
  40d952:	eb75 0e03 	sbcs.w	lr, r5, r3
  40d956:	bf22      	ittt	cs
  40d958:	1ab6      	subcs	r6, r6, r2
  40d95a:	4675      	movcs	r5, lr
  40d95c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40d960:	085b      	lsrs	r3, r3, #1
  40d962:	ea4f 0232 	mov.w	r2, r2, rrx
  40d966:	ebb6 0e02 	subs.w	lr, r6, r2
  40d96a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40d96e:	bf22      	ittt	cs
  40d970:	1ab6      	subcs	r6, r6, r2
  40d972:	4675      	movcs	r5, lr
  40d974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40d978:	ea55 0e06 	orrs.w	lr, r5, r6
  40d97c:	d018      	beq.n	40d9b0 <__aeabi_ddiv+0x114>
  40d97e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40d982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40d986:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40d98a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40d98e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40d992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40d996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40d99a:	d1c0      	bne.n	40d91e <__aeabi_ddiv+0x82>
  40d99c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40d9a0:	d10b      	bne.n	40d9ba <__aeabi_ddiv+0x11e>
  40d9a2:	ea41 0100 	orr.w	r1, r1, r0
  40d9a6:	f04f 0000 	mov.w	r0, #0
  40d9aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40d9ae:	e7b6      	b.n	40d91e <__aeabi_ddiv+0x82>
  40d9b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40d9b4:	bf04      	itt	eq
  40d9b6:	4301      	orreq	r1, r0
  40d9b8:	2000      	moveq	r0, #0
  40d9ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40d9be:	bf88      	it	hi
  40d9c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40d9c4:	f63f aeaf 	bhi.w	40d726 <__aeabi_dmul+0xde>
  40d9c8:	ebb5 0c03 	subs.w	ip, r5, r3
  40d9cc:	bf04      	itt	eq
  40d9ce:	ebb6 0c02 	subseq.w	ip, r6, r2
  40d9d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40d9d6:	f150 0000 	adcs.w	r0, r0, #0
  40d9da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40d9de:	bd70      	pop	{r4, r5, r6, pc}
  40d9e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40d9e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40d9e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40d9ec:	bfc2      	ittt	gt
  40d9ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  40d9f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40d9f6:	bd70      	popgt	{r4, r5, r6, pc}
  40d9f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40d9fc:	f04f 0e00 	mov.w	lr, #0
  40da00:	3c01      	subs	r4, #1
  40da02:	e690      	b.n	40d726 <__aeabi_dmul+0xde>
  40da04:	ea45 0e06 	orr.w	lr, r5, r6
  40da08:	e68d      	b.n	40d726 <__aeabi_dmul+0xde>
  40da0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40da0e:	ea94 0f0c 	teq	r4, ip
  40da12:	bf08      	it	eq
  40da14:	ea95 0f0c 	teqeq	r5, ip
  40da18:	f43f af3b 	beq.w	40d892 <__aeabi_dmul+0x24a>
  40da1c:	ea94 0f0c 	teq	r4, ip
  40da20:	d10a      	bne.n	40da38 <__aeabi_ddiv+0x19c>
  40da22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40da26:	f47f af34 	bne.w	40d892 <__aeabi_dmul+0x24a>
  40da2a:	ea95 0f0c 	teq	r5, ip
  40da2e:	f47f af25 	bne.w	40d87c <__aeabi_dmul+0x234>
  40da32:	4610      	mov	r0, r2
  40da34:	4619      	mov	r1, r3
  40da36:	e72c      	b.n	40d892 <__aeabi_dmul+0x24a>
  40da38:	ea95 0f0c 	teq	r5, ip
  40da3c:	d106      	bne.n	40da4c <__aeabi_ddiv+0x1b0>
  40da3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40da42:	f43f aefd 	beq.w	40d840 <__aeabi_dmul+0x1f8>
  40da46:	4610      	mov	r0, r2
  40da48:	4619      	mov	r1, r3
  40da4a:	e722      	b.n	40d892 <__aeabi_dmul+0x24a>
  40da4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40da50:	bf18      	it	ne
  40da52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40da56:	f47f aec5 	bne.w	40d7e4 <__aeabi_dmul+0x19c>
  40da5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40da5e:	f47f af0d 	bne.w	40d87c <__aeabi_dmul+0x234>
  40da62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40da66:	f47f aeeb 	bne.w	40d840 <__aeabi_dmul+0x1f8>
  40da6a:	e712      	b.n	40d892 <__aeabi_dmul+0x24a>

0040da6c <__gedf2>:
  40da6c:	f04f 3cff 	mov.w	ip, #4294967295
  40da70:	e006      	b.n	40da80 <__cmpdf2+0x4>
  40da72:	bf00      	nop

0040da74 <__ledf2>:
  40da74:	f04f 0c01 	mov.w	ip, #1
  40da78:	e002      	b.n	40da80 <__cmpdf2+0x4>
  40da7a:	bf00      	nop

0040da7c <__cmpdf2>:
  40da7c:	f04f 0c01 	mov.w	ip, #1
  40da80:	f84d cd04 	str.w	ip, [sp, #-4]!
  40da84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40da88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40da8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40da90:	bf18      	it	ne
  40da92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40da96:	d01b      	beq.n	40dad0 <__cmpdf2+0x54>
  40da98:	b001      	add	sp, #4
  40da9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40da9e:	bf0c      	ite	eq
  40daa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40daa4:	ea91 0f03 	teqne	r1, r3
  40daa8:	bf02      	ittt	eq
  40daaa:	ea90 0f02 	teqeq	r0, r2
  40daae:	2000      	moveq	r0, #0
  40dab0:	4770      	bxeq	lr
  40dab2:	f110 0f00 	cmn.w	r0, #0
  40dab6:	ea91 0f03 	teq	r1, r3
  40daba:	bf58      	it	pl
  40dabc:	4299      	cmppl	r1, r3
  40dabe:	bf08      	it	eq
  40dac0:	4290      	cmpeq	r0, r2
  40dac2:	bf2c      	ite	cs
  40dac4:	17d8      	asrcs	r0, r3, #31
  40dac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40daca:	f040 0001 	orr.w	r0, r0, #1
  40dace:	4770      	bx	lr
  40dad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40dad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40dad8:	d102      	bne.n	40dae0 <__cmpdf2+0x64>
  40dada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40dade:	d107      	bne.n	40daf0 <__cmpdf2+0x74>
  40dae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40dae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40dae8:	d1d6      	bne.n	40da98 <__cmpdf2+0x1c>
  40daea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40daee:	d0d3      	beq.n	40da98 <__cmpdf2+0x1c>
  40daf0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40daf4:	4770      	bx	lr
  40daf6:	bf00      	nop

0040daf8 <__aeabi_cdrcmple>:
  40daf8:	4684      	mov	ip, r0
  40dafa:	4610      	mov	r0, r2
  40dafc:	4662      	mov	r2, ip
  40dafe:	468c      	mov	ip, r1
  40db00:	4619      	mov	r1, r3
  40db02:	4663      	mov	r3, ip
  40db04:	e000      	b.n	40db08 <__aeabi_cdcmpeq>
  40db06:	bf00      	nop

0040db08 <__aeabi_cdcmpeq>:
  40db08:	b501      	push	{r0, lr}
  40db0a:	f7ff ffb7 	bl	40da7c <__cmpdf2>
  40db0e:	2800      	cmp	r0, #0
  40db10:	bf48      	it	mi
  40db12:	f110 0f00 	cmnmi.w	r0, #0
  40db16:	bd01      	pop	{r0, pc}

0040db18 <__aeabi_dcmpeq>:
  40db18:	f84d ed08 	str.w	lr, [sp, #-8]!
  40db1c:	f7ff fff4 	bl	40db08 <__aeabi_cdcmpeq>
  40db20:	bf0c      	ite	eq
  40db22:	2001      	moveq	r0, #1
  40db24:	2000      	movne	r0, #0
  40db26:	f85d fb08 	ldr.w	pc, [sp], #8
  40db2a:	bf00      	nop

0040db2c <__aeabi_dcmplt>:
  40db2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40db30:	f7ff ffea 	bl	40db08 <__aeabi_cdcmpeq>
  40db34:	bf34      	ite	cc
  40db36:	2001      	movcc	r0, #1
  40db38:	2000      	movcs	r0, #0
  40db3a:	f85d fb08 	ldr.w	pc, [sp], #8
  40db3e:	bf00      	nop

0040db40 <__aeabi_dcmple>:
  40db40:	f84d ed08 	str.w	lr, [sp, #-8]!
  40db44:	f7ff ffe0 	bl	40db08 <__aeabi_cdcmpeq>
  40db48:	bf94      	ite	ls
  40db4a:	2001      	movls	r0, #1
  40db4c:	2000      	movhi	r0, #0
  40db4e:	f85d fb08 	ldr.w	pc, [sp], #8
  40db52:	bf00      	nop

0040db54 <__aeabi_dcmpge>:
  40db54:	f84d ed08 	str.w	lr, [sp, #-8]!
  40db58:	f7ff ffce 	bl	40daf8 <__aeabi_cdrcmple>
  40db5c:	bf94      	ite	ls
  40db5e:	2001      	movls	r0, #1
  40db60:	2000      	movhi	r0, #0
  40db62:	f85d fb08 	ldr.w	pc, [sp], #8
  40db66:	bf00      	nop

0040db68 <__aeabi_dcmpgt>:
  40db68:	f84d ed08 	str.w	lr, [sp, #-8]!
  40db6c:	f7ff ffc4 	bl	40daf8 <__aeabi_cdrcmple>
  40db70:	bf34      	ite	cc
  40db72:	2001      	movcc	r0, #1
  40db74:	2000      	movcs	r0, #0
  40db76:	f85d fb08 	ldr.w	pc, [sp], #8
  40db7a:	bf00      	nop

0040db7c <__aeabi_dcmpun>:
  40db7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40db80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40db84:	d102      	bne.n	40db8c <__aeabi_dcmpun+0x10>
  40db86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40db8a:	d10a      	bne.n	40dba2 <__aeabi_dcmpun+0x26>
  40db8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40db90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40db94:	d102      	bne.n	40db9c <__aeabi_dcmpun+0x20>
  40db96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40db9a:	d102      	bne.n	40dba2 <__aeabi_dcmpun+0x26>
  40db9c:	f04f 0000 	mov.w	r0, #0
  40dba0:	4770      	bx	lr
  40dba2:	f04f 0001 	mov.w	r0, #1
  40dba6:	4770      	bx	lr

0040dba8 <__aeabi_d2iz>:
  40dba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40dbac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40dbb0:	d215      	bcs.n	40dbde <__aeabi_d2iz+0x36>
  40dbb2:	d511      	bpl.n	40dbd8 <__aeabi_d2iz+0x30>
  40dbb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40dbb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40dbbc:	d912      	bls.n	40dbe4 <__aeabi_d2iz+0x3c>
  40dbbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40dbc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40dbc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40dbca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40dbce:	fa23 f002 	lsr.w	r0, r3, r2
  40dbd2:	bf18      	it	ne
  40dbd4:	4240      	negne	r0, r0
  40dbd6:	4770      	bx	lr
  40dbd8:	f04f 0000 	mov.w	r0, #0
  40dbdc:	4770      	bx	lr
  40dbde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40dbe2:	d105      	bne.n	40dbf0 <__aeabi_d2iz+0x48>
  40dbe4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40dbe8:	bf08      	it	eq
  40dbea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40dbee:	4770      	bx	lr
  40dbf0:	f04f 0000 	mov.w	r0, #0
  40dbf4:	4770      	bx	lr
  40dbf6:	bf00      	nop

0040dbf8 <crcpoly.9958>:
  40dbf8:	001b 0080 4449 454c 0000 0000 2509 0963     ....IDLE.....%c.
  40dc08:	7525 2509 0975 7525 0a0d 0000 6d54 2072     %u.%u.%u....Tmr 
  40dc18:	7653 0063 6d54 5172 0000 0000 7562 5f74     Svc.TmrQ....but_
  40dc28:	6163 6c6c 6162 6b63 0a20 0000 6573 616d     callback ...sema
  40dc38:	6166 6f72 7420 2078 000a 0000 2d2d 202d     faro tx ....--- 
  40dc48:	6174 6b73 2320 2023 7525 0000 6166 686c     task ## %u..falh
  40dc58:	2061 6d65 6320 6972 7261 6f20 7320 6d65     a em criar o sem
  40dc68:	6661 726f 206f 000a 7473 6361 206b 766f     aforo ..stack ov
  40dc78:	7265 6c66 776f 2520 2078 7325 0a0d 0000     erflow %x %s....
  40dc88:	000d 0a05 004b 0000 1932 0000 008b 0e00     ....K...2.......
  40dc98:	0008 3280 0205 030a 2003 0f02 0a0f 0000     ...2..... ......
  40dca8:	0000 1818 2020 0000 0000 0a00 0000 0202     ....  ..........
  40dcb8:	0000 1818 0000 0003 0000 0000 0002 1801     ................
  40dcc8:	1e1e 1e1e 1e1e 1e1e 1e1e 1e1e 1e1e 0000     ................
	...
  40dce8:	724e 203a 3125 2c64 5820 253a 6434 202c     Nr: %1d, X:%4d, 
  40dcf8:	3a59 3425 2c64 5320 6174 7574 3a73 7830     Y:%4d, Status:0x
  40dd08:	3225 2078 6f63 766e 5820 253a 6433 5920     %2x conv X:%3d Y
  40dd18:	253a 6433 0d0a 0000 0d0a 616d 5458 756f     :%3d......maXTou
  40dd28:	6863 6420 7461 2061 5355 5241 2054 7274     ch data USART tr
  40dd38:	6e61 6d73 7469 6574 0a72 000d 786d 0074     ansmitter...mxt.
  40dd48:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  40dd58:	7420 7365 2074 656c 2064 6174 6b73 0a0d      test led task..
  40dd68:	0000 0000 6f4d 696e 6f74 0072 6146 6c69     ....Monitor.Fail
  40dd78:	6465 7420 206f 7263 6165 6574 4d20 6e6f     ed to create Mon
  40dd88:	7469 726f 7420 7361 0d6b 000a 654c 0064     itor task...Led.
  40dd98:	c200 0001 00c0 0000 0800 0000 0000 0000     ................

0040dda8 <_global_impure_ptr>:
  40dda8:	0020 2040 4e49 0046 6e69 0066 414e 004e      .@ INF.inf.NAN.
  40ddb8:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40ddc8:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40ddd8:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40dde8:	296c 0000 0030 0000                         l)..0...

0040ddf0 <blanks.7223>:
  40ddf0:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040de00 <zeroes.7224>:
  40de00:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040de10 <blanks.7217>:
  40de10:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040de20 <zeroes.7218>:
  40de20:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40de30:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40de40:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

0040de50 <__mprec_bigtens>:
  40de50:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  40de60:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  40de70:	bf3c 7f73 4fdd 7515                         <.s..O.u

0040de78 <__mprec_tens>:
  40de78:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  40de88:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  40de98:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  40dea8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  40deb8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  40dec8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  40ded8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  40dee8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  40def8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  40df08:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  40df18:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  40df28:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  40df38:	9db4 79d9 7843 44ea                         ...yCx.D

0040df40 <p05.6055>:
  40df40:	0005 0000 0019 0000 007d 0000               ........}...

0040df4c <_ctype_>:
  40df4c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40df5c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40df6c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40df7c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40df8c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40df9c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40dfac:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40dfbc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40dfcc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0040e050 <_init>:
  40e050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40e052:	bf00      	nop
  40e054:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40e056:	bc08      	pop	{r3}
  40e058:	469e      	mov	lr, r3
  40e05a:	4770      	bx	lr

0040e05c <__init_array_start>:
  40e05c:	0040a855 	.word	0x0040a855

0040e060 <__frame_dummy_init_array_entry>:
  40e060:	0040018d                                ..@.

0040e064 <_fini>:
  40e064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40e066:	bf00      	nop
  40e068:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40e06a:	bc08      	pop	{r3}
  40e06c:	469e      	mov	lr, r3
  40e06e:	4770      	bx	lr

0040e070 <__fini_array_start>:
  40e070:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <last_state.12012>:
20400014:	00ff 0000                                   ....

20400018 <_impure_ptr>:
20400018:	0020 2040 0000 0000                          .@ ....

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__malloc_av_>:
	...
20400450:	0448 2040 0448 2040 0450 2040 0450 2040     H.@ H.@ P.@ P.@ 
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....

20400854 <__malloc_trim_threshold>:
20400854:	0000 0002                                   ....

20400858 <__atexit_recursive_mutex>:
20400858:	c97c 2040                                   |.@ 

2040085c <__global_locale>:
2040085c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040087c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040089c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040091c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040093c:	cfe1 0040 c279 0040 0000 0000 df4c 0040     ..@.y.@.....L.@.
2040094c:	de4c 0040 ddcc 0040 ddcc 0040 ddcc 0040     L.@...@...@...@.
2040095c:	ddcc 0040 ddcc 0040 ddcc 0040 ddcc 0040     ..@...@...@...@.
2040096c:	ddcc 0040 ddcc 0040 ffff ffff ffff ffff     ..@...@.........
2040097c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009a4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
