<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="This module implement an interpreter for the RISCV32 IM instruction set architecture."><title>o1vm::interpreters::riscv32im::interpreter - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-069232aa.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="o1vm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.91.0-nightly (425a9c0a0 2025-08-17)" data-channel="nightly" data-search-js="search-b069538f.js" data-settings-js="settings-5514c975.js" ><script src="../../../../static.files/storage-68b7e25d.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../o1vm/index.html">o1vm</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module interpreter</a></h2><h3><a href="#">Sections</a></h3><ul class="block top-toc"><li><a href="#credits" title="Credits">Credits</a></li></ul><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#traits" title="Traits">Traits</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In o1vm::<wbr>interpreters::<wbr>riscv32im</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../../index.html">o1vm</a>::<wbr><a href="../../index.html">interpreters</a>::<wbr><a href="../index.html">riscv32im</a></div><h1>Module <span>interpreter</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../../src/o1vm/interpreters/riscv32im/interpreter.rs.html#1-2768">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>This module implement an interpreter for the RISCV32 IM instruction set
architecture.</p>
<p>The implementation mostly follows (and copy) code from the MIPS interpreter
available <a href="../mips/interpreter.rs">here</a>.</p>
<h3 id="credits"><a class="doc-anchor" href="#credits">§</a>Credits</h3>
<p>We would like to thank the authors of the following documentations:</p>
<ul>
<li><a href="https://msyksphinz-self.github.io/riscv-isadoc/html/rvm.html">https://msyksphinz-self.github.io/riscv-isadoc/html/rvm.html</a> (<a href="https://creativecommons.org/licenses/by/4.0/">CC BY
4.0</a>) from
<a href="https://github.com/msyksphinz-self/riscv-isadoc">msyksphinz-self</a></li>
<li><a href="https://www.cs.cornell.edu/courses/cs3410/2024fa/assignments/cpusim/riscv-instructions.pdf">https://www.cs.cornell.edu/courses/cs3410/2024fa/assignments/cpusim/riscv-instructions.pdf</a>
from the course <a href="https://www.cs.cornell.edu/courses/cs3410/2024fa/home.html">CS 3410: Computer System Organization and
Programming</a> at
Cornell University.</li>
</ul>
<p>The format and description of each instruction is taken from these sources,
and copied in this file for offline reference.
If you are the author of the above documentations and would like to add or
modify the credits, please open a pull request.</p>
<p>For each instruction, we provide the format, description, and the
semantic in pseudo-code of the instruction.
When <code>signed</code> is mentioned in the pseudo-code, it means that the
operation is performed as a signed operation (i.e. signed(v) where <code>v</code> is a
32 bits value means that <code>v</code> must be interpreted as a i32 value in Rust, the
most significant bit being the sign - 1 for negative, 0 for positive).
By default, unsigned operations are performed.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.IInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::IInstructionIter">IInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.IInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::IInstruction">IInstruction</a></dd><dt><a class="struct" href="struct.InstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::InstructionIter">Instruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.Instruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::Instruction">Instruction</a></dd><dt><a class="struct" href="struct.MInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::MInstructionIter">MInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.MInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::MInstruction">MInstruction</a></dd><dt><a class="struct" href="struct.RInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::RInstructionIter">RInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.RInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::RInstruction">RInstruction</a></dd><dt><a class="struct" href="struct.SBInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::SBInstructionIter">SBInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.SBInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SBInstruction">SBInstruction</a></dd><dt><a class="struct" href="struct.SInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::SInstructionIter">SInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.SInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SInstruction">SInstruction</a></dd><dt><a class="struct" href="struct.SyscallInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::SyscallInstructionIter">Syscall<wbr>Instruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.SyscallInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SyscallInstruction">SyscallInstruction</a></dd><dt><a class="struct" href="struct.UInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::UInstructionIter">UInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.UInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::UInstruction">UInstruction</a></dd><dt><a class="struct" href="struct.UJInstructionIter.html" title="struct o1vm::interpreters::riscv32im::interpreter::UJInstructionIter">UJInstruction<wbr>Iter</a></dt><dd>An iterator over the variants of <a href="enum.UJInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::UJInstruction">UJInstruction</a></dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.IInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::IInstruction">IInstruction</a></dt><dt><a class="enum" href="enum.Instruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::Instruction">Instruction</a></dt><dt><a class="enum" href="enum.MInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::MInstruction">MInstruction</a></dt><dd>M extension instructions
Following <a href="https://msyksphinz-self.github.io/riscv-isadoc/html/rvm.html">https://msyksphinz-self.github.io/riscv-isadoc/html/rvm.html</a></dd><dt><a class="enum" href="enum.RInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::RInstruction">RInstruction</a></dt><dt><a class="enum" href="enum.SBInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SBInstruction">SBInstruction</a></dt><dt><a class="enum" href="enum.SInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SInstruction">SInstruction</a></dt><dt><a class="enum" href="enum.SyscallInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::SyscallInstruction">Syscall<wbr>Instruction</a></dt><dt><a class="enum" href="enum.UInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::UInstruction">UInstruction</a></dt><dt><a class="enum" href="enum.UJInstruction.html" title="enum o1vm::interpreters::riscv32im::interpreter::UJInstruction">UJInstruction</a></dt></dl><h2 id="traits" class="section-header">Traits<a href="#traits" class="anchor">§</a></h2><dl class="item-table"><dt><a class="trait" href="trait.InterpreterEnv.html" title="trait o1vm::interpreters::riscv32im::interpreter::InterpreterEnv">Interpreter<wbr>Env</a></dt></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.interpret_instruction.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_instruction">interpret_<wbr>instruction</a></dt><dt><a class="fn" href="fn.interpret_itype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_itype">interpret_<wbr>itype</a></dt><dd>Interpret an I-type instruction.
The encoding of an I-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_mtype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_mtype">interpret_<wbr>mtype</a></dt><dd>Interpret an M-type instruction.
The encoding of an M-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_rtype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_rtype">interpret_<wbr>rtype</a></dt><dd>Interpret an R-type instruction.
The encoding of an R-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_sbtype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_sbtype">interpret_<wbr>sbtype</a></dt><dd>Interpret an SB-type instruction.
The encoding of an SB-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_stype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_stype">interpret_<wbr>stype</a></dt><dd>Interpret an S-type instruction.
The encoding of an S-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_syscall.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_syscall">interpret_<wbr>syscall</a></dt><dt><a class="fn" href="fn.interpret_ujtype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_ujtype">interpret_<wbr>ujtype</a></dt><dd>Interpret an UJ-type instruction.
The encoding of an UJ-type instruction is as follows:</dd><dt><a class="fn" href="fn.interpret_utype.html" title="fn o1vm::interpreters::riscv32im::interpreter::interpret_utype">interpret_<wbr>utype</a></dt><dd>Interpret an U-type instruction.
The encoding of an U-type instruction is as follows:</dd></dl></section></div></main></body></html>