
*** Running vivado
    with args -log vga_ctrl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_ctrl.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_ctrl.tcl -notrace
Command: link_design -top vga_ctrl -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/constrs_1/imports/03Pines/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'gen_clk_wrapper' instantiated as 'clock_unit' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:76]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'video_mem_wrapper' instantiated as 'memoria_video' [C:/Users/barbe_000/Desktop/U/sistemas digitales/tp2/2/mem_vid/mem_vid.srcs/sources_1/imports/02VGAVideoMem/vga_ctrl.vhd:132]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 3 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 573.809 ; gain = 325.621
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'clock_unit' of type 'gen_clk_wrapper' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'memoria_video' of type 'video_mem_wrapper' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 2 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.984 . Memory (MB): peak = 585.516 ; gain = 11.707
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 3 Warnings, 5 Critical Warnings and 3 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 17:42:37 2018...
