{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 16:19:48 2014 " "Info: Processing started: Thu Aug 28 16:19:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYF360 -c TFTKEYF360" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ALE " "Info: Assuming node \"ALE\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 464 296 464 480 "ALE" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEYCLK " "Info: Assuming node \"KEYCLK\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEYCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "WR " "Info: Assuming node \"WR\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 1192 336 504 1208 "WR" "" } { 1328 784 832 1344 "WR" "" } { 1104 928 974 1120 "WR" "" } { 1408 376 424 1424 "WR" "" } { 1184 504 624 1200 "WR" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A14 " "Info: Assuming node \"A14\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 384 296 464 400 "A14" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A15 " "Info: Assuming node \"A15\" is an undefined clock" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 400 296 464 416 "A15" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[0\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[0\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[1\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[1\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[2\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[2\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CNT16A:inst7\|Equal0 " "Info: Detected gated clock \"CNT16A:inst7\|Equal0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[3\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[3\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FREDIV:inst11\|q\[13\] " "Info: Detected ripple clock \"FREDIV:inst11\|q\[13\]\" as buffer" {  } { { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FREDIV:inst11\|q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst23 " "Info: Detected gated clock \"inst23\" as buffer" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 1408 424 488 1456 "inst23" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139:inst\|37~1 " "Info: Detected gated clock \"74139:inst\|37~1\" as buffer" {  } { { "74139.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74139.bdf" { { 328 600 664 368 "37" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74139:inst\|37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[2\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[2\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[3\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[3\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 1168 624 688 1216 "inst3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ALE " "Info: No valid register-to-register data paths exist for clock \"ALE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEYCLK register CNT16A:inst7\|q\[1\] register CNT16A:inst7\|q\[3\] 171.35 MHz 5.836 ns Internal " "Info: Clock \"KEYCLK\" has Internal fmax of 171.35 MHz between source register \"CNT16A:inst7\|q\[1\]\" and destination register \"CNT16A:inst7\|q\[3\]\" (period= 5.836 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.127 ns + Longest register register " "Info: + Longest register to register delay is 5.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT16A:inst7\|q\[1\] 1 REG LC_X4_Y3_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N0; Fanout = 4; REG Node = 'CNT16A:inst7\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT16A:inst7|q[1] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.740 ns) 2.691 ns CNT16A:inst7\|Equal0~1 2 COMB LC_X5_Y1_N7 1 " "Info: 2: + IC(1.951 ns) + CELL(0.740 ns) = 2.691 ns; Loc. = LC_X5_Y1_N7; Fanout = 1; COMB Node = 'CNT16A:inst7\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CNT16A:inst7|q[1] CNT16A:inst7|Equal0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.591 ns) 5.127 ns CNT16A:inst7\|q\[3\] 3 REG LC_X4_Y3_N3 2 " "Info: 3: + IC(1.845 ns) + CELL(0.591 ns) = 5.127 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 25.96 % ) " "Info: Total cell delay = 1.331 ns ( 25.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 74.04 % ) " "Info: Total interconnect delay = 3.796 ns ( 74.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { CNT16A:inst7|q[1] CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { CNT16A:inst7|q[1] {} CNT16A:inst7|Equal0~1 {} CNT16A:inst7|q[3] {} } { 0.000ns 1.951ns 1.845ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 8.766 ns + Shortest register " "Info: + Shortest clock path from clock \"KEYCLK\" to destination register is 8.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.918 ns) 8.766 ns CNT16A:inst7\|q\[3\] 3 REG LC_X4_Y3_N3 2 " "Info: 3: + IC(4.014 ns) + CELL(0.918 ns) = 8.766 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.50 % ) " "Info: Total cell delay = 3.375 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 61.50 % ) " "Info: Total interconnect delay = 5.391 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 8.766 ns - Longest register " "Info: - Longest clock path from clock \"KEYCLK\" to source register is 8.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.918 ns) 8.766 ns CNT16A:inst7\|q\[1\] 3 REG LC_X4_Y3_N0 4 " "Info: 3: + IC(4.014 ns) + CELL(0.918 ns) = 8.766 ns; Loc. = LC_X4_Y3_N0; Fanout = 4; REG Node = 'CNT16A:inst7\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[1] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.50 % ) " "Info: Total cell delay = 3.375 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 61.50 % ) " "Info: Total interconnect delay = 5.391 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.127 ns" { CNT16A:inst7|q[1] CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.127 ns" { CNT16A:inst7|q[1] {} CNT16A:inst7|Equal0~1 {} CNT16A:inst7|q[3] {} } { 0.000ns 1.951ns 1.845ns } { 0.000ns 0.740ns 0.591ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "WR " "Info: No valid register-to-register data paths exist for clock \"WR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A14 " "Info: No valid register-to-register data paths exist for clock \"A14\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A15 " "Info: No valid register-to-register data paths exist for clock \"A15\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEYCLK 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"KEYCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CNT4A:inst13\|q\[1\] REG4:inst16\|q_temp\[1\] KEYCLK 3.991 ns " "Info: Found hold time violation between source  pin or register \"CNT4A:inst13\|q\[1\]\" and destination pin or register \"REG4:inst16\|q_temp\[1\]\" for clock \"KEYCLK\" (Hold time is 3.991 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.310 ns + Largest " "Info: + Largest clock skew is 6.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 15.076 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to destination register is 15.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(1.294 ns) 9.142 ns CNT16A:inst7\|q\[3\] 3 REG LC_X4_Y3_N3 2 " "Info: 3: + IC(4.014 ns) + CELL(1.294 ns) = 9.142 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.914 ns) 10.935 ns CNT16A:inst7\|Equal0 4 COMB LC_X4_Y3_N5 9 " "Info: 4: + IC(0.879 ns) + CELL(0.914 ns) = 10.935 ns; Loc. = LC_X4_Y3_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.223 ns) + CELL(0.918 ns) 15.076 ns REG4:inst16\|q_temp\[1\] 5 REG LC_X5_Y3_N5 1 " "Info: 5: + IC(3.223 ns) + CELL(0.918 ns) = 15.076 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 37.03 % ) " "Info: Total cell delay = 5.583 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.493 ns ( 62.97 % ) " "Info: Total interconnect delay = 9.493 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 8.766 ns - Shortest register " "Info: - Shortest clock path from clock \"KEYCLK\" to source register is 8.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.918 ns) 8.766 ns CNT4A:inst13\|q\[1\] 3 REG LC_X4_Y3_N4 6 " "Info: 3: + IC(4.014 ns) + CELL(0.918 ns) = 8.766 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.50 % ) " "Info: Total cell delay = 3.375 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 61.50 % ) " "Info: Total interconnect delay = 5.391 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.164 ns - Shortest register register " "Info: - Shortest register to register delay is 2.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4A:inst13\|q\[1\] 1 REG LC_X4_Y3_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.280 ns) 2.164 ns REG4:inst16\|q_temp\[1\] 2 REG LC_X5_Y3_N5 1 " "Info: 2: + IC(1.884 ns) + CELL(0.280 ns) = 2.164 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 12.94 % ) " "Info: Total cell delay = 0.280 ns ( 12.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.884 ns ( 87.06 % ) " "Info: Total interconnect delay = 1.884 ns ( 87.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { CNT4A:inst13|q[1] {} REG4:inst16|q_temp[1] {} } { 0.000ns 1.884ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.164 ns" { CNT4A:inst13|q[1] {} REG4:inst16|q_temp[1] {} } { 0.000ns 1.884ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CNT4A:inst13\|q\[1\] X3 KEYCLK 0.393 ns register " "Info: tsu for register \"CNT4A:inst13\|q\[1\]\" (data pin = \"X3\", clock pin = \"KEYCLK\") is 0.393 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.826 ns + Longest pin register " "Info: + Longest pin to register delay is 8.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X3 1 PIN PIN_1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 3; PIN Node = 'X3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X3 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 752 296 464 768 "X3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.915 ns) + CELL(0.740 ns) 6.787 ns ENCODE:inst2\|ka~2 2 COMB LC_X4_Y3_N6 6 " "Info: 2: + IC(4.915 ns) + CELL(0.740 ns) = 6.787 ns; Loc. = LC_X4_Y3_N6; Fanout = 6; COMB Node = 'ENCODE:inst2\|ka~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.655 ns" { X3 ENCODE:inst2|ka~2 } "NODE_NAME" } } { "ENCODE.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/ENCODE.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(1.183 ns) 8.826 ns CNT4A:inst13\|q\[1\] 3 REG LC_X4_Y3_N4 6 " "Info: 3: + IC(0.856 ns) + CELL(1.183 ns) = 8.826 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 34.61 % ) " "Info: Total cell delay = 3.055 ns ( 34.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.771 ns ( 65.39 % ) " "Info: Total interconnect delay = 5.771 ns ( 65.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { X3 ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { X3 {} X3~combout {} ENCODE:inst2|ka~2 {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.915ns 0.856ns } { 0.000ns 1.132ns 0.740ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 8.766 ns - Shortest register " "Info: - Shortest clock path from clock \"KEYCLK\" to destination register is 8.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.918 ns) 8.766 ns CNT4A:inst13\|q\[1\] 3 REG LC_X4_Y3_N4 6 " "Info: 3: + IC(4.014 ns) + CELL(0.918 ns) = 8.766 ns; Loc. = LC_X4_Y3_N4; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.50 % ) " "Info: Total cell delay = 3.375 ns ( 38.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 61.50 % ) " "Info: Total interconnect delay = 5.391 ns ( 61.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.826 ns" { X3 ENCODE:inst2|ka~2 CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.826 ns" { X3 {} X3~combout {} ENCODE:inst2|ka~2 {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.915ns 0.856ns } { 0.000ns 1.132ns 0.740ns 1.183ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { KEYCLK FREDIV:inst11|q[13] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 1.377ns 4.014ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEYCLK MCUD\[0\] REG4:inst16\|q_temp\[0\] 19.727 ns register " "Info: tco from clock \"KEYCLK\" to destination pin \"MCUD\[0\]\" through register \"REG4:inst16\|q_temp\[0\]\" is 19.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK source 15.076 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to source register is 15.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(1.294 ns) 9.142 ns CNT16A:inst7\|q\[3\] 3 REG LC_X4_Y3_N3 2 " "Info: 3: + IC(4.014 ns) + CELL(1.294 ns) = 9.142 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.914 ns) 10.935 ns CNT16A:inst7\|Equal0 4 COMB LC_X4_Y3_N5 9 " "Info: 4: + IC(0.879 ns) + CELL(0.914 ns) = 10.935 ns; Loc. = LC_X4_Y3_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.223 ns) + CELL(0.918 ns) 15.076 ns REG4:inst16\|q_temp\[0\] 5 REG LC_X5_Y3_N2 1 " "Info: 5: + IC(3.223 ns) + CELL(0.918 ns) = 15.076 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 37.03 % ) " "Info: Total cell delay = 5.583 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.493 ns ( 62.97 % ) " "Info: Total interconnect delay = 9.493 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[0] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.275 ns + Longest register pin " "Info: + Longest register to pin delay is 4.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[0\] 1 REG LC_X5_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[0] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(2.322 ns) 4.275 ns MCUD\[0\] 2 PIN PIN_83 0 " "Info: 2: + IC(1.953 ns) + CELL(2.322 ns) = 4.275 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'MCUD\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { REG4:inst16|q_temp[0] MCUD[0] } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 480 288 464 496 "MCUD\[7..0\]" "" } { 1384 848 936 1400 "MCUD\[7..0\]" "" } { 1160 695 744 1176 "MCUD\[0\]" "" } { 1288 488 544 1304 "MCUD\[1\]" "" } { 1272 488 544 1288 "MCUD\[0\]" "" } { 1320 488 544 1336 "MCUD\[3\]" "" } { 1336 488 544 1352 "MCUD\[4\]" "" } { 1304 488 544 1320 "MCUD\[2\]" "" } { 1352 488 544 1368 "MCUD\[5\]" "" } { 1384 488 544 1400 "MCUD\[7\]" "" } { 1368 488 544 1384 "MCUD\[6\]" "" } { 896 928 1000 912 "MCUD\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 54.32 % ) " "Info: Total cell delay = 2.322 ns ( 54.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 45.68 % ) " "Info: Total interconnect delay = 1.953 ns ( 45.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { REG4:inst16|q_temp[0] MCUD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { REG4:inst16|q_temp[0] {} MCUD[0] {} } { 0.000ns 1.953ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[0] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.275 ns" { REG4:inst16|q_temp[0] MCUD[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.275 ns" { REG4:inst16|q_temp[0] {} MCUD[0] {} } { 0.000ns 1.953ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A14 TFTCS 9.889 ns Longest " "Info: Longest tpd from source pin \"A14\" to destination pin \"TFTCS\" is 9.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A14 1 CLK PIN_97 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_97; Fanout = 4; CLK Node = 'A14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A14 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 384 296 464 400 "A14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.055 ns) + CELL(0.914 ns) 5.101 ns 74139:inst\|37~0 2 COMB LC_X4_Y4_N6 2 " "Info: 2: + IC(3.055 ns) + CELL(0.914 ns) = 5.101 ns; Loc. = LC_X4_Y4_N6; Fanout = 2; COMB Node = '74139:inst\|37~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.969 ns" { A14 74139:inst|37~0 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74139.bdf" { { 328 600 664 368 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(2.322 ns) 9.889 ns TFTCS 3 PIN PIN_50 0 " "Info: 3: + IC(2.466 ns) + CELL(2.322 ns) = 9.889 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'TFTCS'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.788 ns" { 74139:inst|37~0 TFTCS } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 1080 974 1150 1096 "TFTCS" "" } { 1344 784 832 1360 "TFTCS" "" } { 1072 928 974 1088 "TFTCS" "" } { 424 904 960 440 "TFTCS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 44.17 % ) " "Info: Total cell delay = 4.368 ns ( 44.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.521 ns ( 55.83 % ) " "Info: Total interconnect delay = 5.521 ns ( 55.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.889 ns" { A14 74139:inst|37~0 TFTCS } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.889 ns" { A14 {} A14~combout {} 74139:inst|37~0 {} TFTCS {} } { 0.000ns 0.000ns 3.055ns 2.466ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG4:inst16\|q_temp\[3\] X2 KEYCLK 8.479 ns register " "Info: th for register \"REG4:inst16\|q_temp\[3\]\" (data pin = \"X2\", clock pin = \"KEYCLK\") is 8.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEYCLK destination 15.076 ns + Longest register " "Info: + Longest clock path from clock \"KEYCLK\" to destination register is 15.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns KEYCLK 1 CLK PIN_62 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 14; CLK Node = 'KEYCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEYCLK } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 592 296 464 608 "KEYCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns FREDIV:inst11\|q\[13\] 2 REG LC_X3_Y4_N6 7 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X3_Y4_N6; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { KEYCLK FREDIV:inst11|q[13] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(1.294 ns) 9.142 ns CNT16A:inst7\|q\[3\] 3 REG LC_X4_Y3_N3 2 " "Info: 3: + IC(4.014 ns) + CELL(1.294 ns) = 9.142 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { FREDIV:inst11|q[13] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.914 ns) 10.935 ns CNT16A:inst7\|Equal0 4 COMB LC_X4_Y3_N5 9 " "Info: 4: + IC(0.879 ns) + CELL(0.914 ns) = 10.935 ns; Loc. = LC_X4_Y3_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.223 ns) + CELL(0.918 ns) 15.076 ns REG4:inst16\|q_temp\[3\] 5 REG LC_X6_Y3_N4 1 " "Info: 5: + IC(3.223 ns) + CELL(0.918 ns) = 15.076 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.141 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.583 ns ( 37.03 % ) " "Info: Total cell delay = 5.583 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.493 ns ( 62.97 % ) " "Info: Total interconnect delay = 9.493 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.818 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X2 1 PIN PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 3; PIN Node = 'X2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } } { "TFTKEYF360.bdf" "" { Schematic "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/TFTKEYF360.bdf" { { 736 296 464 752 "X2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.625 ns) + CELL(1.061 ns) 6.818 ns REG4:inst16\|q_temp\[3\] 2 REG LC_X6_Y3_N4 1 " "Info: 2: + IC(4.625 ns) + CELL(1.061 ns) = 6.818 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/实验设备/最小系统设计/F360TFT最小系统贾立新/TFTKEYF360(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 32.16 % ) " "Info: Total cell delay = 2.193 ns ( 32.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 67.84 % ) " "Info: Total interconnect delay = 4.625 ns ( 67.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { X2 {} X2~combout {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.076 ns" { KEYCLK FREDIV:inst11|q[13] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.076 ns" { KEYCLK {} KEYCLK~combout {} FREDIV:inst11|q[13] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 1.377ns 4.014ns 0.879ns 3.223ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { X2 {} X2~combout {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.625ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 16:19:49 2014 " "Info: Processing ended: Thu Aug 28 16:19:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
