============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 28 2025  10:10:56 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin writeback_value_o[14]
          Group: clk_i
     Startpoint: (R) opcode_rb_operand_i[13]
          Clock: (R) clk_i
       Endpoint: (R) writeback_value_o[14]
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    5560            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    5660          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=    5310                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-    4910                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              300             biriscv_multiplier.s_line_30_132_1 
  output_delay             300             biriscv_multiplier.s_line_35_162_1 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  opcode_rb_operand_i[13]           -       -      R     (arrival)     25 48.9   264     0     400    (-,-) 
  mul_125_62_g15725/Y               -       A->Y   F     CLKINVX12     16 31.9   131   168     568    (-,-) 
  mul_125_62_g15631/Y               -       B->Y   R     NOR2X4         1  6.1   103   116     684    (-,-) 
  mul_125_62_g15147/Y               -       B->Y   F     NOR2X8        16 30.9   136   118     802    (-,-) 
  mul_125_62_g14689/Y               -       A->Y   F     CLKAND2X6      5 15.1    86   174     976    (-,-) 
  mul_125_62_g14636/Y               -       A->Y   R     CLKINVX16     29 56.3    98    92    1068    (-,-) 
  mul_125_62_g14480/Y               -       A1->Y  F     OAI22X1        1  3.7   279   232    1300    (-,-) 
  mul_125_62_cdnfadd_024_1__6417/S  -       CI->S  R     ADDFHX1        1  3.7   100   403    1703    (-,-) 
  mul_125_62_cdnfadd_024_6__4319/CO -       CI->CO R     ADDFHX1        1  4.1   106   238    1941    (-,-) 
  mul_125_62_cdnfadd_025_7__1881/S  -       B->S   F     ADDFHX1        1  3.7   115   344    2285    (-,-) 
  mul_125_62_cdnfadd_025_9__7482/S  -       CI->S  R     ADDFHX1        1  3.7   100   328    2613    (-,-) 
  mul_125_62_cdnfadd_025_10__4733/S -       CI->S  F     ADDFHX1        2  5.8   167   342    2955    (-,-) 
  mul_125_62_g13803__6783/Y         -       B->Y   F     OR2X6          3  6.6    60   197    3152    (-,-) 
  mul_125_62_g13764__5477/Y         -       A1N->Y F     OAI2BB1X4      2  6.1   130   158    3310    (-,-) 
  mul_125_62_g13752__5115/Y         -       A1->Y  R     AOI21X4        1  3.3    86   115    3425    (-,-) 
  mul_125_62_g13711__7098/Y         -       A1->Y  R     OA21X4         2  6.8    74   217    3642    (-,-) 
  mul_125_62_g13621__1666/Y         -       A1->Y  F     OAI21X4        1  4.4   119   112    3754    (-,-) 
  mul_125_62_g13600__4319/Y         -       A1->Y  R     AOI21X4        1  5.3    94   122    3876    (-,-) 
  mul_125_62_g13593__1666/Y         -       B->Y   F     NAND2X6        2  7.0   110   110    3985    (-,-) 
  mul_125_62_g13588__9315/Y         -       B->Y   R     NAND2X6        1  6.1    64    72    4057    (-,-) 
  mul_125_62_g13586__4733/Y         -       B->Y   F     NAND2X8        5 14.0   141   115    4172    (-,-) 
  mul_125_62_g13579__8246/Y         -       B->Y   R     NAND2X6        2  8.0    63    89    4261    (-,-) 
  mul_125_62_g13573__3680/Y         -       B->Y   F     NOR2X6         1  5.8    59    57    4318    (-,-) 
  mul_125_62_g13571__5526/Y         -       B->Y   R     NOR2X8         5 11.0    89    79    4397    (-,-) 
  mul_125_62_g15732/Y               -       A1->Y  R     OA21X4         3  9.4    87   226    4622    (-,-) 
  mul_125_62_g13547__1705/Y         -       A1->Y  F     OAI21X4        1  3.3   105   110    4732    (-,-) 
  mul_125_62_g13532__7410/Y         -       B->Y   R     CLKXOR2X1      1  3.2    84   194    4926    (-,-) 
  g1197__8246/Y                     -       A->Y   R     CLKMX2X4       1 47.9   286   383    5309    (-,-) 
  writeback_value_o[14]             <<<     -      R     (port)         -    -     -     0    5310    (-,-) 
#-----------------------------------------------------------------------------------------------------------

