#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun 21 11:30:00 2023
# Process ID: 14936
# Current directory: F:/SOC_LAB_4/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12348 F:\SOC_LAB_4\vivado\lab4.xpr
# Log file: F:/SOC_LAB_4/vivado/vivado.log
# Journal file: F:/SOC_LAB_4/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 11:31:17 2023...
ning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2018.2/data/ip'opopen_project: Time (s): cpu = 00:00:44 ; elapsed = 00:01:57 . Memory (MB): peak = 819.645 ; gain = 200.32upupdate_compile_order -fileset sources_laopen_bd_design {F:/SOC_LAB_4/vivado/lab4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:mailbox:2.1 - mailbox_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <F:/SOC_LAB_4/vivado/lab4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 940.957 ; gain = 108.012
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 21 13:59:34 2023...
