//*****************************************************************************
//
//  am_mcu_apollo330p_info1.h
//
//*****************************************************************************

//*****************************************************************************
//
// Copyright (c) 2025, Ambiq Micro, Inc.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// 2. Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in the
// documentation and/or other materials provided with the distribution.
//
// 3. Neither the name of the copyright holder nor the names of its
// contributors may be used to endorse or promote products derived from this
// software without specific prior written permission.
//
// Third party software included in this distribution is subject to the
// additional license terms as defined in the /docs/licenses directory.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
// This is part of revision release_sdk5_2_a_1_1-c2486c8ef of the AmbiqSuite Development Package.
//
//*****************************************************************************

#ifndef AM_REG_INFO1_H
#define AM_REG_INFO1_H

#define AM_REG_INFO1_BASEADDR 0x42002000

#define AM_REG_INFO1_SBL_VERSION_0_O 0x00001200
#define AM_REG_INFO1_SBL_VERSION_0_ADDR 0x42003200
#define AM_REG_INFO1_SBL_VERSION_1_O 0x00001204
#define AM_REG_INFO1_SBL_VERSION_1_ADDR 0x42003204
#define AM_REG_INFO1_MAINPTR_O 0x00001210
#define AM_REG_INFO1_MAINPTR_ADDR 0x42003210
#define AM_REG_INFO1_PATCH_TRACKER0_O 0x00001240
#define AM_REG_INFO1_PATCH_TRACKER0_ADDR 0x42003240
#define AM_REG_INFO1_PATCH_TRACKER1_O 0x00001244
#define AM_REG_INFO1_PATCH_TRACKER1_ADDR 0x42003244
#define AM_REG_INFO1_PATCH_TRACKER2_O 0x00001248
#define AM_REG_INFO1_PATCH_TRACKER2_ADDR 0x42003248
#define AM_REG_INFO1_PATCH_TRACKER3_O 0x0000124c
#define AM_REG_INFO1_PATCH_TRACKER3_ADDR 0x4200324c
#define AM_REG_INFO1_SBR_SDCERT_ADDR_O 0x00001250
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ADDR 0x42003250
#define AM_REG_INFO1_SBR_IPT_ADDR_O 0x00001258
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDR 0x42003258
#define AM_REG_INFO1_SBR_OPT_ADDR_O 0x0000125c
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDR 0x4200325c
#define AM_REG_INFO1_TRIM_SBR_OTP_O 0x00001260
#define AM_REG_INFO1_TRIM_SBR_OTP_ADDR 0x42003260
#define AM_REG_INFO1_TEMP_CAL_ATE_O 0x00001300
#define AM_REG_INFO1_TEMP_CAL_ATE_ADDR 0x42003300
#define AM_REG_INFO1_TEMP_CAL_MEASURED_O 0x00001304
#define AM_REG_INFO1_TEMP_CAL_MEASURED_ADDR 0x42003304
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_O 0x00001308
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_ADDR 0x42003308
#define AM_REG_INFO1_CHIPSUBREV_O 0x0000130c
#define AM_REG_INFO1_CHIPSUBREV_ADDR 0x4200330c
#define AM_REG_INFO1_TRIM_REV_O 0x00001310
#define AM_REG_INFO1_TRIM_REV_ADDR 0x42003310
#define AM_REG_INFO1_FT1_GDR1_O 0x00001314
#define AM_REG_INFO1_FT1_GDR1_ADDR 0x42003314
#define AM_REG_INFO1_FT2_GDR1_O 0x00001318
#define AM_REG_INFO1_FT2_GDR1_ADDR 0x42003318
#define AM_REG_INFO1_LVT_TRIMCODE_O 0x0000131c
#define AM_REG_INFO1_LVT_TRIMCODE_ADDR 0x4200331c
#define AM_REG_INFO1_EHVT_TRIMCODE_O 0x00001320
#define AM_REG_INFO1_EHVT_TRIMCODE_ADDR 0x42003320
#define AM_REG_INFO1_ADC_GAIN_ERR_O 0x00001328
#define AM_REG_INFO1_ADC_GAIN_ERR_ADDR 0x42003328
#define AM_REG_INFO1_ADC_OFFSET_ERR_O 0x0000132c
#define AM_REG_INFO1_ADC_OFFSET_ERR_ADDR 0x4200332c
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_O 0x00001340
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_ADDR 0x42003340
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_O 0x00001344
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_ADDR 0x42003344
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_O 0x00001348
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_ADDR 0x42003348
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_O 0x0000134c
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_ADDR 0x4200334c
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_O 0x00001350
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_ADDR 0x42003350
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_O 0x00001354
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_ADDR 0x42003354
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_O 0x00001358
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_ADDR 0x42003358
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_O 0x0000135c
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_ADDR 0x4200335c
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_O 0x00001360
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_ADDR 0x42003360
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_O 0x00001364
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_ADDR 0x42003364
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_O 0x00001368
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_ADDR 0x42003368
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_O 0x0000136c
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_ADDR 0x4200336c
#define AM_REG_INFO1_RFTRIM_TRIM_VER_O 0x00001370
#define AM_REG_INFO1_RFTRIM_TRIM_VER_ADDR 0x42003370
#define AM_REG_INFO1_RFTRIM_XOCONFIG_O 0x00001374
#define AM_REG_INFO1_RFTRIM_XOCONFIG_ADDR 0x42003374
#define AM_REG_INFO1_RFTRIM_OSCTRIM_O 0x00001378
#define AM_REG_INFO1_RFTRIM_OSCTRIM_ADDR 0x42003378
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_O 0x0000137c
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_ADDR 0x4200337c
#define AM_REG_INFO1_EXTIMGTYPE0_O 0x00001400
#define AM_REG_INFO1_EXTIMGTYPE0_ADDR 0x42003400
#define AM_REG_INFO1_EXTIMGVERSION0_O 0x00001404
#define AM_REG_INFO1_EXTIMGVERSION0_ADDR 0x42003404
#define AM_REG_INFO1_EXTIMGSTARTADDR0_O 0x00001408
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDR 0x42003408
#define AM_REG_INFO1_EXTIMGENDADDR0_O 0x0000140c
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDR 0x4200340c
#define AM_REG_INFO1_EXTIMGTYPE1_O 0x00001410
#define AM_REG_INFO1_EXTIMGTYPE1_ADDR 0x42003410
#define AM_REG_INFO1_EXTIMGVERSION1_O 0x00001414
#define AM_REG_INFO1_EXTIMGVERSION1_ADDR 0x42003414
#define AM_REG_INFO1_EXTIMGSTARTADDR1_O 0x00001418
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDR 0x42003418
#define AM_REG_INFO1_EXTIMGENDADDR1_O 0x0000141c
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDR 0x4200341c
#define AM_REG_INFO1_EXTIMGTYPE2_O 0x00001420
#define AM_REG_INFO1_EXTIMGTYPE2_ADDR 0x42003420
#define AM_REG_INFO1_EXTIMGVERSION2_O 0x00001424
#define AM_REG_INFO1_EXTIMGVERSION2_ADDR 0x42003424
#define AM_REG_INFO1_EXTIMGSTARTADDR2_O 0x00001428
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDR 0x42003428
#define AM_REG_INFO1_EXTIMGENDADDR2_O 0x0000142c
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDR 0x4200342c
#define AM_REG_INFO1_EXTIMGTYPE3_O 0x00001430
#define AM_REG_INFO1_EXTIMGTYPE3_ADDR 0x42003430
#define AM_REG_INFO1_EXTIMGVERSION3_O 0x00001434
#define AM_REG_INFO1_EXTIMGVERSION3_ADDR 0x42003434
#define AM_REG_INFO1_EXTIMGSTARTADDR3_O 0x00001438
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDR 0x42003438
#define AM_REG_INFO1_EXTIMGENDADDR3_O 0x0000143c
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDR 0x4200343c
#define AM_REG_INFO1_POWERSTATE0_O 0x00001450
#define AM_REG_INFO1_POWERSTATE0_ADDR 0x42003450
#define AM_REG_INFO1_SCM_CNTRCTRL2_O 0x00001454
#define AM_REG_INFO1_SCM_CNTRCTRL2_ADDR 0x42003454
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_O 0x00001458
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_ADDR 0x42003458
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_O 0x0000145c
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_ADDR 0x4200345c
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_O 0x00001460
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_ADDR 0x42003460
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_O 0x00001464
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_ADDR 0x42003464
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_O 0x00001468
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_ADDR 0x42003468
#define AM_REG_INFO1_SCM_LPHYSTCNT_O 0x0000146c
#define AM_REG_INFO1_SCM_LPHYSTCNT_ADDR 0x4200346c
#define AM_REG_INFO1_SCM_ACTTHRESH1_O 0x00001470
#define AM_REG_INFO1_SCM_ACTTHRESH1_ADDR 0x42003470
#define AM_REG_INFO1_SCM_ACTTHRESH2_O 0x00001474
#define AM_REG_INFO1_SCM_ACTTHRESH2_ADDR 0x42003474
#define AM_REG_INFO1_SCM_ACTTHRESH3_O 0x00001478
#define AM_REG_INFO1_SCM_ACTTHRESH3_ADDR 0x42003478

// SBL_VERSION_0 - Contains the SBL Version number encoding.
#define AM_REG_INFO1_SBL_VERSION_0_VERSION_S 0
#define AM_REG_INFO1_SBL_VERSION_0_VERSION_M 0xFFFFFFFF
#define AM_REG_INFO1_SBL_VERSION_0_VERSION(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_SBL_VERSION_0_VERSION_Pos 0
#define AM_REG_INFO1_SBL_VERSION_0_VERSION_Msk 0xFFFFFFFF

// SBL_VERSION_1 - Contains the SBL date code encoding.
#define AM_REG_INFO1_SBL_VERSION_1_DATECODE_S 0
#define AM_REG_INFO1_SBL_VERSION_1_DATECODE_M 0xFFFFFFFF
#define AM_REG_INFO1_SBL_VERSION_1_DATECODE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_SBL_VERSION_1_DATECODE_Pos 0
#define AM_REG_INFO1_SBL_VERSION_1_DATECODE_Msk 0xFFFFFFFF

// MAINPTR - The location of the vector table of the main program. This value is read-only.
#define AM_REG_INFO1_MAINPTR_ADDRESS_S 0
#define AM_REG_INFO1_MAINPTR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_MAINPTR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_MAINPTR_ADDRESS_Pos 0
#define AM_REG_INFO1_MAINPTR_ADDRESS_Msk 0xFFFFFFFF

// PATCH_TRACKER0 - Apollo510 family SBL patch tracking [31:0]
#define AM_REG_INFO1_PATCH_TRACKER0_RSVD0_S 0
#define AM_REG_INFO1_PATCH_TRACKER0_RSVD0_M 0xFFFFFFFF
#define AM_REG_INFO1_PATCH_TRACKER0_RSVD0(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_PATCH_TRACKER0_RSVD0_Pos 0
#define AM_REG_INFO1_PATCH_TRACKER0_RSVD0_Msk 0xFFFFFFFF

// PATCH_TRACKER1 - Apollo510 family SBL patch tracking [63:32]
#define AM_REG_INFO1_PATCH_TRACKER1_RSVD1_S 0
#define AM_REG_INFO1_PATCH_TRACKER1_RSVD1_M 0xFFFFFFFF
#define AM_REG_INFO1_PATCH_TRACKER1_RSVD1(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_PATCH_TRACKER1_RSVD1_Pos 0
#define AM_REG_INFO1_PATCH_TRACKER1_RSVD1_Msk 0xFFFFFFFF

// PATCH_TRACKER2 - Apollo510 family SBL patch tracking [95:64]
#define AM_REG_INFO1_PATCH_TRACKER2_RSVD2_S 0
#define AM_REG_INFO1_PATCH_TRACKER2_RSVD2_M 0xFFFFFFFF
#define AM_REG_INFO1_PATCH_TRACKER2_RSVD2(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_PATCH_TRACKER2_RSVD2_Pos 0
#define AM_REG_INFO1_PATCH_TRACKER2_RSVD2_Msk 0xFFFFFFFF

// PATCH_TRACKER3 - Apollo510 family SBL patch tracking [127:96]
#define AM_REG_INFO1_PATCH_TRACKER3_RSVD3_S 0
#define AM_REG_INFO1_PATCH_TRACKER3_RSVD3_M 0xFFFFFFFF
#define AM_REG_INFO1_PATCH_TRACKER3_RSVD3(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_PATCH_TRACKER3_RSVD3_Pos 0
#define AM_REG_INFO1_PATCH_TRACKER3_RSVD3_Msk 0xFFFFFFFF

// SBR_SDCERT_ADDR - A pointer to the SD certificate.
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ICV_S 0
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ICV_M 0xFFFFFFFF
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ICV(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ICV_Pos 0
#define AM_REG_INFO1_SBR_SDCERT_ADDR_ICV_Msk 0xFFFFFFFF

// SBR_IPT_ADDR - A pointer to the SBR IPT.
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDRESS_S 0
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDRESS_Pos 0
#define AM_REG_INFO1_SBR_IPT_ADDR_ADDRESS_Msk 0xFFFFFFFF

// SBR_OPT_ADDR - A pointer to the SBR OPT.
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDRESS_S 0
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDRESS_Pos 0
#define AM_REG_INFO1_SBR_OPT_ADDR_ADDRESS_Msk 0xFFFFFFFF

// TRIM_SBR_OTP - This register configures the SBR for how it will handle OTP errors during the boot process.
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD20_S 20
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD20_M 0xFFF00000
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD20(n) (((uint32_t)(n) << 20) & 0xFFF00000)
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD20_Pos 20
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD20_Msk 0xFFF00000
#define AM_REG_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_S 12
#define AM_REG_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_M 0x000FF000
#define AM_REG_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY(n) (((uint32_t)(n) << 12) & 0x000FF000)
#define AM_REG_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_Pos 12
#define AM_REG_INFO1_TRIM_SBR_OTP_MAX_OTP_RETRY_Msk 0x000FF000
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD10_S 10
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD10_M 0x00000C00
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD10(n) (((uint32_t)(n) << 10) & 0x00000C00)
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD10_Pos 10
#define AM_REG_INFO1_TRIM_SBR_OTP_RESVD10_Msk 0x00000C00
#define AM_REG_INFO1_TRIM_SBR_OTP_INT_MASK_S 0
#define AM_REG_INFO1_TRIM_SBR_OTP_INT_MASK_M 0x000003FF
#define AM_REG_INFO1_TRIM_SBR_OTP_INT_MASK(n) (((uint32_t)(n) << 0) & 0x000003FF)
#define AM_REG_INFO1_TRIM_SBR_OTP_INT_MASK_Pos 0
#define AM_REG_INFO1_TRIM_SBR_OTP_INT_MASK_Msk 0x000003FF

// TEMP_CAL_ATE - The temperature measured on the ATE test head when the part's temperature sensor was calibrated.
#define AM_REG_INFO1_TEMP_CAL_ATE_TEMPERATURE_S 0
#define AM_REG_INFO1_TEMP_CAL_ATE_TEMPERATURE_M 0xFFFFFFFF
#define AM_REG_INFO1_TEMP_CAL_ATE_TEMPERATURE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_TEMP_CAL_ATE_TEMPERATURE_Pos 0
#define AM_REG_INFO1_TEMP_CAL_ATE_TEMPERATURE_Msk 0xFFFFFFFF

// TEMP_CAL_MEASURED - The voltage measured on the analog test mux output when the part's temperature sensor was calibrated.
#define AM_REG_INFO1_TEMP_CAL_MEASURED_VOLTS_S 0
#define AM_REG_INFO1_TEMP_CAL_MEASURED_VOLTS_M 0xFFFFFFFF
#define AM_REG_INFO1_TEMP_CAL_MEASURED_VOLTS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_TEMP_CAL_MEASURED_VOLTS_Pos 0
#define AM_REG_INFO1_TEMP_CAL_MEASURED_VOLTS_Msk 0xFFFFFFFF

// TEMP_CAL_ADC_OFFSET - The offset voltage measured on for the ADC when the part's temperature sensor was calibrated.
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_S 0
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_M 0xFFFFFFFF
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_Pos 0
#define AM_REG_INFO1_TEMP_CAL_ADC_OFFSET_VOLTS_Msk 0xFFFFFFFF

// CHIPSUBREV -
#define AM_REG_INFO1_CHIPSUBREV_SUBREV_S 0
#define AM_REG_INFO1_CHIPSUBREV_SUBREV_M 0xFFFFFFFF
#define AM_REG_INFO1_CHIPSUBREV_SUBREV(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_CHIPSUBREV_SUBREV_Pos 0
#define AM_REG_INFO1_CHIPSUBREV_SUBREV_Msk 0xFFFFFFFF

// TRIM_REV - Contains the trim revision number.
#define AM_REG_INFO1_TRIM_REV_REVNUM_S 0
#define AM_REG_INFO1_TRIM_REV_REVNUM_M 0xFFFFFFFF
#define AM_REG_INFO1_TRIM_REV_REVNUM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_TRIM_REV_REVNUM_Pos 0
#define AM_REG_INFO1_TRIM_REV_REVNUM_Msk 0xFFFFFFFF

// FT1_GDR1 - Copy of FT1 GDR1
#define AM_REG_INFO1_FT1_GDR1_FTVAL_S 0
#define AM_REG_INFO1_FT1_GDR1_FTVAL_M 0xFFFFFFFF
#define AM_REG_INFO1_FT1_GDR1_FTVAL(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_FT1_GDR1_FTVAL_Pos 0
#define AM_REG_INFO1_FT1_GDR1_FTVAL_Msk 0xFFFFFFFF

// FT2_GDR1 - Copy of FT2 GDR1
#define AM_REG_INFO1_FT2_GDR1_FTVAL_S 0
#define AM_REG_INFO1_FT2_GDR1_FTVAL_M 0xFFFFFFFF
#define AM_REG_INFO1_FT2_GDR1_FTVAL(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_FT2_GDR1_FTVAL_Pos 0
#define AM_REG_INFO1_FT2_GDR1_FTVAL_Msk 0xFFFFFFFF

// LVT_TRIMCODE - LVT trim code value.
#define AM_REG_INFO1_LVT_TRIMCODE_TRIMCODE_S 0
#define AM_REG_INFO1_LVT_TRIMCODE_TRIMCODE_M 0xFFFFFFFF
#define AM_REG_INFO1_LVT_TRIMCODE_TRIMCODE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_LVT_TRIMCODE_TRIMCODE_Pos 0
#define AM_REG_INFO1_LVT_TRIMCODE_TRIMCODE_Msk 0xFFFFFFFF

// EHVT_TRIMCODE - EHVT trim code value.
#define AM_REG_INFO1_EHVT_TRIMCODE_TRIMCODE_S 0
#define AM_REG_INFO1_EHVT_TRIMCODE_TRIMCODE_M 0xFFFFFFFF
#define AM_REG_INFO1_EHVT_TRIMCODE_TRIMCODE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EHVT_TRIMCODE_TRIMCODE_Pos 0
#define AM_REG_INFO1_EHVT_TRIMCODE_TRIMCODE_Msk 0xFFFFFFFF

// ADC_GAIN_ERR - This float value is the ADC gain error used for correcting the error from ADC measurement.
#define AM_REG_INFO1_ADC_GAIN_ERR_ERROR_S 0
#define AM_REG_INFO1_ADC_GAIN_ERR_ERROR_M 0xFFFFFFFF
#define AM_REG_INFO1_ADC_GAIN_ERR_ERROR(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_ADC_GAIN_ERR_ERROR_Pos 0
#define AM_REG_INFO1_ADC_GAIN_ERR_ERROR_Msk 0xFFFFFFFF

// ADC_OFFSET_ERR - This float value is the ADC offset (volts).
#define AM_REG_INFO1_ADC_OFFSET_ERR_OFFSET_S 0
#define AM_REG_INFO1_ADC_OFFSET_ERR_OFFSET_M 0xFFFFFFFF
#define AM_REG_INFO1_ADC_OFFSET_ERR_OFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_ADC_OFFSET_ERR_OFFSET_Pos 0
#define AM_REG_INFO1_ADC_OFFSET_ERR_OFFSET_Msk 0xFFFFFFFF

// AUDADC_A0_LG_OFFSET - This is the float value for low gain offset (less than 12dB). A0 maps to Slot 0
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_INFO1_AUDADC_A0_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_A0_HG_SLOPE - This is the float value for high gain slope (more than 12dB). A0 maps to Slot 0
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_INFO1_AUDADC_A0_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_A0_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). A0 maps to Slot 0
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_INFO1_AUDADC_A0_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_A1_LG_OFFSET - This is the float value for low gain offset (less than 12dB). A1 maps to Slot 1
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_INFO1_AUDADC_A1_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_A1_HG_SLOPE - This is the float value for high gain slope (more than 12dB). A1 maps to Slot 1
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_INFO1_AUDADC_A1_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_A1_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). A1 maps to Slot 1
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_INFO1_AUDADC_A1_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_B0_LG_OFFSET - This is the float value for low gain offset (less than 12dB). B0 maps to Slot 2
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_INFO1_AUDADC_B0_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_B0_HG_SLOPE - This is the float value for high gain slope (more than 12dB). B0 maps to Slot 2
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_INFO1_AUDADC_B0_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_B0_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). B0 maps to Slot 2
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_INFO1_AUDADC_B0_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// AUDADC_B1_LG_OFFSET - This is the float value for low gain offset (less than 12dB). B1 maps to Slot 3
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_S 0
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_Pos 0
#define AM_REG_INFO1_AUDADC_B1_LG_OFFSET_LGOFFSET_Msk 0xFFFFFFFF

// AUDADC_B1_HG_SLOPE - This is the float value for high gain slope (more than 12dB). B1 maps to Slot 3
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_S 0
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_Pos 0
#define AM_REG_INFO1_AUDADC_B1_HG_SLOPE_HGSLOPE_Msk 0xFFFFFFFF

// AUDADC_B1_HG_INTERCEPT - This is the float value for high gain intercept (more than 12dB). B1 maps to Slot 3
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_S 0
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_M 0xFFFFFFFF
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_Pos 0
#define AM_REG_INFO1_AUDADC_B1_HG_INTERCEPT_HGINTERCEPT_Msk 0xFFFFFFFF

// RFTRIM_TRIM_VER - Radio trim version
#define AM_REG_INFO1_RFTRIM_TRIM_VER_VERSION_S 0
#define AM_REG_INFO1_RFTRIM_TRIM_VER_VERSION_M 0xFFFFFFFF
#define AM_REG_INFO1_RFTRIM_TRIM_VER_VERSION(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_RFTRIM_TRIM_VER_VERSION_Pos 0
#define AM_REG_INFO1_RFTRIM_TRIM_VER_VERSION_Msk 0xFFFFFFFF

// RFTRIM_XOCONFIG - RF trim XO configuration
#define AM_REG_INFO1_RFTRIM_XOCONFIG_CFG_S 0
#define AM_REG_INFO1_RFTRIM_XOCONFIG_CFG_M 0xFFFFFFFF
#define AM_REG_INFO1_RFTRIM_XOCONFIG_CFG(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_RFTRIM_XOCONFIG_CFG_Pos 0
#define AM_REG_INFO1_RFTRIM_XOCONFIG_CFG_Msk 0xFFFFFFFF

// RFTRIM_OSCTRIM - RF trim oscillator trim
#define AM_REG_INFO1_RFTRIM_OSCTRIM_TRIM_S 0
#define AM_REG_INFO1_RFTRIM_OSCTRIM_TRIM_M 0xFFFFFFFF
#define AM_REG_INFO1_RFTRIM_OSCTRIM_TRIM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_RFTRIM_OSCTRIM_TRIM_Pos 0
#define AM_REG_INFO1_RFTRIM_OSCTRIM_TRIM_Msk 0xFFFFFFFF

// RFTRIM_RADIOTUNE - Radio trim radio tune value
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_TRIM_S 0
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_TRIM_M 0xFFFFFFFF
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_TRIM(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_TRIM_Pos 0
#define AM_REG_INFO1_RFTRIM_RADIOTUNE_TRIM_Msk 0xFFFFFFFF

// EXTIMGTYPE0 - This register contains the type of the extended image type identifier.
#define AM_REG_INFO1_EXTIMGTYPE0_CM4IMAGE_S 16
#define AM_REG_INFO1_EXTIMGTYPE0_CM4IMAGE_M 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE0_CM4IMAGE(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_INFO1_EXTIMGTYPE0_CM4IMAGE_Pos 16
#define AM_REG_INFO1_EXTIMGTYPE0_CM4IMAGE_Msk 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE0_TYPE_S 8
#define AM_REG_INFO1_EXTIMGTYPE0_TYPE_M 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE0_TYPE(n) (((uint32_t)(n) << 8) & 0x0000FF00)
#define AM_REG_INFO1_EXTIMGTYPE0_TYPE_Pos 8
#define AM_REG_INFO1_EXTIMGTYPE0_TYPE_Msk 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE0_SUBTYPE_S 0
#define AM_REG_INFO1_EXTIMGTYPE0_SUBTYPE_M 0x000000FF
#define AM_REG_INFO1_EXTIMGTYPE0_SUBTYPE(n) (((uint32_t)(n) << 0) & 0x000000FF)
#define AM_REG_INFO1_EXTIMGTYPE0_SUBTYPE_Pos 0
#define AM_REG_INFO1_EXTIMGTYPE0_SUBTYPE_Msk 0x000000FF

// EXTIMGVERSION0 - Version number of the installed software image 0.
#define AM_REG_INFO1_EXTIMGVERSION0_VERMAJOR_S 24
#define AM_REG_INFO1_EXTIMGVERSION0_VERMAJOR_M 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION0_VERMAJOR(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO1_EXTIMGVERSION0_VERMAJOR_Pos 24
#define AM_REG_INFO1_EXTIMGVERSION0_VERMAJOR_Msk 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION0_VERMINOR_S 16
#define AM_REG_INFO1_EXTIMGVERSION0_VERMINOR_M 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION0_VERMINOR(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO1_EXTIMGVERSION0_VERMINOR_Pos 16
#define AM_REG_INFO1_EXTIMGVERSION0_VERMINOR_Msk 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION0_VERBLD_S 0
#define AM_REG_INFO1_EXTIMGVERSION0_VERBLD_M 0x0000FFFF
#define AM_REG_INFO1_EXTIMGVERSION0_VERBLD(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_EXTIMGVERSION0_VERBLD_Pos 0
#define AM_REG_INFO1_EXTIMGVERSION0_VERBLD_Msk 0x0000FFFF

// EXTIMGSTARTADDR0 - This register contains the starting address of the validated extended software image 0.
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGSTARTADDR0_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGENDADDR0 - This register contains the ending address of the validated extended software image 0.
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGENDADDR0_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGTYPE1 - This register contains the type of the validated extended software image 1.
#define AM_REG_INFO1_EXTIMGTYPE1_CM4IMAGE_S 16
#define AM_REG_INFO1_EXTIMGTYPE1_CM4IMAGE_M 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE1_CM4IMAGE(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_INFO1_EXTIMGTYPE1_CM4IMAGE_Pos 16
#define AM_REG_INFO1_EXTIMGTYPE1_CM4IMAGE_Msk 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE1_TYPE_S 8
#define AM_REG_INFO1_EXTIMGTYPE1_TYPE_M 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE1_TYPE(n) (((uint32_t)(n) << 8) & 0x0000FF00)
#define AM_REG_INFO1_EXTIMGTYPE1_TYPE_Pos 8
#define AM_REG_INFO1_EXTIMGTYPE1_TYPE_Msk 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE1_SUBTYPE_S 0
#define AM_REG_INFO1_EXTIMGTYPE1_SUBTYPE_M 0x000000FF
#define AM_REG_INFO1_EXTIMGTYPE1_SUBTYPE(n) (((uint32_t)(n) << 0) & 0x000000FF)
#define AM_REG_INFO1_EXTIMGTYPE1_SUBTYPE_Pos 0
#define AM_REG_INFO1_EXTIMGTYPE1_SUBTYPE_Msk 0x000000FF

// EXTIMGVERSION1 - Version number of the installed software image 1.
#define AM_REG_INFO1_EXTIMGVERSION1_VERMAJOR_S 24
#define AM_REG_INFO1_EXTIMGVERSION1_VERMAJOR_M 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION1_VERMAJOR(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO1_EXTIMGVERSION1_VERMAJOR_Pos 24
#define AM_REG_INFO1_EXTIMGVERSION1_VERMAJOR_Msk 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION1_VERMINOR_S 16
#define AM_REG_INFO1_EXTIMGVERSION1_VERMINOR_M 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION1_VERMINOR(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO1_EXTIMGVERSION1_VERMINOR_Pos 16
#define AM_REG_INFO1_EXTIMGVERSION1_VERMINOR_Msk 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION1_VERBLD_S 0
#define AM_REG_INFO1_EXTIMGVERSION1_VERBLD_M 0x0000FFFF
#define AM_REG_INFO1_EXTIMGVERSION1_VERBLD(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_EXTIMGVERSION1_VERBLD_Pos 0
#define AM_REG_INFO1_EXTIMGVERSION1_VERBLD_Msk 0x0000FFFF

// EXTIMGSTARTADDR1 - This register contains the starting address of the validated extended software image 1.
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGSTARTADDR1_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGENDADDR1 - This register contains the ending address of the validated extended software image 1.
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGENDADDR1_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGTYPE2 - This register contains the type of the validated extended software image 2.
#define AM_REG_INFO1_EXTIMGTYPE2_CM4IMAGE_S 16
#define AM_REG_INFO1_EXTIMGTYPE2_CM4IMAGE_M 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE2_CM4IMAGE(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_INFO1_EXTIMGTYPE2_CM4IMAGE_Pos 16
#define AM_REG_INFO1_EXTIMGTYPE2_CM4IMAGE_Msk 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE2_TYPE_S 8
#define AM_REG_INFO1_EXTIMGTYPE2_TYPE_M 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE2_TYPE(n) (((uint32_t)(n) << 8) & 0x0000FF00)
#define AM_REG_INFO1_EXTIMGTYPE2_TYPE_Pos 8
#define AM_REG_INFO1_EXTIMGTYPE2_TYPE_Msk 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE2_SUBTYPE_S 0
#define AM_REG_INFO1_EXTIMGTYPE2_SUBTYPE_M 0x000000FF
#define AM_REG_INFO1_EXTIMGTYPE2_SUBTYPE(n) (((uint32_t)(n) << 0) & 0x000000FF)
#define AM_REG_INFO1_EXTIMGTYPE2_SUBTYPE_Pos 0
#define AM_REG_INFO1_EXTIMGTYPE2_SUBTYPE_Msk 0x000000FF

// EXTIMGVERSION2 - Version number of the installed software image 2.
#define AM_REG_INFO1_EXTIMGVERSION2_VERMAJOR_S 24
#define AM_REG_INFO1_EXTIMGVERSION2_VERMAJOR_M 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION2_VERMAJOR(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO1_EXTIMGVERSION2_VERMAJOR_Pos 24
#define AM_REG_INFO1_EXTIMGVERSION2_VERMAJOR_Msk 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION2_VERMINOR_S 16
#define AM_REG_INFO1_EXTIMGVERSION2_VERMINOR_M 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION2_VERMINOR(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO1_EXTIMGVERSION2_VERMINOR_Pos 16
#define AM_REG_INFO1_EXTIMGVERSION2_VERMINOR_Msk 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION2_VERBLD_S 0
#define AM_REG_INFO1_EXTIMGVERSION2_VERBLD_M 0x0000FFFF
#define AM_REG_INFO1_EXTIMGVERSION2_VERBLD(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_EXTIMGVERSION2_VERBLD_Pos 0
#define AM_REG_INFO1_EXTIMGVERSION2_VERBLD_Msk 0x0000FFFF

// EXTIMGSTARTADDR2 - This register contains the starting address of the validated extended software image 2.
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGSTARTADDR2_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGENDADDR2 - This register contains the ending address of the validated extended software image 2.
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGENDADDR2_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGTYPE3 - This register contains the type of the validated extended software image 3.
#define AM_REG_INFO1_EXTIMGTYPE3_CM4IMAGE_S 16
#define AM_REG_INFO1_EXTIMGTYPE3_CM4IMAGE_M 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE3_CM4IMAGE(n) (((uint32_t)(n) << 16) & 0x00010000)
#define AM_REG_INFO1_EXTIMGTYPE3_CM4IMAGE_Pos 16
#define AM_REG_INFO1_EXTIMGTYPE3_CM4IMAGE_Msk 0x00010000
#define AM_REG_INFO1_EXTIMGTYPE3_TYPE_S 8
#define AM_REG_INFO1_EXTIMGTYPE3_TYPE_M 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE3_TYPE(n) (((uint32_t)(n) << 8) & 0x0000FF00)
#define AM_REG_INFO1_EXTIMGTYPE3_TYPE_Pos 8
#define AM_REG_INFO1_EXTIMGTYPE3_TYPE_Msk 0x0000FF00
#define AM_REG_INFO1_EXTIMGTYPE3_SUBTYPE_S 0
#define AM_REG_INFO1_EXTIMGTYPE3_SUBTYPE_M 0x000000FF
#define AM_REG_INFO1_EXTIMGTYPE3_SUBTYPE(n) (((uint32_t)(n) << 0) & 0x000000FF)
#define AM_REG_INFO1_EXTIMGTYPE3_SUBTYPE_Pos 0
#define AM_REG_INFO1_EXTIMGTYPE3_SUBTYPE_Msk 0x000000FF

// EXTIMGVERSION3 - Version number of the installed software image 3.
#define AM_REG_INFO1_EXTIMGVERSION3_VERMAJOR_S 24
#define AM_REG_INFO1_EXTIMGVERSION3_VERMAJOR_M 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION3_VERMAJOR(n) (((uint32_t)(n) << 24) & 0xFF000000)
#define AM_REG_INFO1_EXTIMGVERSION3_VERMAJOR_Pos 24
#define AM_REG_INFO1_EXTIMGVERSION3_VERMAJOR_Msk 0xFF000000
#define AM_REG_INFO1_EXTIMGVERSION3_VERMINOR_S 16
#define AM_REG_INFO1_EXTIMGVERSION3_VERMINOR_M 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION3_VERMINOR(n) (((uint32_t)(n) << 16) & 0x00FF0000)
#define AM_REG_INFO1_EXTIMGVERSION3_VERMINOR_Pos 16
#define AM_REG_INFO1_EXTIMGVERSION3_VERMINOR_Msk 0x00FF0000
#define AM_REG_INFO1_EXTIMGVERSION3_VERBLD_S 0
#define AM_REG_INFO1_EXTIMGVERSION3_VERBLD_M 0x0000FFFF
#define AM_REG_INFO1_EXTIMGVERSION3_VERBLD(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_EXTIMGVERSION3_VERBLD_Pos 0
#define AM_REG_INFO1_EXTIMGVERSION3_VERBLD_Msk 0x0000FFFF

// EXTIMGSTARTADDR3 - This register contains the starting address of the validated extended software image 2.
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGSTARTADDR3_ADDRESS_Msk 0xFFFFFFFF

// EXTIMGENDADDR3 - This register contains the ending address of the validated extended software image 3.
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDRESS_S 0
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDRESS_M 0xFFFFFFFF
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDRESS(n) (((uint32_t)(n) << 0) & 0xFFFFFFFF)
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDRESS_Pos 0
#define AM_REG_INFO1_EXTIMGENDADDR3_ADDRESS_Msk 0xFFFFFFFF

// POWERSTATE0 - ICY_TX_TOP_PA_LINEARIZE_LUT_0_Coef_14
#define AM_REG_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_S 5
#define AM_REG_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_M 0x000003E0
#define AM_REG_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS(n) (((uint32_t)(n) << 5) & 0x000003E0)
#define AM_REG_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_Pos 5
#define AM_REG_INFO1_POWERSTATE0_VDDFRXCOMPTRIMMINUS_Msk 0x000003E0
#define AM_REG_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_S 0
#define AM_REG_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_M 0x0000001F
#define AM_REG_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS(n) (((uint32_t)(n) << 0) & 0x0000001F)
#define AM_REG_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_Pos 0
#define AM_REG_INFO1_POWERSTATE0_VDDCRXCOMPTRIMMINUS_Msk 0x0000001F

// SCM_CNTRCTRL2 - SCM controller control 2
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT2_S 16
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT2_M 0xFFFF0000
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT2(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT2_Pos 16
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT2_Msk 0xFFFF0000
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT1_S 0
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT1_M 0x0000FFFF
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT1(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT1_Pos 0
#define AM_REG_INFO1_SCM_CNTRCTRL2_FCNT1_Msk 0x0000FFFF

// SCM_LPTHRESHVDDS - SCM low power VDDS threshold
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_S 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_Pos 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDS_LPTHRESHVDDS_Msk 0x000FFFFF

// SCM_LPTHRESHVDDF - SCM low power VDDF threshold
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_S 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_Pos 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDF_LPTHRESHVDDF_Msk 0x000FFFFF

// SCM_LPTHRESHVDDC - SCM low power VDDC threshold
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_S 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_Pos 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDC_LPTHRESHVDDC_Msk 0x000FFFFF

// SCM_LPTHRESHVDDCLV - SCM low power VDDCLV threshold
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_S 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_Pos 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDCLV_LPTHRESHVDDCLV_Msk 0x000FFFFF

// SCM_LPTHRESHVDDRF - SCM low power VDDRF threshold
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_S 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_Pos 0
#define AM_REG_INFO1_SCM_LPTHRESHVDDRF_LPTHRESHVDDRF_Msk 0x000FFFFF

// SCM_LPHYSTCNT - SCM low power hyst count
#define AM_REG_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_S 0
#define AM_REG_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_M 0x000FFFFF
#define AM_REG_INFO1_SCM_LPHYSTCNT_LPHYSTCNT(n) (((uint32_t)(n) << 0) & 0x000FFFFF)
#define AM_REG_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_Pos 0
#define AM_REG_INFO1_SCM_LPHYSTCNT_LPHYSTCNT_Msk 0x000FFFFF

// SCM_ACTTHRESH1 - SCM active threshold
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_S 16
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_M 0xFFFF0000
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_Pos 16
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDS_Msk 0xFFFF0000
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_S 0
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_M 0x0000FFFF
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_Pos 0
#define AM_REG_INFO1_SCM_ACTTHRESH1_ACTTHRESHVDDF_Msk 0x0000FFFF

// SCM_ACTTHRESH2 - SCM active threshold
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_S 16
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_M 0xFFFF0000
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC(n) (((uint32_t)(n) << 16) & 0xFFFF0000)
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_Pos 16
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDC_Msk 0xFFFF0000
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_S 0
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_M 0x0000FFFF
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_Pos 0
#define AM_REG_INFO1_SCM_ACTTHRESH2_ACTTHRESHVDDCLV_Msk 0x0000FFFF

// SCM_ACTTHRESH3 - SCM active threshold
#define AM_REG_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_S 0
#define AM_REG_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_M 0x0000FFFF
#define AM_REG_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF(n) (((uint32_t)(n) << 0) & 0x0000FFFF)
#define AM_REG_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_Pos 0
#define AM_REG_INFO1_SCM_ACTTHRESH3_ACTTHRESHVDDRF_Msk 0x0000FFFF

#endif
