\doxysection{WWDG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structWWDG__TypeDef}{}\label{structWWDG__TypeDef}\index{WWDG\_TypeDef@{WWDG\_TypeDef}}


Window WATCHDOG.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Window WATCHDOG. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00908}{908}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}\label{structWWDG__TypeDef_ac011ddcfe531f8e16787ea851c1f3667} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFR}

WWDG Configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00911}{911}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structWWDG__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

WWDG Control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00910}{910}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}\label{structWWDG__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{WWDG\_TypeDef@{WWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!WWDG\_TypeDef@{WWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

WWDG Status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00912}{912}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
