# Counter timing diagrams and update rate examples

**Source**: Page 91, Chunk 634  
**Category**: Counter timing diagrams and update rate examples  
**Chunk Index**: 634

---

Figure 362. Counter timing diagram, update event with ARPE=1 (counter underflow). . . . . . . . . . . 1541
Figure 363. Counter timing diagram, Update event with ARPE=1 (counter overflow). . . . . . . . . . . . 1542
Figure 364. Update rate examples depending on mode and TIMx_RCR register settings . . . . . . . . 1543

---

**AI Reasoning**: The content focuses on counter timing diagrams and update rate examples, which are related to the operational features of the microcontroller. Placing it under 'features' makes it easy to locate for users interested in understanding the timing and update characteristics of the counters. The filename captures the essence of the diagrams and examples provided.
