-- Implement a tapped delay line 
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity tdl4 is 
port(
    clk:    in std_logic;
    x_in:   in std_logic;
    x:      out array(0 to 3) of signed(7 downto 0));
end tdl4;

architecture tapdelay of tdl4 is 

begin 
    process(clk)
    begin
        if (rising_edge(clk)) then
            x(3) <= x(2);
            x(2) <= x(1);
            x(1) <= x(0);
            x(0) <= x_in;
        end if;
    end process;
end tapdelay;