
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: b[0] (input port clocked by clk)
Endpoint: sum[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[0] (in)
     2    0.01                           b[0] (net)
                  0.05    0.00    0.03 ^ ppa_pre_1_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    0.24 ^ ppa_pre_1_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_1_1.U1.A1 (net)
                  0.20    0.00    0.24 ^ ppa_grey_1_1.U1.ao21/A2 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.20    0.45 ^ ppa_grey_1_1.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           ppa_grey_1_1.U1.Y (net)
                  0.10    0.00    0.45 ^ ppa_grey_3_2.U1.ao21/A1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    0.61 ^ ppa_grey_3_2.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           ppa_grey_3_2.U1.Y (net)
                  0.08    0.00    0.61 ^ ppa_post_3_3.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.11    0.15    0.75 ^ ppa_post_3_3.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_3_3.U1.Y (net)
                  0.11    0.00    0.75 ^ _3_/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    0.99 ^ _3_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[3] (net)
                  0.18    0.00    0.99 ^ sum[3] (out)
                                  0.99   data arrival time

                  0.00    1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock network delay (ideal)
                         -0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                          0.00    0.75   output external delay
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.24   slack (VIOLATED)


Startpoint: b[0] (input port clocked by clk)
Endpoint: sum[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[0] (in)
     2    0.01                           b[0] (net)
                  0.05    0.00    0.03 ^ ppa_pre_1_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    0.24 ^ ppa_pre_1_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_1_1.U1.A1 (net)
                  0.20    0.00    0.24 ^ ppa_grey_1_1.U1.ao21/A2 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.20    0.45 ^ ppa_grey_1_1.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           ppa_grey_1_1.U1.Y (net)
                  0.10    0.00    0.45 ^ ppa_grey_2_2.U1.ao21/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.14    0.58 ^ ppa_grey_2_2.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     1    0.00                           ppa_grey_2_2.U1.Y (net)
                  0.06    0.00    0.58 ^ ppa_post_2_3.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.11    0.14    0.73 ^ ppa_post_2_3.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_2_3.U1.Y (net)
                  0.11    0.00    0.73 ^ _2_/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    0.97 ^ _2_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[2] (net)
                  0.18    0.00    0.97 ^ sum[2] (out)
                                  0.97   data arrival time

                  0.00    1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock network delay (ideal)
                         -0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                          0.00    0.75   output external delay
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.22   slack (VIOLATED)


Startpoint: b[0] (input port clocked by clk)
Endpoint: cout (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[0] (in)
     2    0.01                           b[0] (net)
                  0.05    0.00    0.03 ^ ppa_pre_1_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    0.24 ^ ppa_pre_1_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_1_1.U1.A1 (net)
                  0.20    0.00    0.24 ^ ppa_grey_1_1.U1.ao21/A2 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.20    0.45 ^ ppa_grey_1_1.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           ppa_grey_1_1.U1.Y (net)
                  0.10    0.00    0.45 ^ ppa_grey_3_2.U1.ao21/A1 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.16    0.61 ^ ppa_grey_3_2.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           ppa_grey_3_2.U1.Y (net)
                  0.08    0.00    0.61 ^ ppa_grey_cout.U1.ao21/A1 (sky130_fd_sc_hd__a21o_1)
                  0.32    0.33    0.94 ^ ppa_grey_cout.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     1    0.03                           cout (net)
                  0.32    0.00    0.94 ^ cout (out)
                                  0.94   data arrival time

                  0.00    1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock network delay (ideal)
                         -0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                          0.00    0.75   output external delay
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)


Startpoint: b[0] (input port clocked by clk)
Endpoint: sum[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[0] (in)
     2    0.01                           b[0] (net)
                  0.05    0.00    0.03 ^ ppa_pre_1_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    0.24 ^ ppa_pre_1_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_1_1.U1.A1 (net)
                  0.20    0.00    0.24 ^ ppa_grey_1_1.U1.ao21/A2 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.20    0.45 ^ ppa_grey_1_1.U1.ao21/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           ppa_grey_1_1.U1.Y (net)
                  0.10    0.00    0.45 ^ ppa_post_1_3.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.11    0.15    0.60 ^ ppa_post_1_3.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_1_3.U1.Y (net)
                  0.11    0.00    0.60 ^ _1_/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.23    0.83 ^ _1_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[1] (net)
                  0.17    0.00    0.83 ^ sum[1] (out)
                                  0.83   data arrival time

                  0.00    1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock network delay (ideal)
                         -0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                          0.00    0.75   output external delay
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)


Startpoint: b[0] (input port clocked by clk)
Endpoint: sum[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.05    0.03    0.03 ^ b[0] (in)
     2    0.01                           b[0] (net)
                  0.05    0.00    0.03 ^ ppa_pre_1_0.U1.xor2/B (sky130_fd_sc_hd__xor2_1)
                  0.20    0.21    0.24 ^ ppa_pre_1_0.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           ppa_grey_1_1.U1.A1 (net)
                  0.20    0.00    0.24 ^ ppa_post_0_3.U1.xor2/A (sky130_fd_sc_hd__xor2_1)
                  0.11    0.16    0.41 ^ ppa_post_0_3.U1.xor2/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           ppa_post_0_3.U1.Y (net)
                  0.11    0.00    0.41 ^ _0_/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.24    0.64 ^ _0_/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           sum[0] (net)
                  0.18    0.00    0.64 ^ sum[0] (out)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock network delay (ideal)
                         -0.25    0.75   clock uncertainty
                          0.00    0.75   clock reconvergence pessimism
                          0.00    0.75   output external delay
                                  0.75   data required time
-----------------------------------------------------------------------------
                                  0.75   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


