-- generated by newgenasym Mon Sep 13 11:15:02 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \74act11074\ is
    port (    
	\1clk\:    IN     STD_LOGIC;    
	\1clr*\:   IN     STD_LOGIC;    
	\1d\:      IN     STD_LOGIC;    
	\1pre*\:   IN     STD_LOGIC;    
	\1q\:      OUT    STD_LOGIC;    
	\1q*\:     OUT    STD_LOGIC;    
	\2clk\:    IN     STD_LOGIC;    
	\2clr*\:   IN     STD_LOGIC;    
	\2d\:      IN     STD_LOGIC;    
	\2pre*\:   IN     STD_LOGIC;    
	\2q\:      OUT    STD_LOGIC;    
	\2q*\:     OUT    STD_LOGIC;    
	GND:       IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC);
end \74act11074\;
