make[1]: Entering directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 CC       dataflow.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 AR       libbase.a
 AR       libbase-nofloat.a
make[2]: Leaving directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[2]: Leaving directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "opsis_hdmi2usb-hdmi2usbsoc-opsis.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/BUF_FIFO.vhd" into library work
Parsing entity <BUF_FIFO>.
Parsing architecture <RTL> of entity <buf_fifo>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23150: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23243: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23252: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23318: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23354: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23472: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23503: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23531: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23562: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23590: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23621: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23649: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23680: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23708: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23739: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23767: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23798: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23826: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23857: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23885: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23916: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23944: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23975: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24003: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24034: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24062: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24093: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24121: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24152: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24180: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24211: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24239: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24270: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24298: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24329: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24357: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24388: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24416: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24442: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24660: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24728: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24747: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24766: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24790: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24815: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24834: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24853: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24877: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24902: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24921: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24940: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24964: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25084: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25152: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25171: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25190: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25214: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25239: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25258: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25277: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25301: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25326: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25345: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25364: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25388: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25509: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25529: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25596: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25628: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25665: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25697: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25734: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25766: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25843: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25874: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25906: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25943: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25975: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26012: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26044: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 113: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 126: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 145: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 206: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 229: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 253: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 281: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 287: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 311: Using initial value of hdmi2usbsoc_dna since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 322: Using initial value of hdmi2usbsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 337: Using initial value of hdmi2usbsoc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 670: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 686: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 702: Using initial value of hdmi2usbsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 718: Using initial value of hdmi2usbsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 881: Using initial value of hdmi2usbsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 920: Using initial value of hdmi2usbsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 959: Using initial value of hdmi2usbsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 998: Using initial value of hdmi2usbsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1037: Using initial value of hdmi2usbsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1076: Using initial value of hdmi2usbsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1115: Using initial value of hdmi2usbsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1154: Using initial value of hdmi2usbsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1174: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1191: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1206: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1207: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1208: Using initial value of hdmi2usbsoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1209: Using initial value of hdmi2usbsoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1210: Using initial value of hdmi2usbsoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1326: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1329: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1352: Using initial value of hdmi_in0_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1357: Using initial value of hdmi_in0_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1443: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1471: Using initial value of hdmi_in0_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1476: Using initial value of hdmi_in0_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1562: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1590: Using initial value of hdmi_in0_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1595: Using initial value of hdmi_in0_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1681: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 1818: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2088: Using initial value of hdmi_in0_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2154: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2157: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2180: Using initial value of hdmi_in1_datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2185: Using initial value of hdmi_in1_datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2271: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2299: Using initial value of hdmi_in1_datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2304: Using initial value of hdmi_in1_datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2390: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2418: Using initial value of hdmi_in1_datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2423: Using initial value of hdmi_in1_datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2509: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2646: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2916: Using initial value of hdmi_in1_dma_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2932: Using initial value of interface2_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 2933: Using initial value of interface2_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3015: Using initial value of hdmi_out0_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3206: Using initial value of hdmi_out0_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3209: Using initial value of hdmi_out0_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3224: Using initial value of hdmi_out0_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3227: Using initial value of hdmi_out0_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3257: Using initial value of hdmi_out0_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3465: Using initial value of hdmi_out0_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3492: Using initial value of interface3_lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3493: Using initial value of interface3_lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3575: Using initial value of hdmi_out1_reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3772: Using initial value of hdmi_out1_chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 3980: Using initial value of hdmi_out1_compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4007: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4008: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4014: Using initial value of source_source_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4033: Using initial value of reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4050: Using initial value of dmareadcontroller_shoot_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4120: Using initial value of unpack_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4161: Using initial value of encoder_nwrites_clear_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4209: Using initial value of encoder_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4278: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4281: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23191: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23395: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 5801: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6073: Assignment to hdmi2usbsoc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6074: Assignment to hdmi2usbsoc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6077: Assignment to hdmi2usbsoc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6078: Assignment to hdmi2usbsoc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6100: Assignment to hdmi2usbsoc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6130: Assignment to hdmi2usbsoc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6145: Assignment to hdmi2usbsoc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6164: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6179: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6194: Assignment to hdmi2usbsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 6209: Assignment to hdmi2usbsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8049: Assignment to interface2_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8050: Assignment to interface3_lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8051: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8053: Assignment to interface0_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8054: Assignment to interface1_lasmi_master_dat_r_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8151: Assignment to interface0_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8152: Assignment to interface1_lasmi_master_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8207: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8212: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8282: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8373: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8374: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8376: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8377: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8393: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8395: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8751: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8776: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8782: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8784: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8797: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8798: Assignment to hdmi_in0_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8799: Assignment to hdmi_in0_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8854: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8868: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 8893: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9052: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9053: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9055: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9056: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9072: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9074: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9430: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9455: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9461: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9463: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9476: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9477: Assignment to hdmi_in1_frame_chroma_downsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9478: Assignment to hdmi_in1_frame_chroma_downsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9533: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9547: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9572: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9701: Assignment to hdmi_out0_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9702: Assignment to hdmi_out0_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9703: Assignment to hdmi_out0_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9704: Assignment to hdmi_out0_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9736: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9737: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9951: Assignment to hdmi_out0_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9953: Assignment to hdmi_out0_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9965: Assignment to hdmi_out0_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9966: Assignment to hdmi_out0_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9967: Assignment to hdmi_out0_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 9968: Assignment to hdmi_out0_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10089: Assignment to hdmi_out1_abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10090: Assignment to hdmi_out1_compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10091: Assignment to hdmi_out1_dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10092: Assignment to hdmi_out1_compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10093: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10094: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10253: Assignment to hdmi_out1_chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10255: Assignment to hdmi_out1_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10267: Assignment to hdmi_out1_ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10268: Assignment to hdmi_out1_ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10269: Assignment to hdmi_out1_ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10270: Assignment to hdmi_out1_ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10476: Assignment to compositeactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10490: Assignment to unpack_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10535: Assignment to abstractactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10536: Assignment to abstractactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10541: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10542: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10647: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10662: Assignment to encoder_chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10663: Assignment to encoder_chroma_upsampler_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10664: Assignment to encoder_chroma_upsampler_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10672: Assignment to encoder_fifo_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10758: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10759: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10763: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10797: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10798: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10800: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10801: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10802: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10808: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10809: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10812: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10815: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10816: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10822: Assignment to hdmi2usbsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10823: Assignment to hdmi2usbsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10836: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10837: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10848: Assignment to hdmi2usbsoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10849: Assignment to hdmi2usbsoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10850: Assignment to hdmi2usbsoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10851: Assignment to hdmi2usbsoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10852: Assignment to hdmi2usbsoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10853: Assignment to hdmi2usbsoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10854: Assignment to hdmi2usbsoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10855: Assignment to hdmi2usbsoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10856: Assignment to hdmi2usbsoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10857: Assignment to hdmi2usbsoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10858: Assignment to hdmi2usbsoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10859: Assignment to hdmi2usbsoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10860: Assignment to hdmi2usbsoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10861: Assignment to hdmi2usbsoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10862: Assignment to hdmi2usbsoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10863: Assignment to hdmi2usbsoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10875: Assignment to hdmi2usbsoc_bank1_nwrites3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10876: Assignment to hdmi2usbsoc_bank1_nwrites3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10877: Assignment to hdmi2usbsoc_bank1_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10878: Assignment to hdmi2usbsoc_bank1_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10879: Assignment to hdmi2usbsoc_bank1_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10880: Assignment to hdmi2usbsoc_bank1_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10881: Assignment to hdmi2usbsoc_bank1_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10882: Assignment to hdmi2usbsoc_bank1_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10888: Assignment to dmareadcontroller_shoot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10906: Assignment to hdmi2usbsoc_bank2_dma_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10907: Assignment to hdmi2usbsoc_bank2_dma_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10908: Assignment to status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10909: Assignment to status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10945: Assignment to hdmi2usbsoc_bank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10946: Assignment to hdmi2usbsoc_bank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10951: Assignment to hdmi2usbsoc_bank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10952: Assignment to hdmi2usbsoc_bank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10955: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10956: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10957: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10958: Assignment to hdmi2usbsoc_bank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10963: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10965: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10967: Assignment to hdmi2usbsoc_bank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10968: Assignment to hdmi2usbsoc_bank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10971: Assignment to hdmi2usbsoc_bank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10972: Assignment to hdmi2usbsoc_bank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10973: Assignment to hdmi2usbsoc_bank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10974: Assignment to hdmi2usbsoc_bank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10975: Assignment to hdmi_in0_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10977: Assignment to hdmi2usbsoc_bank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10978: Assignment to hdmi2usbsoc_bank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10979: Assignment to hdmi2usbsoc_bank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10980: Assignment to hdmi2usbsoc_bank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10981: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10983: Assignment to hdmi2usbsoc_bank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10984: Assignment to hdmi2usbsoc_bank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10985: Assignment to hdmi2usbsoc_bank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10986: Assignment to hdmi2usbsoc_bank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10987: Assignment to hdmi2usbsoc_bank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10988: Assignment to hdmi2usbsoc_bank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10991: Assignment to hdmi2usbsoc_bank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10992: Assignment to hdmi2usbsoc_bank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10993: Assignment to hdmi2usbsoc_bank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10994: Assignment to hdmi2usbsoc_bank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10995: Assignment to hdmi_in0_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10997: Assignment to hdmi2usbsoc_bank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10998: Assignment to hdmi2usbsoc_bank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 10999: Assignment to hdmi2usbsoc_bank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11000: Assignment to hdmi2usbsoc_bank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11001: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11003: Assignment to hdmi2usbsoc_bank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11004: Assignment to hdmi2usbsoc_bank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11005: Assignment to hdmi2usbsoc_bank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11006: Assignment to hdmi2usbsoc_bank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11007: Assignment to hdmi2usbsoc_bank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11008: Assignment to hdmi2usbsoc_bank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11011: Assignment to hdmi2usbsoc_bank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11012: Assignment to hdmi2usbsoc_bank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11013: Assignment to hdmi2usbsoc_bank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11014: Assignment to hdmi2usbsoc_bank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11015: Assignment to hdmi_in0_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11017: Assignment to hdmi2usbsoc_bank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11018: Assignment to hdmi2usbsoc_bank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11019: Assignment to hdmi2usbsoc_bank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11020: Assignment to hdmi2usbsoc_bank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11021: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11023: Assignment to hdmi2usbsoc_bank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11024: Assignment to hdmi2usbsoc_bank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11025: Assignment to hdmi2usbsoc_bank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11026: Assignment to hdmi2usbsoc_bank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11027: Assignment to hdmi2usbsoc_bank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11028: Assignment to hdmi2usbsoc_bank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11029: Assignment to hdmi2usbsoc_bank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11030: Assignment to hdmi2usbsoc_bank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11031: Assignment to hdmi2usbsoc_bank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11032: Assignment to hdmi2usbsoc_bank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11033: Assignment to hdmi2usbsoc_bank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11034: Assignment to hdmi2usbsoc_bank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11035: Assignment to hdmi2usbsoc_bank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11036: Assignment to hdmi2usbsoc_bank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11037: Assignment to hdmi2usbsoc_bank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11038: Assignment to hdmi2usbsoc_bank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11039: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11069: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11070: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11154: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11155: Assignment to hdmi2usbsoc_bank4_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11160: Assignment to hdmi2usbsoc_bank4_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11161: Assignment to hdmi2usbsoc_bank4_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11164: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11165: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11166: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11167: Assignment to hdmi2usbsoc_bank4_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11172: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11174: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11176: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11177: Assignment to hdmi2usbsoc_bank4_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11180: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11181: Assignment to hdmi2usbsoc_bank4_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11182: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11183: Assignment to hdmi2usbsoc_bank4_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11184: Assignment to hdmi_in1_datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11186: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11187: Assignment to hdmi2usbsoc_bank4_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11188: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11189: Assignment to hdmi2usbsoc_bank4_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11190: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11192: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11193: Assignment to hdmi2usbsoc_bank4_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11194: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11195: Assignment to hdmi2usbsoc_bank4_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11196: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11197: Assignment to hdmi2usbsoc_bank4_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11200: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11201: Assignment to hdmi2usbsoc_bank4_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11202: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11203: Assignment to hdmi2usbsoc_bank4_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11204: Assignment to hdmi_in1_datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11206: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11207: Assignment to hdmi2usbsoc_bank4_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11208: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11209: Assignment to hdmi2usbsoc_bank4_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11210: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11212: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11213: Assignment to hdmi2usbsoc_bank4_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11214: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11215: Assignment to hdmi2usbsoc_bank4_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11216: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11217: Assignment to hdmi2usbsoc_bank4_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11220: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11221: Assignment to hdmi2usbsoc_bank4_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11222: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11223: Assignment to hdmi2usbsoc_bank4_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11224: Assignment to hdmi_in1_datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11226: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11227: Assignment to hdmi2usbsoc_bank4_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11228: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11229: Assignment to hdmi2usbsoc_bank4_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11230: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11232: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11233: Assignment to hdmi2usbsoc_bank4_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11234: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11235: Assignment to hdmi2usbsoc_bank4_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11236: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11237: Assignment to hdmi2usbsoc_bank4_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11238: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11239: Assignment to hdmi2usbsoc_bank4_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11240: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11241: Assignment to hdmi2usbsoc_bank4_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11242: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11243: Assignment to hdmi2usbsoc_bank4_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11244: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11245: Assignment to hdmi2usbsoc_bank4_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11246: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11247: Assignment to hdmi2usbsoc_bank4_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11248: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11278: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11279: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11400: Assignment to hdmi_out0_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11402: Assignment to hdmi_out0_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11404: Assignment to hdmi2usbsoc_bank5_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11405: Assignment to hdmi2usbsoc_bank5_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11410: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11411: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11412: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11413: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11418: Assignment to hdmi_out0_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11420: Assignment to hdmi_out0_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11422: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11423: Assignment to hdmi2usbsoc_bank5_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11428: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11431: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11434: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11437: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11529: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11532: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11535: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11538: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11562: Assignment to hdmi2usbsoc_bank7_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11563: Assignment to hdmi2usbsoc_bank7_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11564: Assignment to hdmi2usbsoc_bank7_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11565: Assignment to hdmi2usbsoc_bank7_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11566: Assignment to hdmi2usbsoc_bank7_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11567: Assignment to hdmi2usbsoc_bank7_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11568: Assignment to hdmi2usbsoc_bank7_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11569: Assignment to hdmi2usbsoc_bank7_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11570: Assignment to hdmi2usbsoc_bank7_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11571: Assignment to hdmi2usbsoc_bank7_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11572: Assignment to hdmi2usbsoc_bank7_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11573: Assignment to hdmi2usbsoc_bank7_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11574: Assignment to hdmi2usbsoc_bank7_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11575: Assignment to hdmi2usbsoc_bank7_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11576: Assignment to hdmi2usbsoc_bank7_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11577: Assignment to hdmi2usbsoc_bank7_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11578: Assignment to hdmi2usbsoc_bank7_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11579: Assignment to hdmi2usbsoc_bank7_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11580: Assignment to hdmi2usbsoc_bank7_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11581: Assignment to hdmi2usbsoc_bank7_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11597: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11613: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11614: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11615: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11616: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11617: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11618: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11619: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11620: Assignment to hdmi2usbsoc_bank8_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11623: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11639: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11640: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11641: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11642: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11643: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11644: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11645: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11646: Assignment to hdmi2usbsoc_bank8_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11649: Assignment to hdmi2usbsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11665: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11666: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11667: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11668: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11669: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11670: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11671: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11672: Assignment to hdmi2usbsoc_bank8_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11675: Assignment to hdmi2usbsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11691: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11692: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11693: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11694: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11695: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11696: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11697: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11698: Assignment to hdmi2usbsoc_bank8_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11699: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11701: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11702: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11703: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11704: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11705: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11706: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11707: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11708: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11709: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11710: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11711: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11712: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11713: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11714: Assignment to hdmi2usbsoc_bank8_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11807: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11809: Assignment to hdmi2usbsoc_bank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11810: Assignment to hdmi2usbsoc_bank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11811: Assignment to hdmi2usbsoc_bank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11812: Assignment to hdmi2usbsoc_bank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11813: Assignment to hdmi2usbsoc_bank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11814: Assignment to hdmi2usbsoc_bank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11815: Assignment to hdmi2usbsoc_bank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11816: Assignment to hdmi2usbsoc_bank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11817: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11818: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11844: Assignment to hdmi2usbsoc_bank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11845: Assignment to hdmi2usbsoc_bank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11846: Assignment to hdmi2usbsoc_bank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11847: Assignment to hdmi2usbsoc_bank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11848: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 11849: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15043: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15142: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15241: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15505: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15521: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15530: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15539: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 14774: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16110: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16209: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16308: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16572: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16588: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16597: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16606: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 15841: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17048: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17049: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17050: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17057: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17066: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17075: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 16908: Assignment to hdmi_out0_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17373: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17374: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17375: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17382: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17391: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17400: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17233: Assignment to hdmi_out1_chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17635: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17636: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17568: Assignment to hdmi2usbsoc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 18324: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 18325: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 20426: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 20684: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 17640: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23221: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23235: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=1'b1,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23286: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 23289: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24479: Assignment to hdmi2usbsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24493: Assignment to hdmi2usbsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24507: Assignment to hdmi2usbsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24521: Assignment to hdmi2usbsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24535: Assignment to hdmi2usbsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24549: Assignment to hdmi2usbsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24563: Assignment to hdmi2usbsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24577: Assignment to hdmi2usbsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <FDCE>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 24994: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25008: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25022: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25038: Assignment to hdmi_in0_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25052: Assignment to hdmi_in0_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25418: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25432: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25446: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25462: Assignment to hdmi_in1_frame_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25476: Assignment to hdmi_in1_dma_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25490: Assignment to hdmi_out0_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25506: Assignment to hdmi_out0_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25814: Assignment to hdmi_out1_reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 25830: Assignment to hdmi_out1_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26092: Assignment to reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26106: Assignment to encoder_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <BUF_FIFO> (architecture <RTL>) from library <work>.

Elaborating entity <SUB_RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/BUF_FIFO.vhd" Line 178: Assignment to image_write_end ignored, since the identifier is never used

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 211: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 230: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26111: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26141: Assignment to asyncfifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 26151: Size mismatch in connection of port <fx2_data>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:634 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" Line 4220: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v".
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <asyncfifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "KEEP = TRUE" for signal <sys_clk>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
WARNING:Xst:647 - Input <record2_hdmi_out_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record2_hdmi_out_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record2_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <record3_hdmi_out_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 23152: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26109: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26109: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26109: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis_hdmi2usb-hdmi2usbsoc-opsis.v" line 26109: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16x8-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 10240x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x22-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x22-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x22-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x22-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 8x22-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 2x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 2x32-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x11-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x11-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 8x11-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x129-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_15>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x11-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x11-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 8x11-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 512x129-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_20>, simulation mismatch.
    Found 12x128-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_21>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 512x131-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_23>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 512x131-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_25>, simulation mismatch.
    Found 15x128-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 1024x8-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x8-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_odt> equivalent to <hdmi2usbsoc_half_rate_phy_record0_odt> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_next_de0> equivalent to <hdmi_out0_de_r> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <memadr_20> equivalent to <memadr_14> has been removed
    Register <hdmi2usbsoc_dfi_dfi_p3_rddata_valid> equivalent to <hdmi2usbsoc_dfi_dfi_p2_rddata_valid> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_reset_n> equivalent to <hdmi2usbsoc_half_rate_phy_record0_reset_n> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_13<0>> equivalent to <memadr_12<0>> has been removed
    Register <hdmi_out1_next_de0> equivalent to <hdmi_out1_de_r> has been removed
    Register <hdmi2usbsoc_half_rate_phy_record1_cke> equivalent to <hdmi2usbsoc_half_rate_phy_record0_cke> has been removed
    Register <n_controller_selected_wl2> equivalent to <n_controller_selected_wl0> has been removed
    Register <n_controller_selected_wl1> equivalent to <n_controller_selected_wl0> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_hdmi_phy_es0_new_de1> has been removed
    Register <n_controller_selected_wl8> equivalent to <n_controller_selected_wl6> has been removed
    Register <n_controller_selected_wl7> equivalent to <n_controller_selected_wl6> has been removed
    Register <hdmi_out0_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_hdmi_phy_es0_new_de2> has been removed
    Found 6-bit register for signal <hdmi2usbsoc_dna_cnt>.
    Found 2-bit register for signal <dna_state>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in0_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <hdmi_in0_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in0_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_d>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_d>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_d>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 128-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 1-bit register for signal <hdmi_in1_frame_asyncfifo_din_sof>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <hdmi_in1_datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture0_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture1_dsr>.
    Found 8-bit register for signal <hdmi_in1_datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_datacapture2_dsr>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_next_vsync0>.
    Found 1-bit register for signal <hdmi_out0_next_hsync0>.
    Found 1-bit register for signal <hdmi_out0_next_de1>.
    Found 1-bit register for signal <hdmi_out0_next_vsync1>.
    Found 1-bit register for signal <hdmi_out0_next_hsync1>.
    Found 1-bit register for signal <hdmi_out0_next_de2>.
    Found 1-bit register for signal <hdmi_out0_next_vsync2>.
    Found 1-bit register for signal <hdmi_out0_next_hsync2>.
    Found 1-bit register for signal <hdmi_out0_next_de3>.
    Found 1-bit register for signal <hdmi_out0_next_vsync3>.
    Found 1-bit register for signal <hdmi_out0_next_hsync3>.
    Found 1-bit register for signal <hdmi_out0_next_de4>.
    Found 1-bit register for signal <hdmi_out0_next_vsync4>.
    Found 1-bit register for signal <hdmi_out0_next_hsync4>.
    Found 1-bit register for signal <hdmi_out0_next_de5>.
    Found 1-bit register for signal <hdmi_out0_next_vsync5>.
    Found 1-bit register for signal <hdmi_out0_next_hsync5>.
    Found 3-bit register for signal <hdmi_out0_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out0_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out0_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out0_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out0_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out0_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out0_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out0_hdmi_phy_es2_ed_2x>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_next_vsync0>.
    Found 1-bit register for signal <hdmi_out1_next_hsync0>.
    Found 1-bit register for signal <hdmi_out1_next_de1>.
    Found 1-bit register for signal <hdmi_out1_next_vsync1>.
    Found 1-bit register for signal <hdmi_out1_next_hsync1>.
    Found 1-bit register for signal <hdmi_out1_next_de2>.
    Found 1-bit register for signal <hdmi_out1_next_vsync2>.
    Found 1-bit register for signal <hdmi_out1_next_hsync2>.
    Found 1-bit register for signal <hdmi_out1_next_de3>.
    Found 1-bit register for signal <hdmi_out1_next_vsync3>.
    Found 1-bit register for signal <hdmi_out1_next_hsync3>.
    Found 1-bit register for signal <hdmi_out1_next_de4>.
    Found 1-bit register for signal <hdmi_out1_next_vsync4>.
    Found 1-bit register for signal <hdmi_out1_next_hsync4>.
    Found 1-bit register for signal <hdmi_out1_next_de5>.
    Found 1-bit register for signal <hdmi_out1_next_vsync5>.
    Found 1-bit register for signal <hdmi_out1_next_hsync5>.
    Found 3-bit register for signal <hdmi_out1_fifo_unpack_counter>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_hsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_vsync>.
    Found 1-bit register for signal <hdmi_out1_fifo_pix_de>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_y>.
    Found 8-bit register for signal <hdmi_out1_fifo_pix_cb_cr>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter1_q>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <hdmi_out1_chroma_upsampler_parity>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_y>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <hdmi_out1_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_r>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_g>.
    Found 12-bit register for signal <hdmi_out1_ycbcr2rgb_b>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_r>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_g>.
    Found 8-bit register for signal <hdmi_out1_ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_out1_hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <hdmi2usbsoc_por>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <hdmi2usbsoc_ddram_a>.
    Found 3-bit register for signal <hdmi2usbsoc_ddram_ba>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_reset_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_postamble>.
    Found 5-bit register for signal <hdmi2usbsoc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <hdmi2usbsoc_half_rate_phy_r_dfi_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_serial_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 1-bit register for signal <hdmi2usbsoc_bus_ack>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <hdmi2usbsoc_dfi_dfi_p3_rddata>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector2_status>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector3_status>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_a>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_counter0>.
    Found 8-bit register for signal <hdmi2usbsoc_sdram_counter1>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_start>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 14-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 2-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_state>.
    Found 2-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 1-bit register for signal <record0_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in0_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in0_dma_level>.
    Found 4-bit register for signal <hdmi_in0_dma_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_consume>.
    Found 1-bit register for signal <record1_hdmi_in_hpd_en>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q>.
    Found 10-bit register for signal <hdmi_in1_frame_graycounter1_q_binary>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 4-bit register for signal <hdmi_in1_dma_level>.
    Found 4-bit register for signal <hdmi_in1_dma_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_consume>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out0_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out0_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out0_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out0_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out0_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out0_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out0_intseq_offset>.
    Found 24-bit register for signal <hdmi_out0_intseq_counter>.
    Found 4-bit register for signal <hdmi_out0_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out0_reader_level>.
    Found 4-bit register for signal <hdmi_out0_reader_produce>.
    Found 4-bit register for signal <hdmi_out0_reader_consume>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out0_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out0_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out0_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out0_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out0_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out0_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out0_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out0_fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_clocking_pll_drdy_status>.
    Found 4-bit register for signal <hdmi_out0_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_clocking_busy_counter>.
    Found 2-bit register for signal <hdmi_out0_compositeactor_abstractactor2_already_acked>.
    Found 128-bit register for signal <hdmi_out0_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor0_valid_n>.
    Found 24-bit register for signal <hdmi_out0_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out0_compositeactor_abstractactor1_valid_n>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hres>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_fi_source_payload_hscan>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vres>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_fi_source_payload_vscan>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_length>.
    Found 28-bit register for signal <hdmi_out1_fi_source_payload_base0>.
    Found 1-bit register for signal <hdmi_out1_fi_source_stb>.
    Found 1-bit register for signal <hdmi_out1_fi_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <hdmi_out1_fi_csrstorage7_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage8_storage_full>.
    Found 32-bit register for signal <hdmi_out1_fi_csrstorage9_storage_full>.
    Found 24-bit register for signal <hdmi_out1_intseq_maximum>.
    Found 24-bit register for signal <hdmi_out1_intseq_offset>.
    Found 24-bit register for signal <hdmi_out1_intseq_counter>.
    Found 4-bit register for signal <hdmi_out1_reader_rsv_level>.
    Found 4-bit register for signal <hdmi_out1_reader_level>.
    Found 4-bit register for signal <hdmi_out1_reader_produce>.
    Found 4-bit register for signal <hdmi_out1_reader_consume>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_phy_payload_vsync>.
    Found 1-bit register for signal <hdmi_out1_vtg_hactive>.
    Found 1-bit register for signal <hdmi_out1_vtg_vactive>.
    Found 9-bit register for signal <hdmi_out1_vtg_hcounter>.
    Found 12-bit register for signal <hdmi_out1_vtg_vcounter>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hres>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_start>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hsync_end>.
    Found 9-bit register for signal <hdmi_out1_vtg_tr_hscan>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vres>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_start>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vsync_end>.
    Found 12-bit register for signal <hdmi_out1_vtg_tr_vscan>.
    Found 1-bit register for signal <hdmi_out1_vtg_generate_frame_done>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q>.
    Found 10-bit register for signal <hdmi_out1_fifo_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_compositeactor_abstractactor2_already_acked>.
    Found 24-bit register for signal <hdmi_out1_compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor1_valid_n>.
    Found 128-bit register for signal <hdmi_out1_compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <hdmi_out1_compositeactor_abstractactor0_valid_n>.
    Found 1-bit register for signal <source_source_sop>.
    Found 4-bit register for signal <reader_rsv_level>.
    Found 4-bit register for signal <reader_level>.
    Found 4-bit register for signal <reader_produce>.
    Found 4-bit register for signal <reader_consume>.
    Found 28-bit register for signal <dmareadcontroller_source_payload_length>.
    Found 28-bit register for signal <dmareadcontroller_source_payload_base>.
    Found 1-bit register for signal <dmareadcontroller_source_stb>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<31>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<30>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<29>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<28>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<27>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<26>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<25>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<24>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<23>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<22>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<21>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<20>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<19>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<18>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<17>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<16>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<15>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<14>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<13>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<12>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<11>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<10>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<9>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<8>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<7>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<6>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<5>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage0_storage_full<4>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<31>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<30>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<29>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<28>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<27>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<26>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<25>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<24>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<23>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<22>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<21>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<20>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<19>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<18>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<17>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<16>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<15>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<14>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<13>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<12>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<11>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<10>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<9>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<8>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<7>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<6>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<5>>.
    Found 1-bit register for signal <dmareadcontroller_csrstorage1_storage_full<4>>.
    Found 24-bit register for signal <intsequence_maximum>.
    Found 24-bit register for signal <intsequence_offset>.
    Found 24-bit register for signal <intsequence_counter>.
    Found 24-bit register for signal <comp_actor_abstractactor0_q_payload_value>.
    Found 1-bit register for signal <comp_actor_abstractactor0_valid_n>.
    Found 128-bit register for signal <comp_actor_abstractactor1_q_payload_d>.
    Found 1-bit register for signal <comp_actor_abstractactor1_valid_n>.
    Found 3-bit register for signal <unpack_mux>.
    Found 1-bit register for signal <pending>.
    Found 1-bit register for signal <old_trigger>.
    Found 1-bit register for signal <storage_full>.
    Found 32-bit register for signal <encoder_status>.
    Found 1-bit register for signal <encoder_chroma_upsampler_valid_n0>.
    Found 1-bit register for signal <encoder_chroma_upsampler_valid_n1>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_y>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_cb>.
    Found 8-bit register for signal <encoder_chroma_upsampler_source_cr>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <encoder_chroma_upsampler_parity>.
    Found 11-bit register for signal <encoder_fifo_level>.
    Found 10-bit register for signal <encoder_fifo_produce>.
    Found 10-bit register for signal <encoder_fifo_consume>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q>.
    Found 3-bit register for signal <asyncfifo_graycounter0_q_binary>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_w_ack1>.
    Found 1-bit register for signal <new_master_dat_w_ack2>.
    Found 1-bit register for signal <new_master_dat_w_ack3>.
    Found 1-bit register for signal <new_master_dat_w_ack4>.
    Found 1-bit register for signal <new_master_dat_w_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack15>.
    Found 1-bit register for signal <new_master_dat_r_ack16>.
    Found 1-bit register for signal <new_master_dat_r_ack17>.
    Found 1-bit register for signal <new_master_dat_r_ack18>.
    Found 1-bit register for signal <new_master_dat_r_ack19>.
    Found 1-bit register for signal <new_master_dat_r_ack20>.
    Found 1-bit register for signal <new_master_dat_r_ack21>.
    Found 1-bit register for signal <new_master_dat_r_ack22>.
    Found 1-bit register for signal <new_master_dat_r_ack23>.
    Found 1-bit register for signal <new_master_dat_r_ack24>.
    Found 1-bit register for signal <new_master_dat_r_ack25>.
    Found 1-bit register for signal <new_master_dat_r_ack26>.
    Found 1-bit register for signal <new_master_dat_r_ack27>.
    Found 1-bit register for signal <new_master_dat_r_ack28>.
    Found 1-bit register for signal <new_master_dat_r_ack29>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 1-bit register for signal <n_controller_selected_wl6>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 4-bit register for signal <edid0_state>.
    Found 2-bit register for signal <dma0_state>.
    Found 4-bit register for signal <edid1_state>.
    Found 2-bit register for signal <dma1_state>.
    Found 1-bit register for signal <hdmi_out0_intseq_busy>.
    Found 1-bit register for signal <hdmi_out0_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_vtg_busy>.
    Found 1-bit register for signal <hdmi_out1_intseq_source_stb>.
    Found 1-bit register for signal <intsequence_source_stb>.
    Found 1-bit register for signal <hdmi2usbsoc_grant>.
    Found 6-bit register for signal <hdmi2usbsoc_slave_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface4_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface6_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank5_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank5_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface8_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_hscan_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vres_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_start_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vsync_end_backstore>.
    Found 4-bit register for signal <hdmi2usbsoc_bank6_fi_vscan_backstore>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_length_backstore<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_bank6_fi_base0_backstore<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface12_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface13_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_phase_sys>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_bitslip_inc>.
    Found 32-bit register for signal <hdmi2usbsoc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_phase_sys2x>.
    Found 1-bit register for signal <hdmi2usbsoc_wr_data_en_d>.
    Found 32-bit register for signal <hdmi2usbsoc_rddata0>.
    Found 32-bit register for signal <hdmi2usbsoc_rddata1>.
    Found 2-bit register for signal <hdmi2usbsoc_rddata_valid>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q>.
    Found 3-bit register for signal <asyncfifo_graycounter1_q_binary>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 1-bit register for signal <memadr_12>.
    Found 8-bit register for signal <memdat_1>.
    Found 7-bit register for signal <memadr_14>.
    Found 129-bit register for signal <memdat_2>.
    Found 8-bit register for signal <memdat_3>.
    Found 129-bit register for signal <memdat_4>.
    Found 131-bit register for signal <memdat_5>.
    Found 131-bit register for signal <memdat_6>.
    Found 8-bit register for signal <memdat_7>.
    Found 64-bit register for signal <hdmi2usbsoc_dna_status>.
    Found finite state machine <FSM_0> for signal <dna_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | base50_clk (rising_edge)                       |
    | Reset              | base50_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 2048                                           |
    | Inputs             | 17                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6609                                           |
    | Inputs             | 25                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <hdmi2usbsoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4092_OUT> created at line 15500.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4093_OUT> created at line 15501.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4098_OUT> created at line 15506.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4099_OUT> created at line 15507.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_sub_4364_OUT> created at line 15657.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_sub_4370_OUT> created at line 15705.
    Found 8-bit subtractor for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_sub_4376_OUT> created at line 15753.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4722_OUT> created at line 16567.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4723_OUT> created at line 16568.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4728_OUT> created at line 16573.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4729_OUT> created at line 16574.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_sub_4994_OUT> created at line 16724.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_sub_5000_OUT> created at line 16772.
    Found 8-bit subtractor for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_sub_5006_OUT> created at line 16820.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5093_OUT> created at line 17041.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5094_OUT> created at line 17042.
    Found 9-bit subtractor for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5095_OUT> created at line 17043.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_5426_OUT> created at line 17366.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_5427_OUT> created at line 17367.
    Found 9-bit subtractor for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_5428_OUT> created at line 17368.
    Found 11-bit subtractor for signal <hdmi2usbsoc_por[10]_GND_1_o_sub_5692_OUT> created at line 17563.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_5750_OUT> created at line 18429.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_5759_OUT> created at line 18444.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_5763_OUT> created at line 18451.
    Found 8-bit subtractor for signal <hdmi2usbsoc_sdram_counter1[7]_GND_1_o_sub_5781_OUT> created at line 18524.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_5784_OUT> created at line 18538.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_5793_OUT> created at line 18553.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_5797_OUT> created at line 18568.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_5806_OUT> created at line 18583.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_5810_OUT> created at line 18598.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_5819_OUT> created at line 18613.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_5823_OUT> created at line 18628.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_5832_OUT> created at line 18643.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count[1]_GND_1_o_sub_5836_OUT> created at line 18658.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_5845_OUT> created at line 18673.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count[1]_GND_1_o_sub_5849_OUT> created at line 18688.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_5858_OUT> created at line 18703.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count[1]_GND_1_o_sub_5862_OUT> created at line 18718.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_5871_OUT> created at line 18733.
    Found 2-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count[1]_GND_1_o_sub_5875_OUT> created at line 18748.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_5884_OUT> created at line 18763.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_5887_OUT> created at line 18771.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_5890_OUT> created at line 18778.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_6401_OUT> created at line 20626.
    Found 4-bit subtractor for signal <hdmi_in0_dma_level[3]_GND_1_o_sub_6416_OUT> created at line 20657.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_6446_OUT> created at line 20884.
    Found 4-bit subtractor for signal <hdmi_in1_dma_level[3]_GND_1_o_sub_6461_OUT> created at line 20915.
    Found 4-bit subtractor for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_sub_6477_OUT> created at line 20964.
    Found 4-bit subtractor for signal <hdmi_out0_reader_level[3]_GND_1_o_sub_6490_OUT> created at line 20987.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_remaining_bits[3]_GND_1_o_sub_6499_OUT> created at line 21011.
    Found 4-bit subtractor for signal <hdmi_out0_clocking_busy_counter[3]_GND_1_o_sub_6504_OUT> created at line 21019.
    Found 4-bit subtractor for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_sub_6564_OUT> created at line 21151.
    Found 4-bit subtractor for signal <hdmi_out1_reader_level[3]_GND_1_o_sub_6577_OUT> created at line 21174.
    Found 4-bit subtractor for signal <reader_rsv_level[3]_GND_1_o_sub_6607_OUT> created at line 21262.
    Found 4-bit subtractor for signal <reader_level[3]_GND_1_o_sub_6620_OUT> created at line 21285.
    Found 11-bit subtractor for signal <encoder_fifo_level[10]_GND_1_o_sub_6650_OUT> created at line 21377.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter0_q_binary[9]_GND_1_o_add_1541_OUT> created at line 8825.
    Found 10-bit adder for signal <hdmi_in0_frame_graycounter1_q_binary[9]_GND_1_o_add_1544_OUT> created at line 8841.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter0_q_binary[9]_GND_1_o_add_1718_OUT> created at line 9504.
    Found 10-bit adder for signal <hdmi_in1_frame_graycounter1_q_binary[9]_GND_1_o_add_1721_OUT> created at line 9520.
    Found 24-bit adder for signal <hdmi_out0_intseq_source_payload_value> created at line 9827.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter0_q_binary[9]_GND_1_o_add_1867_OUT> created at line 9920.
    Found 10-bit adder for signal <hdmi_out0_fifo_graycounter1_q_binary[9]_GND_1_o_add_1870_OUT> created at line 9936.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter0_q_binary[9]_GND_1_o_add_2015_OUT> created at line 10227.
    Found 10-bit adder for signal <hdmi_out1_fifo_graycounter1_q_binary[9]_GND_1_o_add_2018_OUT> created at line 10243.
    Found 24-bit adder for signal <hdmi_out1_intseq_source_payload_value> created at line 10436.
    Found 24-bit adder for signal <intsequence_source_payload_value> created at line 10592.
    Found 3-bit adder for signal <asyncfifo_graycounter0_q_binary[2]_GND_1_o_add_2148_OUT> created at line 10727.
    Found 3-bit adder for signal <asyncfifo_graycounter1_q_binary[2]_GND_1_o_add_2151_OUT> created at line 10743.
    Found 6-bit adder for signal <hdmi2usbsoc_dna_cnt[5]_GND_1_o_add_3754_OUT> created at line 14767.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_3816_OUT> created at line 15037.
    Found 2-bit adder for signal <n17458[1:0]> created at line 15045.
    Found 2-bit adder for signal <n17461[1:0]> created at line 15045.
    Found 3-bit adder for signal <n17464[2:0]> created at line 15045.
    Found 2-bit adder for signal <n17467[1:0]> created at line 15045.
    Found 2-bit adder for signal <n17470[1:0]> created at line 15045.
    Found 3-bit adder for signal <n17473[2:0]> created at line 15045.
    Found 4-bit adder for signal <n16694> created at line 15045.
    Found 25-bit adder for signal <n17478> created at line 15048.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_3833_OUT> created at line 15055.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_3897_OUT> created at line 15136.
    Found 2-bit adder for signal <n17485[1:0]> created at line 15144.
    Found 2-bit adder for signal <n17488[1:0]> created at line 15144.
    Found 3-bit adder for signal <n17491[2:0]> created at line 15144.
    Found 2-bit adder for signal <n17494[1:0]> created at line 15144.
    Found 2-bit adder for signal <n17497[1:0]> created at line 15144.
    Found 3-bit adder for signal <n17500[2:0]> created at line 15144.
    Found 4-bit adder for signal <n16696> created at line 15144.
    Found 25-bit adder for signal <n17505> created at line 15147.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_3914_OUT> created at line 15154.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_3978_OUT> created at line 15235.
    Found 2-bit adder for signal <n17512[1:0]> created at line 15243.
    Found 2-bit adder for signal <n17515[1:0]> created at line 15243.
    Found 3-bit adder for signal <n17518[2:0]> created at line 15243.
    Found 2-bit adder for signal <n17521[1:0]> created at line 15243.
    Found 2-bit adder for signal <n17524[1:0]> created at line 15243.
    Found 3-bit adder for signal <n17527[2:0]> created at line 15243.
    Found 4-bit adder for signal <n16698> created at line 15243.
    Found 25-bit adder for signal <n17532> created at line 15246.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_3995_OUT> created at line 15253.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4007_OUT> created at line 15296.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4008_OUT> created at line 15298.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4010_OUT> created at line 15300.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4011_OUT> created at line 15302.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4013_OUT> created at line 15304.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4014_OUT> created at line 15306.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4019_OUT> created at line 15321.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4023_OUT> created at line 15337.
    Found 3-bit adder for signal <hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4038_OUT> created at line 15402.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4047_OUT> created at line 15504.
    Found 17-bit adder for signal <n14329> created at line 15505.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4104_OUT> created at line 15512.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4105_OUT> created at line 15513.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4106_OUT> created at line 15514.
    Found 9-bit adder for signal <n16692> created at line 15580.
    Found 9-bit adder for signal <n16693> created at line 15581.
    Found 8-bit adder for signal <hdmi_in0_datacapture0_lateness[7]_GND_1_o_add_4365_OUT> created at line 15660.
    Found 8-bit adder for signal <hdmi_in0_datacapture1_lateness[7]_GND_1_o_add_4371_OUT> created at line 15708.
    Found 8-bit adder for signal <hdmi_in0_datacapture2_lateness[7]_GND_1_o_add_4377_OUT> created at line 15756.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4446_OUT> created at line 16104.
    Found 2-bit adder for signal <n17581[1:0]> created at line 16112.
    Found 2-bit adder for signal <n17584[1:0]> created at line 16112.
    Found 3-bit adder for signal <n17587[2:0]> created at line 16112.
    Found 2-bit adder for signal <n17590[1:0]> created at line 16112.
    Found 2-bit adder for signal <n17593[1:0]> created at line 16112.
    Found 3-bit adder for signal <n17596[2:0]> created at line 16112.
    Found 4-bit adder for signal <n16750> created at line 16112.
    Found 25-bit adder for signal <n17601> created at line 16115.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4463_OUT> created at line 16122.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4527_OUT> created at line 16203.
    Found 2-bit adder for signal <n17608[1:0]> created at line 16211.
    Found 2-bit adder for signal <n17611[1:0]> created at line 16211.
    Found 3-bit adder for signal <n17614[2:0]> created at line 16211.
    Found 2-bit adder for signal <n17617[1:0]> created at line 16211.
    Found 2-bit adder for signal <n17620[1:0]> created at line 16211.
    Found 3-bit adder for signal <n17623[2:0]> created at line 16211.
    Found 4-bit adder for signal <n16752> created at line 16211.
    Found 25-bit adder for signal <n17628> created at line 16214.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4544_OUT> created at line 16221.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4608_OUT> created at line 16302.
    Found 2-bit adder for signal <n17635[1:0]> created at line 16310.
    Found 2-bit adder for signal <n17638[1:0]> created at line 16310.
    Found 3-bit adder for signal <n17641[2:0]> created at line 16310.
    Found 2-bit adder for signal <n17644[1:0]> created at line 16310.
    Found 2-bit adder for signal <n17647[1:0]> created at line 16310.
    Found 3-bit adder for signal <n17650[2:0]> created at line 16310.
    Found 4-bit adder for signal <n16754> created at line 16310.
    Found 25-bit adder for signal <n17655> created at line 16313.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_4625_OUT> created at line 16320.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_4637_OUT> created at line 16363.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_4638_OUT> created at line 16365.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_4640_OUT> created at line 16367.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_4641_OUT> created at line 16369.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_4643_OUT> created at line 16371.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_4644_OUT> created at line 16373.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_4649_OUT> created at line 16388.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_4653_OUT> created at line 16404.
    Found 3-bit adder for signal <hdmi_in1_frame_pack_counter[2]_GND_1_o_add_4668_OUT> created at line 16469.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4677_OUT> created at line 16571.
    Found 17-bit adder for signal <n14634> created at line 16572.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_4734_OUT> created at line 16579.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4735_OUT> created at line 16580.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4736_OUT> created at line 16581.
    Found 9-bit adder for signal <n16748> created at line 16647.
    Found 9-bit adder for signal <n16749> created at line 16648.
    Found 8-bit adder for signal <hdmi_in1_datacapture0_lateness[7]_GND_1_o_add_4995_OUT> created at line 16727.
    Found 8-bit adder for signal <hdmi_in1_datacapture1_lateness[7]_GND_1_o_add_5001_OUT> created at line 16775.
    Found 8-bit adder for signal <hdmi_in1_datacapture2_lateness[7]_GND_1_o_add_5007_OUT> created at line 16823.
    Found 3-bit adder for signal <hdmi_out0_fifo_unpack_counter[2]_GND_1_o_add_5024_OUT> created at line 16928.
    Found 14-bit adder for signal <n14844> created at line 17048.
    Found 14-bit adder for signal <n17708> created at line 17049.
    Found 14-bit adder for signal <n14846> created at line 17049.
    Found 14-bit adder for signal <n14847> created at line 17050.
    Found 2-bit adder for signal <n17716[1:0]> created at line 17079.
    Found 2-bit adder for signal <n17719[1:0]> created at line 17079.
    Found 3-bit adder for signal <n17722[2:0]> created at line 17079.
    Found 2-bit adder for signal <n17725[1:0]> created at line 17079.
    Found 2-bit adder for signal <n17728[1:0]> created at line 17079.
    Found 3-bit adder for signal <n17731[2:0]> created at line 17079.
    Found 4-bit adder for signal <n16892> created at line 17079.
    Found 4-bit adder for signal <n17741> created at line 17090.
    Found 4-bit adder for signal <n17742> created at line 17090.
    Found 4-bit adder for signal <n17753> created at line 17090.
    Found 4-bit adder for signal <n17750> created at line 17090.
    Found 4-bit adder for signal <n17751> created at line 17090.
    Found 4-bit adder for signal <n17754> created at line 17090.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5127_OUT> created at line 17090.
    Found 2-bit adder for signal <n17758[1:0]> created at line 17091.
    Found 2-bit adder for signal <n17761[1:0]> created at line 17091.
    Found 3-bit adder for signal <n17764[2:0]> created at line 17091.
    Found 2-bit adder for signal <n17767[1:0]> created at line 17091.
    Found 2-bit adder for signal <n17770[1:0]> created at line 17091.
    Found 3-bit adder for signal <n17773[2:0]> created at line 17091.
    Found 4-bit adder for signal <n16894> created at line 17091.
    Found 2-bit adder for signal <n17794[1:0]> created at line 17127.
    Found 2-bit adder for signal <n17797[1:0]> created at line 17127.
    Found 3-bit adder for signal <n17800[2:0]> created at line 17127.
    Found 2-bit adder for signal <n17803[1:0]> created at line 17127.
    Found 2-bit adder for signal <n17806[1:0]> created at line 17127.
    Found 3-bit adder for signal <n17809[2:0]> created at line 17127.
    Found 4-bit adder for signal <n16895> created at line 17127.
    Found 4-bit adder for signal <n17819> created at line 17138.
    Found 4-bit adder for signal <n17820> created at line 17138.
    Found 4-bit adder for signal <n17831> created at line 17138.
    Found 4-bit adder for signal <n17828> created at line 17138.
    Found 4-bit adder for signal <n17829> created at line 17138.
    Found 4-bit adder for signal <n17832> created at line 17138.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5184_OUT> created at line 17138.
    Found 2-bit adder for signal <n17836[1:0]> created at line 17139.
    Found 2-bit adder for signal <n17839[1:0]> created at line 17139.
    Found 3-bit adder for signal <n17842[2:0]> created at line 17139.
    Found 2-bit adder for signal <n17845[1:0]> created at line 17139.
    Found 2-bit adder for signal <n17848[1:0]> created at line 17139.
    Found 3-bit adder for signal <n17851[2:0]> created at line 17139.
    Found 4-bit adder for signal <n16897> created at line 17139.
    Found 2-bit adder for signal <n17872[1:0]> created at line 17175.
    Found 2-bit adder for signal <n17875[1:0]> created at line 17175.
    Found 3-bit adder for signal <n17878[2:0]> created at line 17175.
    Found 2-bit adder for signal <n17881[1:0]> created at line 17175.
    Found 2-bit adder for signal <n17884[1:0]> created at line 17175.
    Found 3-bit adder for signal <n17887[2:0]> created at line 17175.
    Found 4-bit adder for signal <n16898> created at line 17175.
    Found 4-bit adder for signal <n17897> created at line 17186.
    Found 4-bit adder for signal <n17898> created at line 17186.
    Found 4-bit adder for signal <n17909> created at line 17186.
    Found 4-bit adder for signal <n17906> created at line 17186.
    Found 4-bit adder for signal <n17907> created at line 17186.
    Found 4-bit adder for signal <n17910> created at line 17186.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5241_OUT> created at line 17186.
    Found 2-bit adder for signal <n17914[1:0]> created at line 17187.
    Found 2-bit adder for signal <n17917[1:0]> created at line 17187.
    Found 3-bit adder for signal <n17920[2:0]> created at line 17187.
    Found 2-bit adder for signal <n17923[1:0]> created at line 17187.
    Found 2-bit adder for signal <n17926[1:0]> created at line 17187.
    Found 3-bit adder for signal <n17929[2:0]> created at line 17187.
    Found 4-bit adder for signal <n16900> created at line 17187.
    Found 3-bit adder for signal <hdmi_out1_fifo_unpack_counter[2]_GND_1_o_add_5357_OUT> created at line 17253.
    Found 14-bit adder for signal <n15053> created at line 17373.
    Found 14-bit adder for signal <n17956> created at line 17374.
    Found 14-bit adder for signal <n15055> created at line 17374.
    Found 14-bit adder for signal <n15056> created at line 17375.
    Found 2-bit adder for signal <n17964[1:0]> created at line 17404.
    Found 2-bit adder for signal <n17967[1:0]> created at line 17404.
    Found 3-bit adder for signal <n17970[2:0]> created at line 17404.
    Found 2-bit adder for signal <n17973[1:0]> created at line 17404.
    Found 2-bit adder for signal <n17976[1:0]> created at line 17404.
    Found 3-bit adder for signal <n17979[2:0]> created at line 17404.
    Found 4-bit adder for signal <n17034> created at line 17404.
    Found 4-bit adder for signal <n17989> created at line 17415.
    Found 4-bit adder for signal <n17990> created at line 17415.
    Found 4-bit adder for signal <n18001> created at line 17415.
    Found 4-bit adder for signal <n17998> created at line 17415.
    Found 4-bit adder for signal <n17999> created at line 17415.
    Found 4-bit adder for signal <n18002> created at line 17415.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5460_OUT> created at line 17415.
    Found 2-bit adder for signal <n18006[1:0]> created at line 17416.
    Found 2-bit adder for signal <n18009[1:0]> created at line 17416.
    Found 3-bit adder for signal <n18012[2:0]> created at line 17416.
    Found 2-bit adder for signal <n18015[1:0]> created at line 17416.
    Found 2-bit adder for signal <n18018[1:0]> created at line 17416.
    Found 3-bit adder for signal <n18021[2:0]> created at line 17416.
    Found 4-bit adder for signal <n17036> created at line 17416.
    Found 2-bit adder for signal <n18042[1:0]> created at line 17452.
    Found 2-bit adder for signal <n18045[1:0]> created at line 17452.
    Found 3-bit adder for signal <n18048[2:0]> created at line 17452.
    Found 2-bit adder for signal <n18051[1:0]> created at line 17452.
    Found 2-bit adder for signal <n18054[1:0]> created at line 17452.
    Found 3-bit adder for signal <n18057[2:0]> created at line 17452.
    Found 4-bit adder for signal <n17037> created at line 17452.
    Found 4-bit adder for signal <n18067> created at line 17463.
    Found 4-bit adder for signal <n18068> created at line 17463.
    Found 4-bit adder for signal <n18079> created at line 17463.
    Found 4-bit adder for signal <n18076> created at line 17463.
    Found 4-bit adder for signal <n18077> created at line 17463.
    Found 4-bit adder for signal <n18080> created at line 17463.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5517_OUT> created at line 17463.
    Found 2-bit adder for signal <n18084[1:0]> created at line 17464.
    Found 2-bit adder for signal <n18087[1:0]> created at line 17464.
    Found 3-bit adder for signal <n18090[2:0]> created at line 17464.
    Found 2-bit adder for signal <n18093[1:0]> created at line 17464.
    Found 2-bit adder for signal <n18096[1:0]> created at line 17464.
    Found 3-bit adder for signal <n18099[2:0]> created at line 17464.
    Found 4-bit adder for signal <n17039> created at line 17464.
    Found 2-bit adder for signal <n18120[1:0]> created at line 17500.
    Found 2-bit adder for signal <n18123[1:0]> created at line 17500.
    Found 3-bit adder for signal <n18126[2:0]> created at line 17500.
    Found 2-bit adder for signal <n18129[1:0]> created at line 17500.
    Found 2-bit adder for signal <n18132[1:0]> created at line 17500.
    Found 3-bit adder for signal <n18135[2:0]> created at line 17500.
    Found 4-bit adder for signal <n17040> created at line 17500.
    Found 4-bit adder for signal <n18145> created at line 17511.
    Found 4-bit adder for signal <n18146> created at line 17511.
    Found 4-bit adder for signal <n18157> created at line 17511.
    Found 4-bit adder for signal <n18154> created at line 17511.
    Found 4-bit adder for signal <n18155> created at line 17511.
    Found 4-bit adder for signal <n18158> created at line 17511.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5574_OUT> created at line 17511.
    Found 2-bit adder for signal <n18162[1:0]> created at line 17512.
    Found 2-bit adder for signal <n18165[1:0]> created at line 17512.
    Found 3-bit adder for signal <n18168[2:0]> created at line 17512.
    Found 2-bit adder for signal <n18171[1:0]> created at line 17512.
    Found 2-bit adder for signal <n18174[1:0]> created at line 17512.
    Found 3-bit adder for signal <n18177[2:0]> created at line 17512.
    Found 4-bit adder for signal <n17042> created at line 17512.
    Found 1-bit adder for signal <hdmi2usbsoc_half_rate_phy_phase_sel_PWR_1_o_add_5697_OUT<0>> created at line 17605.
    Found 1-bit adder for signal <hdmi2usbsoc_half_rate_phy_phase_half_PWR_1_o_add_5698_OUT<0>> created at line 17607.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_5712_OUT> created at line 18337.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_5715_OUT> created at line 18351.
    Found 33-bit adder for signal <n18206> created at line 18367.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_5727_OUT> created at line 18380.
    Found 33-bit adder for signal <n18211> created at line 18399.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_5743_OUT> created at line 18418.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_5745_OUT> created at line 18421.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_5747_OUT> created at line 18425.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_5752_OUT> created at line 18433.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_5754_OUT> created at line 18436.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_5756_OUT> created at line 18440.
    Found 5-bit adder for signal <hdmi2usbsoc_sdram_counter0[4]_GND_1_o_add_5775_OUT> created at line 18512.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_5786_OUT> created at line 18542.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_5788_OUT> created at line 18545.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_level[3]_GND_1_o_add_5790_OUT> created at line 18549.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_5799_OUT> created at line 18572.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_5801_OUT> created at line 18575.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_level[3]_GND_1_o_add_5803_OUT> created at line 18579.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_5812_OUT> created at line 18602.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_5814_OUT> created at line 18605.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_level[3]_GND_1_o_add_5816_OUT> created at line 18609.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_5825_OUT> created at line 18632.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_5827_OUT> created at line 18635.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_level[3]_GND_1_o_add_5829_OUT> created at line 18639.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_5838_OUT> created at line 18662.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_5840_OUT> created at line 18665.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_level[3]_GND_1_o_add_5842_OUT> created at line 18669.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_5851_OUT> created at line 18692.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_5853_OUT> created at line 18695.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_level[3]_GND_1_o_add_5855_OUT> created at line 18699.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_5864_OUT> created at line 18722.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_5866_OUT> created at line 18725.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_level[3]_GND_1_o_add_5868_OUT> created at line 18729.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_5877_OUT> created at line 18752.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_5879_OUT> created at line 18755.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_level[3]_GND_1_o_add_5881_OUT> created at line 18759.
    Found 25-bit adder for signal <n18275> created at line 19286.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_6009_OUT> created at line 19295.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_6011_OUT> created at line 19298.
    Found 7-bit adder for signal <n18281> created at line 20404.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_6376_OUT> created at line 20418.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_6381_OUT> created at line 20429.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_6399_OUT> created at line 20625.
    Found 4-bit adder for signal <hdmi_in0_dma_produce[3]_GND_1_o_add_6406_OUT> created at line 20641.
    Found 4-bit adder for signal <hdmi_in0_dma_consume[3]_GND_1_o_add_6410_OUT> created at line 20648.
    Found 4-bit adder for signal <hdmi_in0_dma_level[3]_GND_1_o_add_6413_OUT> created at line 20653.
    Found 7-bit adder for signal <n18295> created at line 20662.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_6421_OUT> created at line 20676.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_6426_OUT> created at line 20687.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_6444_OUT> created at line 20883.
    Found 4-bit adder for signal <hdmi_in1_dma_produce[3]_GND_1_o_add_6451_OUT> created at line 20899.
    Found 4-bit adder for signal <hdmi_in1_dma_consume[3]_GND_1_o_add_6455_OUT> created at line 20906.
    Found 4-bit adder for signal <hdmi_in1_dma_level[3]_GND_1_o_add_6458_OUT> created at line 20911.
    Found 4-bit adder for signal <hdmi_out0_reader_rsv_level[3]_GND_1_o_add_6474_OUT> created at line 20960.
    Found 4-bit adder for signal <hdmi_out0_reader_produce[3]_GND_1_o_add_6480_OUT> created at line 20971.
    Found 4-bit adder for signal <hdmi_out0_reader_consume[3]_GND_1_o_add_6484_OUT> created at line 20978.
    Found 4-bit adder for signal <hdmi_out0_reader_level[3]_GND_1_o_add_6487_OUT> created at line 20983.
    Found 24-bit adder for signal <hdmi_out0_intseq_counter[23]_GND_1_o_add_6492_OUT> created at line 20999.
    Found 9-bit adder for signal <hdmi_out0_vtg_hcounter[8]_GND_1_o_add_6518_OUT> created at line 21053.
    Found 12-bit adder for signal <hdmi_out0_vtg_vcounter[11]_GND_1_o_add_6525_OUT> created at line 21072.
    Found 9-bit adder for signal <hdmi_out1_vtg_hcounter[8]_GND_1_o_add_6543_OUT> created at line 21103.
    Found 12-bit adder for signal <hdmi_out1_vtg_vcounter[11]_GND_1_o_add_6550_OUT> created at line 21122.
    Found 4-bit adder for signal <hdmi_out1_reader_rsv_level[3]_GND_1_o_add_6561_OUT> created at line 21147.
    Found 4-bit adder for signal <hdmi_out1_reader_produce[3]_GND_1_o_add_6567_OUT> created at line 21158.
    Found 4-bit adder for signal <hdmi_out1_reader_consume[3]_GND_1_o_add_6571_OUT> created at line 21165.
    Found 4-bit adder for signal <hdmi_out1_reader_level[3]_GND_1_o_add_6574_OUT> created at line 21170.
    Found 24-bit adder for signal <hdmi_out1_intseq_counter[23]_GND_1_o_add_6593_OUT> created at line 21231.
    Found 3-bit adder for signal <unpack_mux[2]_GND_1_o_add_6600_OUT> created at line 21247.
    Found 4-bit adder for signal <reader_rsv_level[3]_GND_1_o_add_6604_OUT> created at line 21258.
    Found 4-bit adder for signal <reader_produce[3]_GND_1_o_add_6610_OUT> created at line 21269.
    Found 4-bit adder for signal <reader_consume[3]_GND_1_o_add_6614_OUT> created at line 21276.
    Found 4-bit adder for signal <reader_level[3]_GND_1_o_add_6617_OUT> created at line 21281.
    Found 24-bit adder for signal <intsequence_counter[23]_GND_1_o_add_6624_OUT> created at line 21306.
    Found 32-bit adder for signal <encoder_status[31]_GND_1_o_add_6631_OUT> created at line 21328.
    Found 10-bit adder for signal <encoder_fifo_produce[9]_GND_1_o_add_6643_OUT> created at line 21366.
    Found 10-bit adder for signal <encoder_fifo_consume[9]_GND_1_o_add_6645_OUT> created at line 21369.
    Found 11-bit adder for signal <encoder_fifo_level[10]_GND_1_o_add_6647_OUT> created at line 21373.
    Found 4-bit adder for signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_7432_OUT> created at line 23125.
    Found 6-bit subtractor for signal <_n24614> created at line 17216.
    Found 6-bit subtractor for signal <_n24615> created at line 17216.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5273_OUT> created at line 17216.
    Found 6-bit subtractor for signal <_n24620> created at line 17120.
    Found 6-bit subtractor for signal <_n24621> created at line 17120.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5159_OUT> created at line 17120.
    Found 6-bit subtractor for signal <_n24623> created at line 17440.
    Found 6-bit adder for signal <_n24624> created at line 17440.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5489_OUT> created at line 17440.
    Found 6-bit subtractor for signal <_n24626> created at line 17105.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5141_OUT> created at line 17105.
    Found 6-bit subtractor for signal <_n24628> created at line 17108.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5144_OUT> created at line 17108.
    Found 6-bit subtractor for signal <_n24630> created at line 17115.
    Found 6-bit adder for signal <_n24631> created at line 17115.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5156_OUT> created at line 17115.
    Found 6-bit subtractor for signal <_n24633> created at line 17204.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5258_OUT> created at line 17204.
    Found 6-bit subtractor for signal <_n24635> created at line 17529.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5591_OUT> created at line 17529.
    Found 6-bit subtractor for signal <_n24637> created at line 17163.
    Found 6-bit adder for signal <_n24638> created at line 17163.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5213_OUT> created at line 17163.
    Found 6-bit subtractor for signal <_n24640> created at line 17430.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5474_OUT> created at line 17430.
    Found 6-bit subtractor for signal <_n24642> created at line 17433.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5477_OUT> created at line 17433.
    Found 6-bit subtractor for signal <_n24644> created at line 17168.
    Found 6-bit subtractor for signal <_n24645> created at line 17168.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5216_OUT> created at line 17168.
    Found 6-bit subtractor for signal <_n24647> created at line 17153.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5198_OUT> created at line 17153.
    Found 6-bit subtractor for signal <_n24649> created at line 17536.
    Found 6-bit adder for signal <_n24650> created at line 17536.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5603_OUT> created at line 17536.
    Found 6-bit subtractor for signal <_n24652> created at line 17445.
    Found 6-bit subtractor for signal <_n24653> created at line 17445.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5492_OUT> created at line 17445.
    Found 6-bit subtractor for signal <_n24657> created at line 17493.
    Found 6-bit subtractor for signal <_n24658> created at line 17493.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5549_OUT> created at line 17493.
    Found 6-bit subtractor for signal <_n24660> created at line 17481.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5534_OUT> created at line 17481.
    Found 6-bit subtractor for signal <_n24662> created at line 17526.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5588_OUT> created at line 17526.
    Found 6-bit subtractor for signal <_n24664> created at line 17541.
    Found 6-bit subtractor for signal <_n24665> created at line 17541.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5606_OUT> created at line 17541.
    Found 6-bit subtractor for signal <_n24667> created at line 17201.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5255_OUT> created at line 17201.
    Found 6-bit subtractor for signal <_n24670> created at line 17488.
    Found 6-bit adder for signal <_n24671> created at line 17488.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5546_OUT> created at line 17488.
    Found 6-bit subtractor for signal <_n24673> created at line 17156.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5201_OUT> created at line 17156.
    Found 6-bit subtractor for signal <_n24675> created at line 17211.
    Found 6-bit adder for signal <_n24676> created at line 17211.
    Found 6-bit adder for signal <hdmi_out0_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5270_OUT> created at line 17211.
    Found 6-bit subtractor for signal <_n24678> created at line 17478.
    Found 6-bit adder for signal <hdmi_out1_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5531_OUT> created at line 17478.
    Found 20-bit shifter logical right for signal <n14217> created at line 15043
    Found 20-bit shifter logical right for signal <n14249> created at line 15142
    Found 20-bit shifter logical right for signal <n14281> created at line 15241
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4045_OUT> created at line 15502.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4046_OUT> created at line 15503.
    Found 12x9-bit multiplier for signal <n14332> created at line 15509.
    Found 12x9-bit multiplier for signal <n14333> created at line 15510.
    Found 20-bit shifter logical right for signal <n14522> created at line 16110
    Found 20-bit shifter logical right for signal <n14554> created at line 16209
    Found 20-bit shifter logical right for signal <n14586> created at line 16308
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4675_OUT> created at line 16569.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4676_OUT> created at line 16570.
    Found 12x9-bit multiplier for signal <n14637> created at line 16576.
    Found 12x9-bit multiplier for signal <n14638> created at line 16577.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5061_OUT> created at line 17044.
    Found 9x5-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5062_OUT> created at line 17045.
    Found 9x6-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5063_OUT> created at line 17046.
    Found 9x8-bit multiplier for signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5064_OUT> created at line 17047.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5394_OUT> created at line 17369.
    Found 9x5-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5395_OUT> created at line 17370.
    Found 9x6-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5396_OUT> created at line 17371.
    Found 9x8-bit multiplier for signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5397_OUT> created at line 17372.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 4x10-bit Read Only RAM for signal <array_muxed39>
    Found 16x8-bit Read Only RAM for signal <hdmi2usbsoc_interface9_adr[3]_GND_1_o_wide_mux_6719_OUT>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 32-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface0_wb_sdram_dat_r> created at line 8185.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_interface_ack> created at line 8308.
    Found 16-bit 8-to-1 multiplexer for signal <unpack_source_payload_data> created at line 10500.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 11993.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 12029.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 12101.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 12137.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 12209.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 12245.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 12281.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 12317.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 12353.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 12425.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 12461.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 12533.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 12569.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 12605.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed14> created at line 12701.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed17> created at line 12791.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed20> created at line 12881.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed23> created at line 12971.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed26> created at line 13061.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed29> created at line 13151.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed32> created at line 13241.
    Found 1-bit 7-to-1 multiplexer for signal <rhs_array_muxed35> created at line 13331.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed3> created at line 13769.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed4> created at line 13793.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed5> created at line 13817.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 13841.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 13865.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 13889.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 13937.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 13961.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 13985.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 14009.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 14033.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 14057.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 14081.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi2usbsoc_interface0_adr[2]_hdmi2usbsoc_bank0_id0_w[7]_wide_mux_6652_OUT> created at line 21401.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface1_adr[2]_GND_1_o_wide_mux_6654_OUT> created at line 21430.
    Found 8-bit 15-to-1 multiplexer for signal <hdmi2usbsoc_interface2_adr[3]_GND_1_o_wide_mux_6656_OUT> created at line 21450.
    Found 8-bit 41-to-1 multiplexer for signal <hdmi2usbsoc_interface7_adr[5]_GND_1_o_wide_mux_6678_OUT> created at line 22090.
    Found 8-bit 28-to-1 multiplexer for signal <hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6699_OUT> created at line 22320.
    Found 8-bit 63-to-1 multiplexer for signal <hdmi2usbsoc_interface10_adr[5]_GND_1_o_wide_mux_6721_OUT> created at line 22521.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface11_adr[4]_GND_1_o_wide_mux_6732_OUT> created at line 22825.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface12_adr[2]_GND_1_o_wide_mux_6734_OUT> created at line 22915.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface13_adr[1]_hdmi2usbsoc_bank11_tuning_word0_w[7]_wide_mux_6737_OUT> created at line 22942.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> created at line 887.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> created at line 965.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> created at line 1043.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> created at line 1082.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> created at line 1121.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> created at line 1160.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> created at line 926.
    Found 22-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> created at line 1004.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_y[7]_hdmi_out0_fifo_asyncfifo_dout_p7_y[7]_mux_5047_OUT> created at line 16960.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out0_fifo_pix_cb_cr[7]_hdmi_out0_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5048_OUT> created at line 16960.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_y[7]_hdmi_out1_fifo_asyncfifo_dout_p7_y[7]_mux_5380_OUT> created at line 17285.
    Found 8-bit 8-to-1 multiplexer for signal <hdmi_out1_fifo_pix_cb_cr[7]_hdmi_out1_fifo_asyncfifo_dout_p7_cb_cr[7]_mux_5381_OUT> created at line 17285.
    Found 1-bit 8-to-1 multiplexer for signal <_n24693> created at line 20440.
    Found 1-bit 8-to-1 multiplexer for signal <_n24708> created at line 20698.
    Found 1-bit tristate buffer for signal <record0_hdmi_in_sda> created at line 24651
    Found 1-bit tristate buffer for signal <record1_hdmi_in_sda> created at line 25075
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 6581
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 6711
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 6841
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 6971
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 7101
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 7231
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 7361
    Found 14-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 7491
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_437_o> created at line 7705
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_438_o> created at line 7705
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_439_o> created at line 7706
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_440_o> created at line 7706
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_441_o> created at line 7707
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_442_o> created at line 7707
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_443_o> created at line 7708
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_444_o> created at line 7708
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_445_o> created at line 7709
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_446_o> created at line 7709
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_447_o> created at line 7710
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_448_o> created at line 7710
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_449_o> created at line 7711
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_450_o> created at line 7711
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_451_o> created at line 7712
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_452_o> created at line 7712
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_455_o> created at line 7762
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_choose_req_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_456_o> created at line 7762
    Found 31-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[30]_GND_1_o_equal_1373_o> created at line 8227
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[9]_hdmi_in0_frame_consume_wdomain[9]_equal_1534_o> created at line 8811
    Found 1-bit comparator equal for signal <hdmi_in0_frame_graycounter0_q[8]_hdmi_in0_frame_consume_wdomain[8]_equal_1535_o> created at line 8811
    Found 8-bit comparator not equal for signal <n1657> created at line 8811
    Found 10-bit comparator equal for signal <n1660> created at line 8812
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[9]_hdmi_in1_frame_consume_wdomain[9]_equal_1711_o> created at line 9490
    Found 1-bit comparator equal for signal <hdmi_in1_frame_graycounter0_q[8]_hdmi_in1_frame_consume_wdomain[8]_equal_1712_o> created at line 9490
    Found 8-bit comparator not equal for signal <n2039> created at line 9490
    Found 10-bit comparator equal for signal <n2042> created at line 9491
    Found 24-bit comparator equal for signal <hdmi_out0_intseq_last> created at line 9826
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[9]_hdmi_out0_fifo_consume_wdomain[9]_equal_1860_o> created at line 9906
    Found 1-bit comparator equal for signal <hdmi_out0_fifo_graycounter0_q[8]_hdmi_out0_fifo_consume_wdomain[8]_equal_1861_o> created at line 9906
    Found 8-bit comparator not equal for signal <n2278> created at line 9906
    Found 10-bit comparator not equal for signal <n2281> created at line 9907
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es0_n1d[3]_LessThan_1894_o> created at line 9985
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es1_n1d[3]_LessThan_1896_o> created at line 9986
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_hdmi_phy_es2_n1d[3]_LessThan_1898_o> created at line 9987
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[9]_hdmi_out1_fifo_consume_wdomain[9]_equal_2008_o> created at line 10213
    Found 1-bit comparator equal for signal <hdmi_out1_fifo_graycounter0_q[8]_hdmi_out1_fifo_consume_wdomain[8]_equal_2009_o> created at line 10213
    Found 8-bit comparator not equal for signal <n2510> created at line 10213
    Found 10-bit comparator not equal for signal <n2513> created at line 10214
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es0_n1d[3]_LessThan_2039_o> created at line 10287
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es1_n1d[3]_LessThan_2041_o> created at line 10288
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_hdmi_phy_es2_n1d[3]_LessThan_2043_o> created at line 10289
    Found 24-bit comparator equal for signal <hdmi_out1_intseq_last> created at line 10435
    Found 24-bit comparator equal for signal <intsequence_last> created at line 10591
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[2]_asyncfifo_consume_wdomain[2]_equal_2141_o> created at line 10713
    Found 1-bit comparator equal for signal <asyncfifo_graycounter0_q[1]_asyncfifo_consume_wdomain[1]_equal_2142_o> created at line 10713
    Found 1-bit comparator not equal for signal <n2784> created at line 10713
    Found 3-bit comparator not equal for signal <n2787> created at line 10714
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_3815_o> created at line 15031
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_3832_o> created at line 15047
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_3896_o> created at line 15130
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_3913_o> created at line 15146
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_3977_o> created at line 15229
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_3994_o> created at line 15245
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4057_o> created at line 15515
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4058_o> created at line 15518
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4061_o> created at line 15524
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4062_o> created at line 15527
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4065_o> created at line 15533
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4066_o> created at line 15536
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_4445_o> created at line 16098
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_4462_o> created at line 16114
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_4526_o> created at line 16197
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_4543_o> created at line 16213
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_4607_o> created at line 16296
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_4624_o> created at line 16312
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4687_o> created at line 16582
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_4688_o> created at line 16585
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4691_o> created at line 16591
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_4692_o> created at line 16594
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4695_o> created at line 16600
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_4696_o> created at line 16603
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_r[11]_GND_1_o_LessThan_5070_o> created at line 17051
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_r[11]_LessThan_5071_o> created at line 17054
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_g[11]_GND_1_o_LessThan_5074_o> created at line 17060
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_g[11]_LessThan_5075_o> created at line 17063
    Found 12-bit comparator greater for signal <hdmi_out0_ycbcr2rgb_b[11]_GND_1_o_LessThan_5078_o> created at line 17069
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_ycbcr2rgb_b[11]_LessThan_5079_o> created at line 17072
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_equal_5137_o> created at line 17100
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n0q_m[3]_hdmi_out0_hdmi_phy_es0_n1q_m[3]_LessThan_5147_o> created at line 17111
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es0_n1q_m[3]_hdmi_out0_hdmi_phy_es0_n0q_m[3]_LessThan_5149_o> created at line 17111
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_equal_5194_o> created at line 17148
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n0q_m[3]_hdmi_out0_hdmi_phy_es1_n1q_m[3]_LessThan_5204_o> created at line 17159
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es1_n1q_m[3]_hdmi_out0_hdmi_phy_es1_n0q_m[3]_LessThan_5206_o> created at line 17159
    Found 4-bit comparator equal for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_equal_5251_o> created at line 17196
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n0q_m[3]_hdmi_out0_hdmi_phy_es2_n1q_m[3]_LessThan_5261_o> created at line 17207
    Found 4-bit comparator greater for signal <hdmi_out0_hdmi_phy_es2_n1q_m[3]_hdmi_out0_hdmi_phy_es2_n0q_m[3]_LessThan_5263_o> created at line 17207
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_r[11]_GND_1_o_LessThan_5403_o> created at line 17376
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_r[11]_LessThan_5404_o> created at line 17379
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_g[11]_GND_1_o_LessThan_5407_o> created at line 17385
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_g[11]_LessThan_5408_o> created at line 17388
    Found 12-bit comparator greater for signal <hdmi_out1_ycbcr2rgb_b[11]_GND_1_o_LessThan_5411_o> created at line 17394
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_ycbcr2rgb_b[11]_LessThan_5412_o> created at line 17397
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_equal_5470_o> created at line 17425
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n0q_m[3]_hdmi_out1_hdmi_phy_es0_n1q_m[3]_LessThan_5480_o> created at line 17436
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es0_n1q_m[3]_hdmi_out1_hdmi_phy_es0_n0q_m[3]_LessThan_5482_o> created at line 17436
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_equal_5527_o> created at line 17473
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n0q_m[3]_hdmi_out1_hdmi_phy_es1_n1q_m[3]_LessThan_5537_o> created at line 17484
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es1_n1q_m[3]_hdmi_out1_hdmi_phy_es1_n0q_m[3]_LessThan_5539_o> created at line 17484
    Found 4-bit comparator equal for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_equal_5584_o> created at line 17521
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n0q_m[3]_hdmi_out1_hdmi_phy_es2_n1q_m[3]_LessThan_5594_o> created at line 17532
    Found 4-bit comparator greater for signal <hdmi_out1_hdmi_phy_es2_n1q_m[3]_hdmi_out1_hdmi_phy_es2_n0q_m[3]_LessThan_5596_o> created at line 17532
    Found 1-bit comparator equal for signal <hdmi2usbsoc_half_rate_phy_phase_half_hdmi2usbsoc_half_rate_phy_phase_sys_equal_5697_o> created at line 17602
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hres[8]_equal_6521_o> created at line 21057
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_start[8]_equal_6522_o> created at line 21060
    Found 9-bit comparator not equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hsync_end[8]_equal_6523_o> created at line 21063
    Found 9-bit comparator equal for signal <hdmi_out0_vtg_hcounter[8]_hdmi_out0_vtg_tr_hscan[8]_equal_6524_o> created at line 21066
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vscan[11]_equal_6525_o> created at line 21068
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vres[11]_equal_6531_o> created at line 21078
    Found 12-bit comparator equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_start[11]_equal_6532_o> created at line 21081
    Found 12-bit comparator not equal for signal <hdmi_out0_vtg_vcounter[11]_hdmi_out0_vtg_tr_vsync_end[11]_equal_6533_o> created at line 21084
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hres[8]_equal_6546_o> created at line 21107
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_start[8]_equal_6547_o> created at line 21110
    Found 9-bit comparator not equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hsync_end[8]_equal_6548_o> created at line 21113
    Found 9-bit comparator equal for signal <hdmi_out1_vtg_hcounter[8]_hdmi_out1_vtg_tr_hscan[8]_equal_6549_o> created at line 21116
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vscan[11]_equal_6550_o> created at line 21118
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vres[11]_equal_6556_o> created at line 21128
    Found 12-bit comparator equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_start[11]_equal_6557_o> created at line 21131
    Found 12-bit comparator not equal for signal <hdmi_out1_vtg_vcounter[11]_hdmi_out1_vtg_tr_vsync_end[11]_equal_6558_o> created at line 21134
    Found 1-bit comparator equal for signal <hdmi2usbsoc_phase_sys2x_hdmi2usbsoc_phase_sys_equal_7431_o> created at line 23110
    Found 11-bit comparator greater for signal <GND_1_o_encoder_fifo_level[10]_LessThan_7848_o> created at line 26119
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_por[10]_LessThan_7857_o> created at line 26189
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sys_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  16 Multiplier(s).
	inferred 383 Adder/Subtractor(s).
	inferred 9126 D-type flip-flop(s).
	inferred 130 Comparator(s).
	inferred 1885 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   2 Tristate(s).
	inferred  27 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_29> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 255: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 255: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 255: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <BUF_FIFO>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/BUF_FIFO.vhd".
WARNING:Xst:647 - Input <img_size_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fdct_fifo_hf_full>.
    Found 1-bit register for signal <fifo_almost_full>.
    Found 16-bit register for signal <pixel_cnt>.
    Found 16-bit register for signal <wr_line_idx>.
    Found 16-bit register for signal <rd_line_idx>.
    Found 4-bit register for signal <memwr_line_cnt>.
    Found 4-bit register for signal <pix_inblk_cnt>.
    Found 4-bit register for signal <pix_inblk_cnt_d1>.
    Found 15-bit register for signal <ramwaddr>.
    Found 15-bit register for signal <ramwaddr_d1>.
    Found 5-bit register for signal <memrd_offs_cnt>.
    Found 13-bit register for signal <read_block_cnt>.
    Found 13-bit register for signal <read_block_cnt_d1>.
    Found 3-bit register for signal <line_inblk_cnt>.
    Found 1-bit register for signal <ramenw>.
    Found 4-bit register for signal <memrd_line>.
    Found 20-bit register for signal <raddr_base_line>.
    Found 16-bit register for signal <raddr_tmp>.
    Found 20-bit register for signal <ramraddr_int>.
    Found 24-bit register for signal <ramd>.
    Found 16-bit adder for signal <wr_line_idx[15]_GND_57_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <memwr_line_cnt[3]_GND_57_o_add_7_OUT> created at line 1241.
    Found 16-bit adder for signal <pixel_cnt[15]_GND_57_o_add_11_OUT> created at line 1241.
    Found 15-bit adder for signal <ramwaddr[14]_GND_57_o_add_12_OUT> created at line 1241.
    Found 16-bit adder for signal <rd_line_idx[15]_GND_57_o_add_30_OUT> created at line 1241.
    Found 5-bit adder for signal <memrd_offs_cnt[4]_GND_57_o_add_50_OUT> created at line 1241.
    Found 13-bit adder for signal <read_block_cnt[12]_GND_57_o_add_52_OUT> created at line 1241.
    Found 3-bit adder for signal <line_inblk_cnt[2]_GND_57_o_add_56_OUT> created at line 1241.
    Found 4-bit adder for signal <pix_inblk_cnt[3]_GND_57_o_add_61_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_57_o_GND_57_o_sub_76_OUT<3:0>> created at line 305.
    Found 16-bit adder for signal <read_block_cnt_d1[12]_GND_57_o_add_96_OUT> created at line 336.
    Found 20-bit adder for signal <GND_57_o_raddr_base_line[19]_add_97_OUT> created at line 338.
    Found 16-bit subtractor for signal <GND_57_o_GND_57_o_sub_36_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_57_o_GND_57_o_sub_37_OUT<15:0>> created at line 1308.
    Found 13-bit subtractor for signal <GND_57_o_GND_57_o_sub_44_OUT<12:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_57_o_GND_57_o_sub_50_OUT<4:0>> created at line 1308.
    Found 16-bit adder for signal <GND_57_o_GND_57_o_sub_40_OUT<15:0>> created at line 1308.
    Found 4x16-bit multiplier for signal <memrd_line[3]_img_size_x[15]_MuLt_95_OUT> created at line 335.
    Found 16-bit comparator equal for signal <pixel_cnt[15]_GND_57_o_equal_3_o> created at line 192
    Found 16-bit comparator lessequal for signal <n0028> created at line 235
    Found 16-bit comparator equal for signal <wr_line_idx[15]_GND_57_o_equal_35_o> created at line 242
    Found 16-bit comparator lessequal for signal <n0033> created at line 243
    Found 16-bit comparator greater for signal <GND_57_o_wr_line_idx[15]_LessThan_41_o> created at line 246
    Found 13-bit comparator equal for signal <read_block_cnt[12]_GND_57_o_equal_45_o> created at line 282
    Found 5-bit comparator greater for signal <GND_57_o_memrd_offs_cnt[4]_LessThan_48_o> created at line 285
    Summary:
	inferred   1 Multiplier(s).
	inferred  17 Adder/Subtractor(s).
	inferred 211 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <BUF_FIFO> synthesized.

Synthesizing Unit <SUB_RAMZ>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd".
        RAMADDR_W = 15
        RAMDATA_W = 24
    Found 32768x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 15-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <SUB_RAMZ> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_30> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_60_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_60_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_60_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_60_o_GND_60_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_69_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_60_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_54_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 413: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 413: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FDCT.vhd" line 464: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_62_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_62_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_62_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_62_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_62_o_add_29_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_62_o_add_37_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_62_o_add_40_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_62_o_add_44_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_62_o_add_46_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_62_o_add_85_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_62_o_add_94_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_62_o_add_97_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_62_o_add_98_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_62_o_GND_62_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_62_o_GND_62_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_62_o_equal_8_o> created at line 292
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_62_o_equal_10_o> created at line 295
    Found 3-bit comparator greater for signal <GND_62_o_cur_cmp_idx[2]_LessThan_25_o> created at line 316
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_62_o_LessThan_26_o> created at line 327
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_62_o_LessThan_28_o> created at line 330
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_66_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_66_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_66_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_66_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_66_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_66_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_66_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_66_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_68_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_68_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_68_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_68_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_68_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_68_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_68_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_72_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_83_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_74_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_74_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_74_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_74_o_GND_74_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_77_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_77_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_88_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_79_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_79_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_79_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_79_o_GND_79_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_81_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_81_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_82_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_82_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_84_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_84_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_84_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_84_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_87_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_87_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_87_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_88_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_88_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_88_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_88_o_GND_88_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_88_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_88_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_88_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_90_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_90_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_90_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_90_o_GND_90_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_92_o_GND_92_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_92_o_GND_92_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_92_o_GND_92_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_92_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_92_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_92_o_GND_92_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_92_o_GND_92_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_92_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_92_o_VLC[15]_Mux_174_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_92_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_92_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_92_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_92_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1176 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_95_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_95_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_96_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_96_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_98_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_98_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_98_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_98_o_GND_98_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_101_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_101_o_GND_101_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_101_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_102_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_102_o_GND_102_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_102_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_102_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_102_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_102_o_GND_102_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/sealne/HDMI2USB-misoc-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_33> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_106_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_106_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 108
 10240x32-bit dual-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 3
 1024x8-bit dual-port RAM                              : 2
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 7
 12x128-bit dual-port RAM                              : 2
 15x128-bit dual-port RAM                              : 3
 16x11-bit single-port Read Only RAM                   : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 2x128-bit dual-port RAM                               : 1
 2x32-bit dual-port RAM                                : 1
 32768x24-bit dual-port RAM                            : 1
 32x32-bit dual-port RAM                               : 2
 4x10-bit single-port Read Only RAM                    : 2
 4x8-bit dual-port RAM                                 : 1
 512x12-bit dual-port RAM                              : 1
 512x129-bit dual-port RAM                             : 2
 512x131-bit dual-port RAM                             : 2
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x11-bit dual-port RAM                                : 6
 8x22-bit dual-port RAM                                : 8
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 16x4-bit multiplier                                   : 1
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 583
 1-bit adder                                           : 2
 10-bit adder                                          : 12
 10-bit addsub                                         : 1
 11-bit adder                                          : 10
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 7
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit adder                                          : 1
 13-bit subtractor                                     : 3
 14-bit adder                                          : 8
 15-bit adder                                          : 1
 16-bit adder                                          : 9
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 79
 2-bit subtractor                                      : 9
 20-bit adder                                          : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 28
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 28-bit adder                                          : 1
 3-bit adder                                           : 94
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 82
 4-bit addsub                                          : 16
 4-bit subtractor                                      : 33
 5-bit adder                                           : 4
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 25
 6-bit adder                                           : 28
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 11
 7-bit addsub                                          : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 3
 9-bit adder                                           : 12
 9-bit subtractor                                      : 15
# Registers                                            : 2235
 1-bit register                                        : 1080
 10-bit register                                       : 62
 11-bit register                                       : 42
 12-bit register                                       : 61
 128-bit register                                      : 6
 129-bit register                                      : 2
 13-bit register                                       : 4
 131-bit register                                      : 2
 14-bit register                                       : 117
 15-bit register                                       : 6
 16-bit register                                       : 23
 17-bit register                                       : 4
 2-bit register                                        : 58
 20-bit register                                       : 21
 21-bit register                                       : 1
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 57
 25-bit register                                       : 9
 28-bit register                                       : 12
 3-bit register                                        : 93
 30-bit register                                       : 10
 32-bit register                                       : 51
 4-bit register                                        : 124
 5-bit register                                        : 25
 6-bit register                                        : 85
 64-bit register                                       : 1
 7-bit register                                        : 23
 8-bit register                                        : 183
 9-bit register                                        : 68
# Comparators                                          : 258
 1-bit comparator equal                                : 31
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 16-bit comparator equal                               : 4
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 3
 28-bit comparator equal                               : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 52
 6-bit comparator greater                              : 3
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 3511
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 17
 1-bit 2-to-1 multiplexer                              : 2657
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 19
 12-bit 2-to-1 multiplexer                             : 14
 128-bit 2-to-1 multiplexer                            : 7
 13-bit 2-to-1 multiplexer                             : 10
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 18
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 28
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 43
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 97
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 71
 7-bit 2-to-1 multiplexer                              : 15
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 203
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 39
# Xors                                                 : 299
 1-bit xor2                                            : 287
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2
 3-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3230 - The RAM description <Mram_rom_addr[7]_GND_96_o_wide_mux_1_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_rom_addr[7]_GND_96_o_wide_mux_2_OUT> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3230 - The RAM description <Mram__n0269> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <BUF_FIFO>.
The following registers are absorbed into counter <wr_line_idx>: 1 register on signal <wr_line_idx>.
	Multiplier <Mmult_memrd_line[3]_img_size_x[15]_MuLt_95_OUT> in block <BUF_FIFO> and adder/subtractor <Madd_GND_57_o_raddr_base_line[19]_add_97_OUT> in block <BUF_FIFO> are combined into a MAC<Maddsub_memrd_line[3]_img_size_x[15]_MuLt_95_OUT>.
	The following registers are also absorbed by the MAC: <raddr_base_line> in block <BUF_FIFO>, <ramraddr_int> in block <BUF_FIFO>, <raddr_tmp> in block <BUF_FIFO>.
Unit <BUF_FIFO> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_95_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_95_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_72_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_83_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3230 - The RAM description <Mram_datao> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <SUB_RAMZ>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 24-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 24-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SUB_RAMZ> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3230 - The RAM description <Mram_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter1_q_binary>: 1 register on signal <asyncfifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_dna_cnt>: 1 register on signal <hdmi2usbsoc_dna_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_por>: 1 register on signal <hdmi2usbsoc_por>.
The following registers are absorbed into counter <hdmi_in0_datacapture0_lateness>: 1 register on signal <hdmi_in0_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture1_lateness>: 1 register on signal <hdmi_in0_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_datacapture2_lateness>: 1 register on signal <hdmi_in0_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_datacapture0_lateness>: 1 register on signal <hdmi_in1_datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture1_lateness>: 1 register on signal <hdmi_in1_datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_datacapture2_lateness>: 1 register on signal <hdmi_in1_datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_phase_half>: 1 register on signal <hdmi2usbsoc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_phase_sel>: 1 register on signal <hdmi2usbsoc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <hdmi2usbsoc_half_rate_phy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_counter1>: 1 register on signal <hdmi2usbsoc_sdram_counter1>.
The following registers are absorbed into counter <hdmi_out0_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <asyncfifo_graycounter0_q_binary>: 1 register on signal <asyncfifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_level>: 1 register on signal <hdmi_in0_dma_level>.
The following registers are absorbed into counter <hdmi_in0_dma_produce>: 1 register on signal <hdmi_in0_dma_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_consume>: 1 register on signal <hdmi_in0_dma_consume>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_level>: 1 register on signal <hdmi_in1_dma_level>.
The following registers are absorbed into counter <hdmi_in1_dma_produce>: 1 register on signal <hdmi_in1_dma_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_consume>: 1 register on signal <hdmi_in1_dma_consume>.
The following registers are absorbed into counter <hdmi_out0_reader_rsv_level>: 1 register on signal <hdmi_out0_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_reader_produce>: 1 register on signal <hdmi_out0_reader_produce>.
The following registers are absorbed into counter <hdmi_out0_reader_level>: 1 register on signal <hdmi_out0_reader_level>.
The following registers are absorbed into counter <hdmi_out0_reader_consume>: 1 register on signal <hdmi_out0_reader_consume>.
The following registers are absorbed into counter <hdmi_out0_vtg_hcounter>: 1 register on signal <hdmi_out0_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out0_vtg_vcounter>: 1 register on signal <hdmi_out0_vtg_vcounter>.
The following registers are absorbed into counter <hdmi_out0_clocking_remaining_bits>: 1 register on signal <hdmi_out0_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_clocking_busy_counter>: 1 register on signal <hdmi_out0_clocking_busy_counter>.
The following registers are absorbed into counter <hdmi_out1_reader_rsv_level>: 1 register on signal <hdmi_out1_reader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_reader_level>: 1 register on signal <hdmi_out1_reader_level>.
The following registers are absorbed into counter <hdmi_out1_reader_produce>: 1 register on signal <hdmi_out1_reader_produce>.
The following registers are absorbed into counter <hdmi_out1_reader_consume>: 1 register on signal <hdmi_out1_reader_consume>.
The following registers are absorbed into counter <hdmi_out1_vtg_hcounter>: 1 register on signal <hdmi_out1_vtg_hcounter>.
The following registers are absorbed into counter <hdmi_out1_vtg_vcounter>: 1 register on signal <hdmi_out1_vtg_vcounter>.
The following registers are absorbed into counter <reader_rsv_level>: 1 register on signal <reader_rsv_level>.
The following registers are absorbed into counter <reader_level>: 1 register on signal <reader_level>.
The following registers are absorbed into counter <reader_produce>: 1 register on signal <reader_produce>.
The following registers are absorbed into counter <reader_consume>: 1 register on signal <reader_consume>.
The following registers are absorbed into counter <unpack_mux>: 1 register on signal <unpack_mux>.
The following registers are absorbed into counter <encoder_status>: 1 register on signal <encoder_status>.
The following registers are absorbed into counter <encoder_fifo_level>: 1 register on signal <encoder_fifo_level>.
The following registers are absorbed into counter <encoder_fifo_produce>: 1 register on signal <encoder_fifo_produce>.
The following registers are absorbed into counter <encoder_fifo_consume>: 1 register on signal <encoder_fifo_consume>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_unsafe_precharge_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <hdmi_out0_fifo_unpack_counter>: 1 register on signal <hdmi_out0_fifo_unpack_counter>.
The following registers are absorbed into counter <hdmi_out1_fifo_unpack_counter>: 1 register on signal <hdmi_out1_fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n168971> :
 	<Madd_n17839[1:0]> in block <top>, 	<Madd_n17842[2:0]_Madd> in block <top>, 	<Madd_n17845[1:0]> in block <top>, 	<Madd_n17851[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170391> :
 	<Madd_n18087[1:0]> in block <top>, 	<Madd_n18090[2:0]_Madd> in block <top>, 	<Madd_n18093[1:0]> in block <top>, 	<Madd_n18099[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168941> :
 	<Madd_n17761[1:0]> in block <top>, 	<Madd_n17764[2:0]_Madd> in block <top>, 	<Madd_n17770[1:0]> in block <top>, 	<Madd_n17773[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170361> :
 	<Madd_n18009[1:0]> in block <top>, 	<Madd_n18012[2:0]_Madd> in block <top>, 	<Madd_n18018[1:0]> in block <top>, 	<Madd_n18021[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n169001> :
 	<Madd_n17917[1:0]> in block <top>, 	<Madd_n17920[2:0]_Madd> in block <top>, 	<Madd_n17926[1:0]> in block <top>, 	<Madd_n17929[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170421> :
 	<Madd_n18165[1:0]> in block <top>, 	<Madd_n18168[2:0]_Madd> in block <top>, 	<Madd_n18174[1:0]> in block <top>, 	<Madd_n18177[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168951> :
 	<Madd_n17797[1:0]> in block <top>, 	<Madd_n17800[2:0]_Madd> in block <top>, 	<Madd_n17806[1:0]> in block <top>, 	<Madd_n17809[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170371> :
 	<Madd_n18045[1:0]> in block <top>, 	<Madd_n18048[2:0]_Madd> in block <top>, 	<Madd_n18054[1:0]> in block <top>, 	<Madd_n18057[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168921> :
 	<Madd_n17719[1:0]> in block <top>, 	<Madd_n17722[2:0]_Madd> in block <top>, 	<Madd_n17728[1:0]> in block <top>, 	<Madd_n17731[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170341> :
 	<Madd_n17967[1:0]> in block <top>, 	<Madd_n17970[2:0]_Madd> in block <top>, 	<Madd_n17976[1:0]> in block <top>, 	<Madd_n17979[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n168981> :
 	<Madd_n17875[1:0]> in block <top>, 	<Madd_n17878[2:0]_Madd> in block <top>, 	<Madd_n17884[1:0]> in block <top>, 	<Madd_n17887[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n170401> :
 	<Madd_n18123[1:0]> in block <top>, 	<Madd_n18126[2:0]_Madd> in block <top>, 	<Madd_n18132[1:0]> in block <top>, 	<Madd_n18135[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166941> :
 	<Madd_n17461[1:0]> in block <top>, 	<Madd_n17464[2:0]_Madd> in block <top>, 	<Madd_n17470[1:0]> in block <top>, 	<Madd_n17473[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166961> :
 	<Madd_n17485[1:0]> in block <top>, 	<Madd_n17491[2:0]_Madd> in block <top>, 	<Madd_n17497[1:0]> in block <top>, 	<Madd_n17500[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n166981> :
 	<Madd_n17515[1:0]> in block <top>, 	<Madd_n17518[2:0]_Madd> in block <top>, 	<Madd_n17524[1:0]> in block <top>, 	<Madd_n17527[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167501> :
 	<Madd_n17581[1:0]> in block <top>, 	<Madd_n17587[2:0]_Madd> in block <top>, 	<Madd_n17593[1:0]> in block <top>, 	<Madd_n17596[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167521> :
 	<Madd_n17611[1:0]> in block <top>, 	<Madd_n17614[2:0]_Madd> in block <top>, 	<Madd_n17620[1:0]> in block <top>, 	<Madd_n17623[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n167541> :
 	<Madd_n17638[1:0]> in block <top>, 	<Madd_n17641[2:0]_Madd> in block <top>, 	<Madd_n17647[1:0]> in block <top>, 	<Madd_n17650[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5127_OUT1> :
 	<Madd_n17741> in block <top>, 	<Madd_n17742> in block <top>, 	<Madd_n17750> in block <top>, 	<Madd_n17751> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5184_OUT1> :
 	<Madd_n17819> in block <top>, 	<Madd_n17820> in block <top>, 	<Madd_n17828> in block <top>, 	<Madd_n17829> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5241_OUT1> :
 	<Madd_n17897> in block <top>, 	<Madd_n17898> in block <top>, 	<Madd_n17906> in block <top>, 	<Madd_n17907> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5460_OUT1> :
 	<Madd_n17989> in block <top>, 	<Madd_n17990> in block <top>, 	<Madd_n17998> in block <top>, 	<Madd_n17999> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5517_OUT1> :
 	<Madd_n18067> in block <top>, 	<Madd_n18068> in block <top>, 	<Madd_n18076> in block <top>, 	<Madd_n18077> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5574_OUT1> :
 	<Madd_n18145> in block <top>, 	<Madd_n18146> in block <top>, 	<Madd_n18154> in block <top>, 	<Madd_n18155> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4045_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4047_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4045_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4675_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_4677_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4675_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n14332>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14333>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14637>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n14638>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5062_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5064_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5395_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5397_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5061_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5063_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5394_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5396_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4046_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4676_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4098_OUT> in block <top> and  <Mmult_n14332> in block <top> are combined into a MULT with pre-adder <Mmult_n143321>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4099_OUT> in block <top> and  <Mmult_n14333> in block <top> are combined into a MULT with pre-adder <Mmult_n143331>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4728_OUT> in block <top> and  <Mmult_n14637> in block <top> are combined into a MULT with pre-adder <Mmult_n146371>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4729_OUT> in block <top> and  <Mmult_n14638> in block <top> are combined into a MULT with pre-adder <Mmult_n146381>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_14> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in0_frame_cur_word,hdmi_in0_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_2>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_19> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_4>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_in1_frame_cur_word,hdmi_in1_frame_asyncfifo_din_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 129-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_4>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_array_muxed39> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed39> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_27> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <asyncfifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <asyncfifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <asyncfifo_graycounter1_q_next_binary<1:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_22> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out0_vtg_phy_payload_p7_y,hdmi_out0_vtg_phy_payload_p7_cb_cr,hdmi_out0_vtg_phy_payload_p6_y,hdmi_out0_vtg_phy_payload_p6_cb_cr,hdmi_out0_vtg_phy_payload_p5_y,hdmi_out0_vtg_phy_payload_p5_cb_cr,hdmi_out0_vtg_phy_payload_p4_y,hdmi_out0_vtg_phy_payload_p4_cb_cr,hdmi_out0_vtg_phy_payload_p3_y,hdmi_out0_vtg_phy_payload_p3_cb_cr,hdmi_out0_vtg_phy_payload_p2_y,hdmi_out0_vtg_phy_payload_p2_cb_cr,hdmi_out0_vtg_phy_payload_p1_y,hdmi_out0_vtg_phy_payload_p1_cb_cr,hdmi_out0_vtg_phy_payload_p0_y,hdmi_out0_vtg_phy_payload_p0_cb_cr,hdmi_out0_vtg_active,hdmi_out0_vtg_phy_payload_vsync,hdmi_out0_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out0_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_5>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(hdmi_out1_vtg_phy_payload_p7_y,hdmi_out1_vtg_phy_payload_p7_cb_cr,hdmi_out1_vtg_phy_payload_p6_y,hdmi_out1_vtg_phy_payload_p6_cb_cr,hdmi_out1_vtg_phy_payload_p5_y,hdmi_out1_vtg_phy_payload_p5_cb_cr,hdmi_out1_vtg_phy_payload_p4_y,hdmi_out1_vtg_phy_payload_p4_cb_cr,hdmi_out1_vtg_phy_payload_p3_y,hdmi_out1_vtg_phy_payload_p3_cb_cr,hdmi_out1_vtg_phy_payload_p2_y,hdmi_out1_vtg_phy_payload_p2_cb_cr,hdmi_out1_vtg_phy_payload_p1_y,hdmi_out1_vtg_phy_payload_p1_cb_cr,hdmi_out1_vtg_phy_payload_p0_y,hdmi_out1_vtg_phy_payload_p0_cb_cr,hdmi_out1_vtg_active,hdmi_out1_vtg_phy_payload_vsync,hdmi_out1_vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     addrB          | connected to signal <hdmi_out1_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_6>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_storage_21> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_out0_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out0_reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_storage_23> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_reader_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_out1_reader_consume> |          |
    |     doB            | connected to signal <hdmi_out1_reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_storage_25> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_wrport_we> | high     |
    |     addrA          | connected to signal <reader_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 128-bit                   |          |
    |     addrB          | connected to signal <reader_consume> |          |
    |     doB            | connected to signal <reader_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_edid_mem> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_edid_mem_1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"0000",rhs_array_muxed48<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_edid_mem1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <memadr_14>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_edid_mem_11> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     addrB          | connected to signal <memadr_14>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10240-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<2>> |          |
    |     diA            | connected to signal
<(_n18902,_n18901,_n18900,_n18899,_n18898,_n18897,_n18896,_n18895,_n18894,_n18893,_n18892,_n18891,_n18890,_n18889,_n18888,_n18887,_n18886,_n18885,_n18884,_n18883,_n18882,_n18881,_n18880,_n18879,_n18878,_n18877,_n18876,_n18875,_n18874,_n18873,_n18872,_n18871,_n18870,_n18869,_n18868,_n18867,_n18866,_n18865,_n18864,_n18863,_n18862,_n18861,_n18860,_n18859,_n18858,_n18857,_n18856,_n18855,_n18854,_n18853,_n18852,_n18851,_n18850,_n18849,_n18848,_n18847,_n18846,_n18845,_n18844,_n18843,_n18842,_n18841,_n18840,_n18839,_n18838,_n18837,_n18836,_n18835,_n18834,_n18833,_n18832,_n18831,_n18830,_n18829,_n18828,_n18827,_n18826,_n18825,_n18824,_n18823,_n18822,_n18821,_n18820,_n18819,_n18818,_n18817,_n18816,_n18815,_n18814,_n18813,_n18812,_n18811,_n18810,_n18809,_n18808,_n18807,_n18806,_n18805,_n18804,_n18803,_n18802,_n18801,_n18800,_n18799,_n18798,_n18797,_n18796,_n18795,_n18794,_n18793,_n18792,_n18791,_n18790,_n18789,_n18788,_n18787,_n18786,_n18785,_n18784,_n18783,_n18782,_n18781,_n18780,_n18779,_n18778,_n18777,_n18776,_n1877
5)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 128-bit                    |          |
    |     addrB          | connected to signal <memadr_12>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_hdmi2usbsoc_interface9_adr[3]_GND_1_o_wide_mux_6719_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in0_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_18> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    |     doB            | connected to signal <hdmi_in1_chansync_syncbuffer2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_produce> |          |
    |     diA            | connected to signal <memdat_2<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in0_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_produce> |          |
    |     diA            | connected to signal <memdat_4<128:1>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 12-word x 128-bit                   |          |
    |     addrB          | connected to signal <hdmi_in1_dma_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_fifo_produce> |          |
    |     diA            | connected to signal <encoder_fifo_sink_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <encoder_fifo_consume> |          |
    |     doB            | connected to signal <encoder_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14332 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14333 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14637 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n14638 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5062_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5064_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_5395_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_5397_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5061_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5063_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_5394_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_5396_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4046_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4676_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_88_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage9_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_base_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_base_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_base_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dmareadcontroller_source_payload_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage0_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage1_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage2_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage3_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_csrstorage8_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out0_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_length_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_out1_fi_source_payload_base0_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 108
 10240x32-bit single-port block RAM                    : 1
 1024x32-bit dual-port distributed RAM                 : 2
 1024x32-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 1
 1024x8-bit dual-port distributed RAM                  : 1
 128x12-bit dual-port distributed RAM                  : 3
 128x24-bit dual-port distributed RAM                  : 1
 128x8-bit dual-port distributed RAM                   : 7
 12x128-bit dual-port distributed RAM                  : 2
 15x128-bit dual-port distributed RAM                  : 3
 16x11-bit single-port distributed Read Only RAM       : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port distributed Read Only RAM      : 2
 256x21-bit dual-port distributed RAM                  : 2
 256x21-bit single-port distributed Read Only RAM      : 1
 256x5-bit single-port distributed Read Only RAM       : 1
 2x128-bit dual-port distributed RAM                   : 1
 2x32-bit dual-port distributed RAM                    : 1
 32768x24-bit dual-port block RAM                      : 1
 32x32-bit dual-port distributed RAM                   : 2
 4x10-bit single-port distributed Read Only RAM        : 2
 4x8-bit dual-port distributed RAM                     : 1
 512x12-bit dual-port block RAM                        : 1
 512x129-bit dual-port block RAM                       : 2
 512x131-bit dual-port block RAM                       : 2
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x11-bit dual-port distributed RAM                    : 6
 8x22-bit dual-port distributed RAM                    : 8
# MACs                                                 : 7
 16x4-to-20-bit MAC                                    : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 238
 10-bit adder                                          : 10
 11-bit adder                                          : 8
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit adder                                          : 1
 13-bit subtractor                                     : 3
 15-bit adder                                          : 1
 16-bit adder                                          : 8
 16-bit subtractor                                     : 5
 2-bit adder                                           : 6
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 17
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 3-bit adder                                           : 10
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 32
 5-bit adder                                           : 4
 5-bit subtractor                                      : 25
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 172
 1-bit up counter                                      : 2
 10-bit up counter                                     : 10
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
 2-bit down counter                                    : 9
 2-bit up counter                                      : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 28-bit up counter                                     : 1
 3-bit up counter                                      : 50
 32-bit up counter                                     : 2
 4-bit down counter                                    : 3
 4-bit up counter                                      : 17
 4-bit updown counter                                  : 16
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 6-bit up counter                                      : 9
 7-bit up counter                                      : 7
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 3
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 4
# Accumulators                                         : 6
 6-bit up accumulator                                  : 6
# Registers                                            : 12190
 Flip-Flops                                            : 12190
# Comparators                                          : 258
 1-bit comparator equal                                : 31
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator not equal                           : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 16-bit comparator equal                               : 4
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 1
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 24-bit comparator equal                               : 3
 28-bit comparator equal                               : 1
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 31-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 52
 6-bit comparator greater                              : 3
 8-bit comparator not equal                            : 4
 9-bit comparator equal                                : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 3955
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 17
 1-bit 2-to-1 multiplexer                              : 3123
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 18
 12-bit 2-to-1 multiplexer                             : 10
 128-bit 2-to-1 multiplexer                            : 7
 13-bit 2-to-1 multiplexer                             : 10
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 8
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 21
 20-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 9
 22-bit 7-to-1 multiplexer                             : 8
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 21
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 27
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 83
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 70
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 178
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 28-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 4
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 39
# Xors                                                 : 299
 1-bit xor2                                            : 287
 10-bit xor2                                           : 8
 2-bit xor2                                            : 2
 3-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <dna_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <hdmi2usbsoc_sdram_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 110   | 110
 100   | 100
 101   | 101
 001   | 001
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer2_produce> <hdmi_in1_chansync_syncbuffer0_produce> <hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 110   | 110
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_33> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_28> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_29> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_30> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_31> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_32> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_139> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_189> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1810> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rd_line_idx_0> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_line_idx_1> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_line_idx_2> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memrd_offs_cnt_0> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memrd_offs_cnt_1> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <memrd_offs_cnt_2> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <memrd_offs_cnt_4> of sequential type is unconnected in block <BUF_FIFO>.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi2usbsoc_ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <RAMZ_1> ...

Optimizing unit <RAMZ_2> ...

Optimizing unit <RAMZ_3> ...

Optimizing unit <AC_ROM> ...

Optimizing unit <RAMF_4> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_1> <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_2> <hdmi2usbsoc_half_rate_phy_record2_wrdata_mask_3> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_0> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_1> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_2> <hdmi2usbsoc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BUF_FIFO> ...
WARNING:Xst:1293 - FF/Latch <pix_inblk_cnt_3> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pix_inblk_cnt_d1_3> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pix_inblk_cnt_3> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pix_inblk_cnt_d1_3> has a constant value of 0 in block <BUF_FIFO>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <ROMR> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <AC_CR_ROM> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out1_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_out0_hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_carry> <period> <hdmi2usbsoc_sdram_counter1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_done> <hdmi_in1_wer1_period_done> <hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_0> <hdmi_in1_wer1_period_counter_0> <hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_1> <hdmi_in1_wer1_period_counter_1> <hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_2> <hdmi_in1_wer1_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_BUF_FIFO/memrd_offs_cnt_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_BUF_FIFO/rd_line_idx_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_3> <hdmi_in1_wer1_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_4> <hdmi_in1_wer1_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_5> <hdmi_in1_wer1_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_6> <hdmi_in1_wer1_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_7> <hdmi_in1_wer1_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_8> <hdmi_in1_wer1_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_9> <hdmi_in1_wer1_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_a_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_10> <hdmi_in1_wer1_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_11> <hdmi_in1_wer1_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_12> <hdmi_in1_wer1_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_13> <hdmi_in1_wer1_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_14> <hdmi_in1_wer1_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_15> <hdmi_in1_wer1_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_20> <hdmi_in1_wer1_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_16> <hdmi_in1_wer1_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_21> <hdmi_in1_wer1_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_17> <hdmi_in1_wer1_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_22> <hdmi_in1_wer1_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_18> <hdmi_in1_wer1_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_23> <hdmi_in1_wer1_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer0_period_counter_19> <hdmi_in1_wer1_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_0> <counter_0> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_1> <counter_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_2> <counter_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_3> <counter_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_edid_samp_count_4> <counter_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <asyncfifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <asyncfifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_BUF_FIFO/wr_line_idx_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_BUF_FIFO/memwr_line_cnt_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_BUF_FIFO/wr_line_idx_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_BUF_FIFO/memwr_line_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_BUF_FIFO/wr_line_idx_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_BUF_FIFO/memwr_line_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_BUF_FIFO/wr_line_idx_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_BUF_FIFO/memwr_line_cnt_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_fifo_graycounter0_q_binary_9> 
INFO:Xst:3203 - The FF/Latch <hdmi2usbsoc_sdram_dfi_p1_wrdata_en> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <hdmi2usbsoc_sdram_dfi_p1_cas_n> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs0> <xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs0> <xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs1> <xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs1> <xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 97.
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_3_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_2_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_1_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_0_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_7_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_6_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_5_BRB1> 
INFO:Xst:2261 - The FF/Latch <encoder_chroma_upsampler_record1_ycbcr_n_cb_cr_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_chroma_upsampler_source_cr_4_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : _n26851<6>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n26700<6>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 has(ve) been forward balanced into : Mmux_hdmi2usbsoc_interface7_adr[5]_GND_1_o_wide_mux_6678_OUT2731_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_11 hdmi2usbsoc_hdmi2usbsoc_interface_adr_12 hdmi2usbsoc_hdmi2usbsoc_interface_adr_13 hdmi2usbsoc_hdmi2usbsoc_interface_adr_10 hdmi2usbsoc_hdmi2usbsoc_interface_adr_9 has(ve) been forward balanced into : hdmi2usbsoc_bank8_sel<13>1_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n26694<6>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_hdmi2usbsoc_interface8_adr[4]_GND_1_o_wide_mux_6699_OUT2111_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_QUANT_TOP/U_quantizer/table_select has(ve) been backward balanced into : JpegEnc/U_QUANT_TOP/U_quantizer/table_select_BRB0 JpegEnc/U_QUANT_TOP/U_quantizer/table_select_BRB1.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) encoder_chroma_upsampler_source_cb_0 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_0_BRB1 encoder_chroma_upsampler_source_cb_0_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_1 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_1_BRB1 encoder_chroma_upsampler_source_cb_1_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_2 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_2_BRB1 encoder_chroma_upsampler_source_cb_2_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_3 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_3_BRB1 encoder_chroma_upsampler_source_cb_3_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_4 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_4_BRB1 encoder_chroma_upsampler_source_cb_4_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_5 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_5_BRB1 encoder_chroma_upsampler_source_cb_5_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_6 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_6_BRB1 encoder_chroma_upsampler_source_cb_6_BRB2.
	Register(s) encoder_chroma_upsampler_source_cb_7 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cb_7_BRB1 encoder_chroma_upsampler_source_cb_7_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_0 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_0_BRB0 encoder_chroma_upsampler_source_cr_0_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_1 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_1_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_2 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_2_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_3 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_3_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_4 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_4_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_5 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_5_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_6 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_6_BRB2.
	Register(s) encoder_chroma_upsampler_source_cr_7 has(ve) been backward balanced into : encoder_chroma_upsampler_source_cr_7_BRB2.
	Register(s) fx2_jpeg_streamer/fx2_data_0 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_0_BRB3 fx2_jpeg_streamer/fx2_data_0_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_1 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_1_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_2 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_2_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_3 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_3_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_4 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_4_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_5 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_5_BRB0 .
	Register(s) fx2_jpeg_streamer/fx2_data_6 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_6_BRB0 fx2_jpeg_streamer/fx2_data_6_BRB1 fx2_jpeg_streamer/fx2_data_6_BRB2 fx2_jpeg_streamer/fx2_data_6_BRB3.
	Register(s) fx2_jpeg_streamer/fx2_data_7 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_7_BRB3 fx2_jpeg_streamer/fx2_data_7_BRB4.
	Register(s) fx2_jpeg_streamer/sink_data_d_3 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_3_BRB2 fx2_jpeg_streamer/sink_data_d_3_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_4 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_4_BRB2 fx2_jpeg_streamer/sink_data_d_4_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_5 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_5_BRB2 fx2_jpeg_streamer/sink_data_d_5_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_6 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_6_BRB2 fx2_jpeg_streamer/sink_data_d_6_BRB3.
	Register(s) fx2_jpeg_streamer/sink_data_d_7 has(ve) been backward balanced into : fx2_jpeg_streamer/sink_data_d_7_BRB0 fx2_jpeg_streamer/sink_data_d_7_BRB1 fx2_jpeg_streamer/sink_data_d_7_BRB2 fx2_jpeg_streamer/sink_data_d_7_BRB3.
	Register(s) hdmi2usbsoc_ddram_cas_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_cas_n_BRB0 hdmi2usbsoc_ddram_cas_n_BRB1 hdmi2usbsoc_ddram_cas_n_BRB3 hdmi2usbsoc_ddram_cas_n_BRB4 hdmi2usbsoc_ddram_cas_n_BRB5 hdmi2usbsoc_ddram_cas_n_BRB6 hdmi2usbsoc_ddram_cas_n_BRB7 hdmi2usbsoc_ddram_cas_n_BRB8.
	Register(s) hdmi2usbsoc_ddram_ras_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_ras_n_BRB1 hdmi2usbsoc_ddram_ras_n_BRB2.
	Register(s) hdmi2usbsoc_ddram_we_n has(ve) been backward balanced into : hdmi2usbsoc_ddram_we_n_BRB1 hdmi2usbsoc_ddram_we_n_BRB2.
	Register(s) hdmi2usbsoc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB4.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB8 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB9 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB13.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB8 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB14.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB8 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_4_BRB14.
	Register(s) hdmi2usbsoc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB0 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB1 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB2 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB3 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB4 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB5 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB6 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB7 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB8 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB10 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB11 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB12 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB13 hdmi2usbsoc_half_rate_phy_rddata_sr_5_BRB14.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB1 hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB3 hdmi2usbsoc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_half_rate_phy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_odt_BRB0 .
	Register(s) hdmi2usbsoc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_ras_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_ras_n_BRB3 .
	Register(s) hdmi2usbsoc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_reset_n_BRB0 hdmi2usbsoc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) hdmi2usbsoc_half_rate_phy_record0_we_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record0_we_n_BRB2 hdmi2usbsoc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) hdmi2usbsoc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB0 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB1 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB3 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB4 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB7 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB8 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB9 hdmi2usbsoc_half_rate_phy_record1_cas_n_BRB11.
	Register(s) hdmi2usbsoc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB3 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB4 hdmi2usbsoc_half_rate_phy_record1_ras_n_BRB5.
	Register(s) hdmi2usbsoc_half_rate_phy_record1_we_n has(ve) been backward balanced into : hdmi2usbsoc_half_rate_phy_record1_we_n_BRB2 hdmi2usbsoc_half_rate_phy_record1_we_n_BRB4 hdmi2usbsoc_half_rate_phy_record1_we_n_BRB5.
	Register(s) hdmi2usbsoc_interface4_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface4_dat_r_0_BRB0 hdmi2usbsoc_interface4_dat_r_0_BRB1 hdmi2usbsoc_interface4_dat_r_0_BRB2 hdmi2usbsoc_interface4_dat_r_0_BRB3 hdmi2usbsoc_interface4_dat_r_0_BRB4 hdmi2usbsoc_interface4_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_interface6_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface6_dat_r_0_BRB0 hdmi2usbsoc_interface6_dat_r_0_BRB2 hdmi2usbsoc_interface6_dat_r_0_BRB4 hdmi2usbsoc_interface6_dat_r_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n0_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n4_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_sop_n6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1 hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB2 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB26 new_master_dat_r_ack0_BRB28 new_master_dat_r_ack0_BRB29 new_master_dat_r_ack0_BRB31 new_master_dat_r_ack0_BRB32 new_master_dat_r_ack0_BRB33 new_master_dat_r_ack0_BRB34.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB2 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB26 new_master_dat_r_ack1_BRB27 new_master_dat_r_ack1_BRB28 new_master_dat_r_ack1_BRB29 new_master_dat_r_ack1_BRB31 new_master_dat_r_ack1_BRB32 new_master_dat_r_ack1_BRB33 new_master_dat_r_ack1_BRB34.
	Register(s) new_master_dat_r_ack15 has(ve) been backward balanced into : new_master_dat_r_ack15_BRB0 new_master_dat_r_ack15_BRB1 new_master_dat_r_ack15_BRB2 new_master_dat_r_ack15_BRB3 new_master_dat_r_ack15_BRB4 new_master_dat_r_ack15_BRB5 new_master_dat_r_ack15_BRB6 new_master_dat_r_ack15_BRB8 new_master_dat_r_ack15_BRB9 new_master_dat_r_ack15_BRB10 new_master_dat_r_ack15_BRB11 new_master_dat_r_ack15_BRB12 new_master_dat_r_ack15_BRB13 new_master_dat_r_ack15_BRB14 new_master_dat_r_ack15_BRB15 new_master_dat_r_ack15_BRB16 new_master_dat_r_ack15_BRB17 new_master_dat_r_ack15_BRB18 new_master_dat_r_ack15_BRB19 new_master_dat_r_ack15_BRB20 new_master_dat_r_ack15_BRB21 new_master_dat_r_ack15_BRB22 new_master_dat_r_ack15_BRB23 new_master_dat_r_ack15_BRB24 new_master_dat_r_ack15_BRB25 new_master_dat_r_ack15_BRB26 new_master_dat_r_ack15_BRB27 new_master_dat_r_ack15_BRB30 new_master_dat_r_ack15_BRB31 new_master_dat_r_ack15_BRB32 new_master_dat_r_ack15_BRB33 new_master_dat_r_ack15_BRB34 new_master_dat_r_ack15_BRB38.
	Register(s) new_master_dat_r_ack16 has(ve) been backward balanced into : new_master_dat_r_ack16_BRB0 new_master_dat_r_ack16_BRB1 new_master_dat_r_ack16_BRB2 new_master_dat_r_ack16_BRB3 new_master_dat_r_ack16_BRB4 new_master_dat_r_ack16_BRB5 new_master_dat_r_ack16_BRB6 new_master_dat_r_ack16_BRB8 new_master_dat_r_ack16_BRB9 new_master_dat_r_ack16_BRB10 new_master_dat_r_ack16_BRB11 new_master_dat_r_ack16_BRB12 new_master_dat_r_ack16_BRB13 new_master_dat_r_ack16_BRB14 new_master_dat_r_ack16_BRB15 new_master_dat_r_ack16_BRB16 new_master_dat_r_ack16_BRB17 new_master_dat_r_ack16_BRB18 new_master_dat_r_ack16_BRB19 new_master_dat_r_ack16_BRB20 new_master_dat_r_ack16_BRB21 new_master_dat_r_ack16_BRB22 new_master_dat_r_ack16_BRB23 new_master_dat_r_ack16_BRB24 new_master_dat_r_ack16_BRB25 new_master_dat_r_ack16_BRB26 new_master_dat_r_ack16_BRB27 new_master_dat_r_ack16_BRB30 new_master_dat_r_ack16_BRB31 new_master_dat_r_ack16_BRB32 new_master_dat_r_ack16_BRB33 new_master_dat_r_ack16_BRB34 new_master_dat_r_ack16_BRB35
new_master_dat_r_ack16_BRB38.
	Register(s) new_master_dat_r_ack17 has(ve) been backward balanced into : new_master_dat_r_ack17_BRB0 new_master_dat_r_ack17_BRB1 new_master_dat_r_ack17_BRB2 new_master_dat_r_ack17_BRB3 new_master_dat_r_ack17_BRB5 new_master_dat_r_ack17_BRB8 new_master_dat_r_ack17_BRB9 new_master_dat_r_ack17_BRB10 new_master_dat_r_ack17_BRB11 new_master_dat_r_ack17_BRB12 new_master_dat_r_ack17_BRB13 new_master_dat_r_ack17_BRB14 new_master_dat_r_ack17_BRB15 new_master_dat_r_ack17_BRB16 new_master_dat_r_ack17_BRB17 new_master_dat_r_ack17_BRB18 new_master_dat_r_ack17_BRB19 new_master_dat_r_ack17_BRB20 new_master_dat_r_ack17_BRB21 new_master_dat_r_ack17_BRB22 new_master_dat_r_ack17_BRB23 new_master_dat_r_ack17_BRB24 new_master_dat_r_ack17_BRB25 new_master_dat_r_ack17_BRB26 new_master_dat_r_ack17_BRB27 new_master_dat_r_ack17_BRB28.
	Register(s) new_master_dat_r_ack18 has(ve) been backward balanced into : new_master_dat_r_ack18_BRB0 new_master_dat_r_ack18_BRB1 new_master_dat_r_ack18_BRB2 new_master_dat_r_ack18_BRB3 new_master_dat_r_ack18_BRB4.
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB25 new_master_dat_r_ack2_BRB26 new_master_dat_r_ack2_BRB27 new_master_dat_r_ack2_BRB28 new_master_dat_r_ack2_BRB29 new_master_dat_r_ack2_BRB30 new_master_dat_r_ack2_BRB31 new_master_dat_r_ack2_BRB32 new_master_dat_r_ack2_BRB33 new_master_dat_r_ack2_BRB34.
	Register(s) new_master_dat_r_ack20 has(ve) been backward balanced into : new_master_dat_r_ack20_BRB0 new_master_dat_r_ack20_BRB2 new_master_dat_r_ack20_BRB4 new_master_dat_r_ack20_BRB5 new_master_dat_r_ack20_BRB6 new_master_dat_r_ack20_BRB10 new_master_dat_r_ack20_BRB11 new_master_dat_r_ack20_BRB14 new_master_dat_r_ack20_BRB16 new_master_dat_r_ack20_BRB17 new_master_dat_r_ack20_BRB18 new_master_dat_r_ack20_BRB19 new_master_dat_r_ack20_BRB22 new_master_dat_r_ack20_BRB23 new_master_dat_r_ack20_BRB24 new_master_dat_r_ack20_BRB27 new_master_dat_r_ack20_BRB28.
	Register(s) new_master_dat_r_ack21 has(ve) been backward balanced into : new_master_dat_r_ack21_BRB0 new_master_dat_r_ack21_BRB2 new_master_dat_r_ack21_BRB4 new_master_dat_r_ack21_BRB5 new_master_dat_r_ack21_BRB6 new_master_dat_r_ack21_BRB10 new_master_dat_r_ack21_BRB11 new_master_dat_r_ack21_BRB14 new_master_dat_r_ack21_BRB16 new_master_dat_r_ack21_BRB17 new_master_dat_r_ack21_BRB18 new_master_dat_r_ack21_BRB19 new_master_dat_r_ack21_BRB22 new_master_dat_r_ack21_BRB23 new_master_dat_r_ack21_BRB24 new_master_dat_r_ack21_BRB27 new_master_dat_r_ack21_BRB28.
	Register(s) new_master_dat_r_ack22 has(ve) been backward balanced into : new_master_dat_r_ack22_BRB0 new_master_dat_r_ack22_BRB1 new_master_dat_r_ack22_BRB2 new_master_dat_r_ack22_BRB3 new_master_dat_r_ack22_BRB6 new_master_dat_r_ack22_BRB10 new_master_dat_r_ack22_BRB14 new_master_dat_r_ack22_BRB17 new_master_dat_r_ack22_BRB18 new_master_dat_r_ack22_BRB19 new_master_dat_r_ack22_BRB22 new_master_dat_r_ack22_BRB23 new_master_dat_r_ack22_BRB24 new_master_dat_r_ack22_BRB27 new_master_dat_r_ack22_BRB28.
	Register(s) new_master_dat_r_ack23 has(ve) been backward balanced into : new_master_dat_r_ack23_BRB0 new_master_dat_r_ack23_BRB1 new_master_dat_r_ack23_BRB2 new_master_dat_r_ack23_BRB3 new_master_dat_r_ack23_BRB4.
	Register(s) new_master_dat_r_ack25 has(ve) been backward balanced into : new_master_dat_r_ack25_BRB0 new_master_dat_r_ack25_BRB1 new_master_dat_r_ack25_BRB5 new_master_dat_r_ack25_BRB7 new_master_dat_r_ack25_BRB12 .
	Register(s) new_master_dat_r_ack26 has(ve) been backward balanced into : new_master_dat_r_ack26_BRB0 new_master_dat_r_ack26_BRB1 new_master_dat_r_ack26_BRB5 new_master_dat_r_ack26_BRB7 new_master_dat_r_ack26_BRB12 .
	Register(s) new_master_dat_r_ack27 has(ve) been backward balanced into : new_master_dat_r_ack27_BRB0 new_master_dat_r_ack27_BRB5 new_master_dat_r_ack27_BRB18 new_master_dat_r_ack27_BRB23 new_master_dat_r_ack27_BRB28.
	Register(s) new_master_dat_r_ack28 has(ve) been backward balanced into : new_master_dat_r_ack28_BRB0 new_master_dat_r_ack28_BRB1 new_master_dat_r_ack28_BRB2 new_master_dat_r_ack28_BRB3 new_master_dat_r_ack28_BRB4.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB4 new_master_dat_r_ack3_BRB5.
	Register(s) new_master_dat_w_ack0 has(ve) been backward balanced into : new_master_dat_w_ack0_BRB0 new_master_dat_w_ack0_BRB1 new_master_dat_w_ack0_BRB2 new_master_dat_w_ack0_BRB3 new_master_dat_w_ack0_BRB4 new_master_dat_w_ack0_BRB5.
	Register(s) new_master_dat_w_ack2 has(ve) been backward balanced into : new_master_dat_w_ack2_BRB0 new_master_dat_w_ack2_BRB1 new_master_dat_w_ack2_BRB2 new_master_dat_w_ack2_BRB3 new_master_dat_w_ack2_BRB4 new_master_dat_w_ack2_BRB5.
	Register(s) new_master_dat_w_ack4 has(ve) been backward balanced into : new_master_dat_w_ack4_BRB0 new_master_dat_w_ack4_BRB1 new_master_dat_w_ack4_BRB2 new_master_dat_w_ack4_BRB3 new_master_dat_w_ack4_BRB4.
Unit <top> processed.
FlipFlop hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_hdmi2usbsoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_phase_sel has been replicated 1 time(s)
FlipFlop hdmi2usbsoc_sdram_storage_full_0 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <hdmi2usbsoc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
	Found 8-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out0_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_0>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_1>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_2>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_3>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_4>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_5>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_6>.
	Found 2-bit shift register for signal <hdmi_out1_chroma_upsampler_source_y_7>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_ycbcr2rgb_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_ycbcr2rgb_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out0_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_c2_1>.
	Found 8-bit shift register for signal <hdmi_out1_hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_cas_n_BRB5>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddram_cas_n_BRB7>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB26>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB27>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB28>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB32>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB33>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB7>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB9>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB8>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB9>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB10>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB12>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB13>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB6>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB10>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB14>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB15>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB16>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB17>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB19>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB20>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB21>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB22>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB24>.
	Found 3-bit shift register for signal <new_master_dat_r_ack17_BRB25>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB17>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB18>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB22>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB23>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB27>.
	Found 3-bit shift register for signal <new_master_dat_r_ack22_BRB28>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB11>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB29>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB34>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB6>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB30>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB31>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB32>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB33>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB34>.
	Found 2-bit shift register for signal <new_master_dat_r_ack16_BRB38>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB5>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB11>.
	Found 2-bit shift register for signal <new_master_dat_r_ack21_BRB16>.
	Found 2-bit shift register for signal <new_master_dat_r_ack1_BRB4>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_2_BRB13>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 3-bit shift register for signal <hdmi2usbsoc_half_rate_phy_rddata_sr_3_BRB14>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB2>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB1>.
	Found 7-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB2>.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in0_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <hdmi_in1_frame_rgb2ycbcr_sop_n6_BRB0> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12303
 Flip-Flops                                            : 12303
# Shift Registers                                      : 180
 10-bit shift register                                 : 8
 2-bit shift register                                  : 51
 3-bit shift register                                  : 32
 4-bit shift register                                  : 72
 5-bit shift register                                  : 7
 6-bit shift register                                  : 2
 7-bit shift register                                  : 4
 8-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19395
#      GND                         : 1
#      INV                         : 341
#      LUT1                        : 697
#      LUT2                        : 1594
#      LUT3                        : 2457
#      LUT4                        : 1471
#      LUT5                        : 2243
#      LUT6                        : 6011
#      MULT_AND                    : 42
#      MUXCY                       : 2117
#      MUXF7                       : 369
#      MUXF8                       : 50
#      VCC                         : 1
#      XORCY                       : 2001
# FlipFlops/Latches                : 12588
#      FD                          : 1990
#      FD_1                        : 6
#      FDC                         : 1311
#      FDC_1                       : 24
#      FDCE                        : 984
#      FDE                         : 392
#      FDE_1                       : 13
#      FDP                         : 10
#      FDP_1                       : 2
#      FDPE                        : 12
#      FDR                         : 2447
#      FDRE                        : 5173
#      FDS                         : 52
#      FDSE                        : 165
#      ODDR2                       : 7
# RAMS                             : 2072
#      RAM128X1D                   : 776
#      RAM16X1D                    : 1056
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 102
#      RAMB8BWER                   : 2
# Shift Registers                  : 180
#      SRLC16E                     : 180
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 89
#      BUFIO2                      : 1
#      IBUF                        : 6
#      IBUFDS                      : 8
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 44
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:           12588  out of  54576    23%  
 Number of Slice LUTs:                20482  out of  27288    75%  
    Number used as Logic:             14814  out of  27288    54%  
    Number used as Memory:             5668  out of   6408    88%  
       Number used as RAM:             5488
       Number used as SRL:              180

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  24978
   Number with an unused Flip Flop:   12390  out of  24978    49%  
   Number with an unused LUT:          4496  out of  24978    17%  
   Number of fully used LUT-FF pairs:  8092  out of  24978    32%  
   Number of unique control sets:       478

IO Utilization: 
 Number of IOs:                         123
 Number of bonded IOBs:                 107  out of    296    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              103  out of    116    88%  
    Number using Block RAM only:        103
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk100                               | PLL_ADV:CLKOUT5        | 11456 |
clk100                               | PLL_ADV:CLKOUT2        | 110   |
clk100                               | PLL_ADV:CLKOUT4        | 177   |
fx2_ifclk                            | IBUF                   | 64    |
base50_clk                           | BUFG                   | 74    |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record0_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT1        | 135   |
record1_hdmi_in_clk_p                | PLL_ADV:CLKOUT2        | 987   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 726   |
hdmi_out0_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
clk100                               | PLL_ADV:CLKOUT3        | 2     |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.536ns (Maximum Frequency: 94.915MHz)
   Minimum input arrival time before clock: 6.011ns
   Maximum output required time after clock: 5.529ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 9.779ns (frequency: 102.264MHz)
  Total number of paths / destination ports: 1709017 / 43399
-------------------------------------------------------------------------
Delay:               19.557ns (Levels of Logic = 20)
  Source:            JpegEnc/U_Huffman/bit_ptr_1 (FF)
  Destination:       JpegEnc/U_Huffman/word_reg_22 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 0.5X

  Data Path: JpegEnc/U_Huffman/bit_ptr_1 to JpegEnc/U_Huffman/word_reg_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           240   0.447   2.292  JpegEnc/U_Huffman/bit_ptr_1 (JpegEnc/U_Huffman/bit_ptr_1)
     LUT4:I1->O          343   0.205   2.075  JpegEnc/U_Huffman/Msub_GND_92_o_GND_92_o_sub_244_OUT_Madd_xor<3>11 (JpegEnc/U_Huffman/Msub_GND_92_o_GND_92_o_sub_309_OUT<4:0>_cy<3>)
     LUT5:I4->O            4   0.205   0.684  JpegEnc/U_Huffman/GND_92_o_Decoder_253_OUT<19>1 (JpegEnc/U_Huffman/GND_92_o_Decoder_253_OUT<19>)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11101 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11101)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11102_SW0 (N4610)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11102 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11102)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11103_SW0 (N4488)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11103 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11103)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11105_SW0 (N4166)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11105 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11105)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11106_SW0 (N4396)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11106 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11106)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11108_SW0 (N4072)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11108 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11108)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11109_SW0 (N4304)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11109 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11109)
     LUT4:I3->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11111_SW0 (N4026)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11111 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11111)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11112_SW0 (N4258)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11112 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11112)
     LUT6:I5->O            1   0.205   0.000  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT11113 (JpegEnc/U_Huffman/state[1]_word_reg[22]_wide_mux_457_OUT<19>)
     FDCE:D                    0.102          JpegEnc/U_Huffman/word_reg_19
    ----------------------------------------
    Total                     19.557ns (4.649ns logic, 14.908ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 10.536ns (frequency: 94.915MHz)
  Total number of paths / destination ports: 2019 / 74
-------------------------------------------------------------------------
Delay:               5.268ns (Levels of Logic = 4)
  Source:            fx2_jpeg_streamer/packet_counter_7 (FF)
  Destination:       memdat_7_0 (FF)
  Source Clock:      fx2_ifclk falling
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_jpeg_streamer/packet_counter_7 to memdat_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            5   0.447   1.059  fx2_jpeg_streamer/packet_counter_7 (fx2_jpeg_streamer/packet_counter_7)
     LUT5:I0->O            2   0.203   0.721  fx2_jpeg_streamer/n00091_SW0 (N2251)
     LUT6:I4->O            5   0.203   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_271 (_n18923<0>)
     FD:D                      0.102          memdat_7_0
    ----------------------------------------
    Total                      5.268ns (1.365ns logic, 3.903ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 2.797ns (frequency: 357.462MHz)
  Total number of paths / destination ports: 243 / 214
-------------------------------------------------------------------------
Delay:               2.797ns (Levels of Logic = 2)
  Source:            hdmi2usbsoc_dna_cnt_4 (FF)
  Destination:       dna_state_FSM_FFd1 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: hdmi2usbsoc_dna_cnt_4 to dna_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  hdmi2usbsoc_dna_cnt_4 (hdmi2usbsoc_dna_cnt_4)
     LUT6:I1->O            2   0.203   0.845  hdmi2usbsoc_dna_done<5>1 (hdmi2usbsoc_dna_done)
     LUT3:I0->O            1   0.205   0.000  dna_state_FSM_FFd1-In1 (dna_state_FSM_FFd1-In)
     FDR:D                     0.102          dna_state_FSM_FFd1
    ----------------------------------------
    Total                      2.797ns (0.957ns logic, 1.841ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Clock period: 8.362ns (frequency: 119.586MHz)
  Total number of paths / destination ports: 30218 / 1121
-------------------------------------------------------------------------
Delay:               8.362ns (Levels of Logic = 8)
  Source:            hdmi_out1_hdmi_phy_es1_n1q_m_0 (FF)
  Destination:       hdmi_out1_hdmi_phy_es1_cnt_5 (FF)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out1_hdmi_phy_es1_n1q_m_0 to hdmi_out1_hdmi_phy_es1_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.201  hdmi_out1_hdmi_phy_es1_n1q_m_0 (hdmi_out1_hdmi_phy_es1_n1q_m_0)
     LUT6:I1->O            4   0.203   0.931  GND_1_o_GND_1_o_or_5527_OUT<0>2 (GND_1_o_GND_1_o_or_5527_OUT<0>2)
     LUT4:I0->O           18   0.203   1.414  GND_1_o_GND_1_o_or_5527_OUT<0>3 (GND_1_o_GND_1_o_or_5527_OUT<0>)
     LUT6:I0->O            2   0.203   0.981  Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_A3 (Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_rs_A<2>)
     LUT6:I0->O            2   0.203   0.961  Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_rs_lut<2> (Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_rs_lut<2>)
     LUT5:I0->O            3   0.203   0.755  Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_rs_cy<2>12 (Mmux_hdmi_out1_hdmi_phy_es1_cnt[5]_hdmi_out1_hdmi_phy_es1_cnt[5]_mux_5550_OUT_B_rs_cy<2>)
     LUT5:I3->O            1   0.203   0.000  Maccum_hdmi_out1_hdmi_phy_es1_cnt_lut<4> (Maccum_hdmi_out1_hdmi_phy_es1_cnt_lut<4>)
     MUXCY:S->O            0   0.172   0.000  Maccum_hdmi_out1_hdmi_phy_es1_cnt_cy<4> (Maccum_hdmi_out1_hdmi_phy_es1_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_hdmi_out1_hdmi_phy_es1_cnt_xor<5> (Result<5>19)
     FDR:D                     0.102          hdmi_out1_hdmi_phy_es1_cnt_5
    ----------------------------------------
    Total                      8.362ns (2.119ns logic, 6.243ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record0_hdmi_in_clk_p'
  Clock period: 8.943ns (frequency: 111.821MHz)
  Total number of paths / destination ports: 13202 / 2955
-------------------------------------------------------------------------
Delay:               4.471ns (Levels of Logic = 1)
  Source:            FDCE_1 (FF)
  Destination:       hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record0_hdmi_in_clk_p rising
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_1 to hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_1 (hdmi_in0_new_pix_rst_n1)
     INV:I->O            840   0.206   2.168  hdmi_in0_new_pix_rst_n1_inv2141_INV_0 (hdmi_in0_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in0_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.471ns (1.083ns logic, 3.388ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'record1_hdmi_in_clk_p'
  Clock period: 8.943ns (frequency: 111.821MHz)
  Total number of paths / destination ports: 13327 / 2955
-------------------------------------------------------------------------
Delay:               4.471ns (Levels of Logic = 1)
  Source:            FDCE_3 (FF)
  Destination:       hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r (FF)
  Source Clock:      record1_hdmi_in_clk_p rising
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: FDCE_3 to hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.220  FDCE_3 (hdmi_in1_new_pix_rst_n1)
     INV:I->O            840   0.206   2.168  hdmi_in1_new_pix_rst_n1_inv2141_INV_0 (hdmi_in1_new_pix_rst_n1_inv)
     FDR:R                     0.430          hdmi_in1_datacapture0_do_delay_master_cal_toggle_o_r
    ----------------------------------------
    Total                      4.471ns (1.083ns logic, 3.388ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 156 / 156
-------------------------------------------------------------------------
Offset:              5.125ns (Levels of Logic = 4)
  Source:            fx2_flagb (PAD)
  Destination:       Mram_storage_271 (RAM)
  Destination Clock: clk100 rising 0.5X

  Data Path: fx2_flagb to Mram_storage_271
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT6:I0->O            1   0.203   0.580  fx2_jpeg_streamer/Mmux_sink_ack12_SW0 (N2499)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0            0.000          Mram_storage_271
    ----------------------------------------
    Total                      5.125ns (1.835ns logic, 3.290ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 54 / 46
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 5)
  Source:            fx2_flagb (PAD)
  Destination:       memdat_7_0 (FF)
  Destination Clock: fx2_ifclk rising

  Data Path: fx2_flagb to memdat_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT6:I0->O            1   0.203   0.580  fx2_jpeg_streamer/Mmux_sink_ack12_SW0 (N2499)
     LUT6:I5->O            5   0.205   0.715  fx2_jpeg_streamer/Mmux_sink_ack12 (asyncfifo_source_ack)
     LUT3:I2->O            9   0.205   0.829  Mcount_asyncfifo_graycounter1_q_binary1 (Mcount_asyncfifo_graycounter1_q_binary)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  Mram_storage_271 (_n18923<0>)
     FD:D                      0.102          memdat_7_0
    ----------------------------------------
    Total                      6.011ns (2.142ns logic, 3.869ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            DCM_CLKGEN:LOCKED (PAD)
  Destination:       FDPE_6 (FF)
  Destination Clock: base50_clk rising

  Data Path: DCM_CLKGEN:LOCKED to FDPE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  DCM_CLKGEN (hdmi2usbsoc_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_hdmi2usbsoc_dcm_base50_locked_OR_2146_o1 (sys_rst_hdmi2usbsoc_dcm_base50_locked_OR_2146_o)
     FDP:PRE                   0.430          FDPE_6
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_3:BUSY (PAD)
  Destination:       hdmi_in0_datacapture1_lateness_3 (FF)
  Destination Clock: record0_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_3:BUSY to hdmi_in0_datacapture1_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_3 (hdmi_in0_datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n26305_inv_SW0_SW0 (N2876)
     LUT6:I0->O            7   0.203   0.773  _n26305_inv (_n26305_inv)
     FDRE:CE                   0.322          hdmi_in0_datacapture1_lateness_3
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 365 / 74
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_11:BUSY (PAD)
  Destination:       hdmi_in1_datacapture2_lateness_3 (FF)
  Destination Clock: record1_hdmi_in_clk_p rising 2.0X

  Data Path: IODELAY2_11:BUSY to hdmi_in1_datacapture2_lateness_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_11 (hdmi_in1_datacapture2_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n26337_inv_SW0_SW0 (N2884)
     LUT6:I0->O            7   0.203   0.773  _n26337_inv (_n26337_inv)
     FDRE:CE                   0.322          hdmi_in1_datacapture2_lateness_3
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 212 / 184
-------------------------------------------------------------------------
Offset:              5.529ns (Levels of Logic = 3)
  Source:            hdmi2usbsoc_ddram_cas_n_BRB3 (FF)
  Destination:       hdmi2usbsoc_ddram_cas_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: hdmi2usbsoc_ddram_cas_n_BRB3 to hdmi2usbsoc_ddram_cas_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  hdmi2usbsoc_ddram_cas_n_BRB3 (hdmi2usbsoc_ddram_cas_n_BRB3)
     LUT6:I0->O            1   0.203   0.580  hdmi2usbsoc_half_rate_phy_record1_cas_n_glue_set (N2526)
     LUT3:I2->O            1   0.205   0.579  Mmux_array_muxed3511 (hdmi2usbsoc_ddram_cas_n_OBUF)
     OBUF:I->O                 2.571          hdmi2usbsoc_ddram_cas_n_OBUF (hdmi2usbsoc_ddram_cas_n)
    ----------------------------------------
    Total                      5.529ns (3.426ns logic, 2.103ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 39 / 10
-------------------------------------------------------------------------
Offset:              4.966ns (Levels of Logic = 2)
  Source:            fx2_jpeg_streamer/fx2_data_6_BRB1 (FF)
  Destination:       fx2_data<0> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_6_BRB1 to fx2_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            8   0.447   1.167  fx2_jpeg_streamer/fx2_data_6_BRB1 (fx2_jpeg_streamer/fx2_data_6_BRB1)
     LUT6:I0->O            1   0.203   0.579  fx2_jpeg_streamer/Mmux_fsm_state[1]_fx2_data[7]_wide_mux_34_OUT11 (fx2_jpeg_streamer/fx2_data_0)
     OBUF:I->O                 2.571          fx2_data_0_OBUF (fx2_data<0>)
    ----------------------------------------
    Total                      4.966ns (3.221ns logic, 1.745ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record0_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      record0_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl10_regs1 (xilinxmultiregimpl10_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in0_datacapture0_delay_ce1 (hdmi_in0_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'record1_hdmi_in_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      record1_hdmi_in_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.879  xilinxmultiregimpl60_regs1 (xilinxmultiregimpl60_regs1)
     LUT4:I1->O            4   0.205   0.683  hdmi_in1_datacapture0_delay_ce1 (hdmi_in1_datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.214ns (0.652ns logic, 1.562ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'base50_clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 1)
  Source:            dna_state_FSM_FFd2 (FF)
  Destination:       DNA_PORT:READ (PAD)
  Source Clock:      base50_clk rising

  Data Path: dna_state_FSM_FFd2 to DNA_PORT:READ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             74   0.447   1.810  dna_state_FSM_FFd2 (dna_state_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  hdmi2usbsoc_dna_read1 (hdmi2usbsoc_dna_read)
    DNA_PORT:READ              0.000          DNA_PORT
    ----------------------------------------
    Total                      3.039ns (0.650ns logic, 2.389ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_hdmi_phy_es0_ed_2x_4 (hdmi_out0_hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       hdmi2usbsoc_ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to hdmi2usbsoc_ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2usbsoc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (hdmi2usbsoc_ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    2.797|         |         |         |
clk100         |    5.562|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
base50_clk                           |    2.643|         |         |         |
clk100                               |   19.557|         |    1.919|         |
fx2_ifclk                            |    5.608|    4.382|         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    1.263|         |         |         |
record0_hdmi_in_clk_p                |    2.418|         |         |         |
record1_hdmi_in_clk_p                |    2.418|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    4.740|         |    6.133|         |
fx2_ifclk      |    6.494|    5.268|    7.224|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_clocking_clk_pix_unbuffered
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk100                               |    1.232|         |         |         |
hdmi_out0_clocking_clk_pix_unbuffered|    8.362|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record0_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record0_hdmi_in_clk_p|    7.671|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock record1_hdmi_in_clk_p
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk100               |    1.232|         |         |         |
record1_hdmi_in_clk_p|    7.671|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 249.00 secs
Total CPU time to Xst completion: 247.84 secs
 
--> 


Total memory usage is 982112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1378 (   0 filtered)
Number of infos    :  347 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/I
SE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf
opsis_hdmi2usb-hdmi2usbsoc-opsis.ngc opsis_hdmi2usb-hdmi2usbsoc-opsis.ngd

Reading NGO file
"/home/travis/build/sealne/HDMI2USB-misoc-firmware/third_party/misoc/build/opsis
_hdmi2usb-hdmi2usbsoc-opsis.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_2' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_3' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem - TNM : GRPsys_clk was distributed to a DCM but new TNM
   constraints were not derived. This TNM is used in the following user groups
   or specifications:
   <TIMESPEC "TSise_sucks7" = FROM "GRPpix0_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(143)]
   <TIMESPEC "TSise_sucks8" = FROM "GRPsys_clk" TO "GRPpix0_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(144)]
   <TIMESPEC "TSise_sucks9" = FROM "GRPpix1_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(145)]
   <TIMESPEC "TSise_sucks10" = FROM "GRPsys_clk" TO "GRPpix1_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(146)]
   <TIMESPEC "TSise_sucks11" = FROM "GRPusb_clk" TO "GRPsys_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(151)]
   <TIMESPEC "TSise_sucks12" = FROM "GRPsys_clk" TO "GRPusb_clk" TIG;>
   [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(152)]

INFO:ConstraintSystem:178 - TNM 'GRPbase50_clk', used in period specification
   'TSbase50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_hdmi2usbsoc_clk100b = PERIOD "hdmi2usbsoc_clk100b"
   TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in0_pll_clk1 = PERIOD "hdmi_in0_pll_clk1"
   TSrecord0_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in0_pll_clk0 = PERIOD "hdmi_in0_pll_clk0"
   TSrecord0_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord0_hdmi_in_clk_p', used in period
   specification 'TSrecord0_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_1. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in0_pll_clk2 = PERIOD "hdmi_in0_pll_clk2"
   TSrecord0_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_in1_pll_clk1 = PERIOD "hdmi_in1_pll_clk1"
   TSrecord1_hdmi_in_clk_p / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_in1_pll_clk0 = PERIOD "hdmi_in1_pll_clk0"
   TSrecord1_hdmi_in_clk_p / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPrecord1_hdmi_in_clk_p', used in period
   specification 'TSrecord1_hdmi_in_clk_p', was traced into PLL_ADV instance
   PLL_ADV_2. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_in1_pll_clk2 = PERIOD "hdmi_in1_pll_clk2"
   TSrecord1_hdmi_in_clk_p HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1 = PERIOD
   "hdmi_out0_clocking_pll_clk1" TS_hdmi_out0_clocking_clk_pix_unbuffered / 2
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0 = PERIOD
   "hdmi_out0_clocking_pll_clk0" TS_hdmi_out0_clocking_clk_pix_unbuffered / 10
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered', used in
   period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered', was traced
   into PLL_ADV instance PLL_ADV_3. The following new TNM groups and period
   specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2 = PERIOD
   "hdmi_out0_clocking_pll_clk2" TS_hdmi_out0_clocking_clk_pix_unbuffered HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_hdmi2usbsoc_pll_3_ = PERIOD "hdmi2usbsoc_pll_3_"
   TS_hdmi2usbsoc_clk100b / 2 PHASE 2.916666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_hdmi2usbsoc_pll_5_ = PERIOD "hdmi2usbsoc_pll_5_"
   TS_hdmi2usbsoc_clk100b / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi2usbsoc_pll_0_ = PERIOD "hdmi2usbsoc_pll_0_"
   TS_hdmi2usbsoc_clk100b / 4 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_hdmi2usbsoc_pll_4_ = PERIOD "hdmi2usbsoc_pll_4_"
   TS_hdmi2usbsoc_clk100b HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi2usbsoc_clk100b', used in period
   specification 'TS_hdmi2usbsoc_clk100b', was traced into PLL_ADV instance
   PLL_ADV. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi2usbsoc_pll_2_ = PERIOD "hdmi2usbsoc_pll_2_"
   TS_hdmi2usbsoc_clk100b / 2 PHASE 3.194444444 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'base50_clk', used in period specification
   'TS_base50_clk', was traced into DCM_CLKGEN instance DCM_CLKGEN_1. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered_0 = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered_0" TS_base50_clk HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD
   "hdmi_out0_clocking_pll_clk1_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD
   "hdmi_out0_clocking_pll_clk0_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0 /
   10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'hdmi_out0_clocking_clk_pix_unbuffered_0', used
   in period specification 'TS_hdmi_out0_clocking_clk_pix_unbuffered_0', was
   traced into PLL_ADV instance PLL_ADV_3. The following new TNM groups and
   period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD
   "hdmi_out0_clocking_pll_clk2_0" TS_hdmi_out0_clocking_clk_pix_unbuffered_0
   HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord0_hdmi_in_clk_p" = PERIOD "GRPrecord0_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(159)]).
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_2 to 12.000000 ns based on the period specification
   (<TIMESPEC "TSrecord1_hdmi_in_clk_p" = PERIOD "GRPrecord1_hdmi_in_clk_p" 12
   ns HIGH 50%;> [opsis_hdmi2usb-hdmi2usbsoc-opsis.ucf(162)]).
WARNING:NgdBuild:1212 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN_PERIOD attribute on DCM "DCM_CLKGEN_1".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the non-default attribute value.  This could result in incorrect
   uncertainty calculated for DCM output clocks.
INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_3 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_hdmi_out0_clocking_clk_pix_unbuffered = PERIOD
   "hdmi_out0_clocking_clk_pix_unbuffered" TSbase50_clk HIGH 50%>).
WARNING:NgdBuild:1440 - User specified non-default attribute value (20.000000)
   was detected for the CLKIN1_PERIOD attribute on PLL "PLL_ADV_3".  This does
   not match the PERIOD constraint value (10 ns.).  The uncertainty calculation
   will use the PERIOD constraint value.  This could result in incorrect
   uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<15>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<14>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<13>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<12>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<11>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<10>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<9>' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'fx2_data<8>' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  14

Writing NGD file "opsis_hdmi2usb-hdmi2usbsoc-opsis.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "opsis_hdmi2usb-hdmi2usbsoc-opsis.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45tfgg484-3".
Mapping design into LUTs...
Writing file opsis_hdmi2usb-hdmi2usbsoc-opsis_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 15

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_base50_clk = PERIOD TIMEGRP "base50_cl | SETUP       |     2.105ns|     7.895ns|       0|           0
  k" TSclk100 HIGH 50%                      | HOLD        |    -0.756ns|            |       2|        1402
                                            | MINPERIOD   |  -490.000ns|   500.000ns|       1|      490000
----------------------------------------------------------------------------------------------------------
* TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINPERIOD   |  -480.000ns|   500.000ns|       1|      480000
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     4.478ns|     0.522ns|       0|           0
   TIMEGRP "hdmi_out0_clocking_pll_clk1_0"  | HOLD        |    -1.039ns|            |      30|       30084
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  0 / 2 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi2usbsoc_pll_4_ = PERIOD TIMEGRP "h | SETUP       |     1.072ns|     4.064ns|       0|           0
  dmi2usbsoc_pll_4_" TS_hdmi2usbsoc_clk100b | HOLD        |    -0.954ns|            |     139|      110266
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi2usbsoc_pll_5_ = PERIOD TIMEGRP "h | SETUP       |     8.883ns|     8.420ns|       0|           0
  dmi2usbsoc_pll_5_" TS_hdmi2usbsoc_clk100b | HOLD        |    -0.097ns|            |    5718|      535270
   / 0.5 HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     5.310ns|     4.466ns|       0|           0
  mi_in1_pll_clk2" TSrecord1_hdmi_in_clk_p  | HOLD        |    -0.095ns|            |      54|        5130
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     5.310ns|     4.466ns|       0|           0
  mi_in0_pll_clk2" TSrecord0_hdmi_in_clk_p  | HOLD        |    -0.095ns|            |      54|        5130
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     3.585ns|     2.415ns|       0|           0
  mi_in0_pll_clk1" TSrecord0_hdmi_in_clk_p  | HOLD        |    -0.012ns|            |      63|         111
  / 2 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     3.585ns|     2.415ns|       0|           0
  mi_in1_pll_clk1" TSrecord1_hdmi_in_clk_p  | HOLD        |    -0.012ns|            |      63|         111
  / 2 HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP "hdmi_out0_clocking_cl |             |            |            |        |            
  k_pix_unbuffered_0" TS_base50_clk HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP "hdmi_out0_clocking_clk_ |             |            |            |        |            
  pix_unbuffered" TSbase50_clk HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_clk100b = PERIOD TIMEGRP " | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  hdmi2usbsoc_clk100b" TSclk100 HIGH 50%    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_2_ = PERIOD TIMEGRP "h | SETUP       |     1.986ns|     1.891ns|       0|           0
  dmi2usbsoc_pll_2_" TS_hdmi2usbsoc_clk100b | HOLD        |     0.228ns|            |       0|           0
   / 2 PHASE 3.19444444 ns HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_3_ = PERIOD TIMEGRP "h | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  dmi2usbsoc_pll_3_" TS_hdmi2usbsoc_clk100b |             |            |            |        |            
   / 2 PHASE 2.91666667 ns HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     7.505ns|     2.495ns|       0|           0
   TIMEGRP "hdmi_out0_clocking_pll_clk2_0"  | HOLD        |     0.062ns|            |       0|           0
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINPERIOD   |     6.876ns|     3.124ns|       0|           0
  0 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1" TS_h |             |            |            |        |            
  dmi_out0_clocking_clk_pix_unbuffered / 2  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSfx2_ifclk = PERIOD TIMEGRP "GRPfx2_ifcl | SETUP       |     8.873ns|     3.054ns|       0|           0
  k" 20.8 ns HIGH 50%                       | HOLD        |     0.257ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2" TS_h |             |            |            |        |            
  dmi_out0_clocking_clk_pix_unbuffered HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0" TSrecord1_hdmi_in_clk_p  |             |            |            |        |            
  / 10 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|     0.305ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0" TS_h |             |            |            |        |            
  dmi_out0_clocking_clk_pix_unbuffered / 10 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     1.497ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|     1.855ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_0_ = PERIOD TIMEGRP "h | N/A         |         N/A|         N/A|     N/A|         N/A
  dmi2usbsoc_pll_0_" TS_hdmi2usbsoc_clk100b |             |            |            |        |            
   / 4 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|     0.305ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0" TSrecord0_hdmi_in_clk_p  |             |            |            |        |            
  / 10 HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|     2.524ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|     1.855ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "hdmi_out0_clocking_pll_clk0_0"  |             |            |            |        |            
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ |             |            |            |        |            
  0 / 10 HIGH 50%                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TSbase50_clk                   |     20.000ns|    500.000ns|      5.000ns|            1|            0|            0|   
        0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|   
        0|
| unbuffered                    |             |             |             |             |             |             |   
         |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
|  1                            |             |             |             |             |             |             |   
         |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  0                            |             |             |             |             |             |             |   
         |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|   
        0|
|  2                            |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TSclk100                       |     10.000ns|      5.340ns|    500.000ns|            0|         5890|            0|   
  2929912|
| TS_hdmi2usbsoc_clk100b        |     10.000ns|      3.334ns|      4.210ns|            0|         5857|            0|   
  2899449|
|  TS_hdmi2usbsoc_pll_3_        |      5.000ns|      1.730ns|          N/A|            0|            0|            0|   
        0|
|  TS_hdmi2usbsoc_pll_5_        |     20.000ns|      8.420ns|          N/A|         5718|            0|      2896318|   
        0|
|  TS_hdmi2usbsoc_pll_0_        |      2.500ns|          N/A|          N/A|            0|            0|            0|   
        0|
|  TS_hdmi2usbsoc_pll_4_        |     10.000ns|      4.064ns|          N/A|          139|            0|         2759|   
        0|
|  TS_hdmi2usbsoc_pll_2_        |      5.000ns|      1.891ns|          N/A|            0|            0|          372|   
        0|
| TS_base50_clk                 |     10.000ns|    500.000ns|      3.460ns|            3|           30|          249|   
    30214|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      3.460ns|            0|           30|            0|   
    30214|
|  _unbuffered_0                |             |             |             |             |             |             |   
         |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      1.730ns|          N/A|           30|            0|           30|   
        0|
|   k1_0                        |             |             |             |             |             |             |   
         |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|   
        0|
|   k0_0                        |             |             |             |             |             |             |   
         |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      3.124ns|          N/A|            0|            0|        30184|   
        0|
|   k2_0                        |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|      4.830ns|            0|          117|            0|   
    13619|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      2.415ns|          N/A|           63|            0|         1698|   
        0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|   
        0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|      4.466ns|          N/A|           54|            0|        11921|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|      4.830ns|            0|          117|            0|   
    13745|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      2.415ns|          N/A|           63|            0|         1698|   
        0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|   
        0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|      4.466ns|          N/A|           54|            0|        12047|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

9 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 7 secs 
Total CPU  time at the beginning of Placer: 1 mins 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:df088142) REAL time: 1 mins 11 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg_1>, driving the net,
   <hdmi_out1_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5683_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es0_out[9]_hdmi_out1_hdmi_phy_es0_out[4]_mux_5683_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5684_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5685_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5685_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5684_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es1_out[9]_hdmi_out1_hdmi_phy_es1_out[4]_mux_5684_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out1_hdmi_phy_es2_out[9]_hdmi_out1_hdmi_phy_es2_out[4]_mux_5685_OUT
   51.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg_1.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <hdmi_out0_pix_clk>, that is driving the following (first 30) non-clock load
   pins.
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5352_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5352_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5351_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es1_out[9]_hdmi_out0_hdmi_phy_es1_out[4]_mux_5351_OUT
   31.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es2_out[9]_hdmi_out0_hdmi_phy_es2_out[4]_mux_5352_OUT
   51.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5350_OUT
   51.A4; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5350_OUT
   11.A3; >
   < PIN:
   Mmux_hdmi_out0_hdmi_phy_es0_out[9]_hdmi_out0_hdmi_phy_es0_out[4]_mux_5350_OUT
   31.A3; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:df088142) REAL time: 1 mins 14 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ea008982) REAL time: 1 mins 14 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ba50fb34) REAL time: 1 mins 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ba50fb34) REAL time: 1 mins 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ba50fb34) REAL time: 1 mins 54 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ba50fb34) REAL time: 1 mins 54 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ba50fb34) REAL time: 1 mins 55 secs 

Phase 9.8  Global Placement
...............................
.....................................................................................................
.................................................................................................................................................................................................................
...............................................................................................................................................................................................................
.......................................................................................................................................
Phase 9.8  Global Placement (Checksum:33214759) REAL time: 6 mins 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:33214759) REAL time: 6 mins 1 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:52f00be6) REAL time: 6 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:52f00be6) REAL time: 6 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1a23ba8b) REAL time: 6 mins 51 secs 

Total REAL time to Placer completion: 6 mins 53 secs 
Total CPU  time to Placer completion: 6 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                12,582 out of  54,576   23%
    Number used as Flip Flops:              12,579
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     17,499 out of  27,288   64%
    Number used as logic:                   12,518 out of  27,288   45%
      Number using O6 output only:           9,194
      Number using O5 output only:             674
      Number using O5 and O6:                2,650
      Number used as ROM:                        0
    Number used as Memory:                   4,514 out of   6,408   70%
      Number used as Dual Port RAM:          4,390
        Number using O6 output only:         3,254
        Number using O5 output only:            38
        Number using O5 and O6:              1,098
      Number used as Single Port RAM:            0
      Number used as Shift Register:           124
        Number using O6 output only:            68
        Number using O5 output only:             0
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    467
      Number with same-slice register load:    420
      Number with same-slice carry load:        47
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 6,066 out of   6,822   88%
  Number of MUXCYs used:                     2,484 out of  13,644   18%
  Number of LUT Flip Flop pairs used:       20,493
    Number with an unused Flip Flop:         9,333 out of  20,493   45%
    Number with an unused LUT:               2,994 out of  20,493   14%
    Number of fully used LUT-FF pairs:       8,166 out of  20,493   39%
    Number of unique control sets:             533
    Number of slice register sites lost
      to control set restrictions:           1,457 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       123 out of     296   41%
    Number of LOCed IOBs:                      123 out of     123  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                       102 out of     116   87%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           22 out of      58   37%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.62

Peak Memory Usage:  1293 MB
Total REAL time to MAP completion:  7 mins 9 secs 
Total CPU time to MAP completion:   7 mins 8 secs 

Mapping completed.
See MAP report file "opsis_hdmi2usb-hdmi2usbsoc-opsis_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: opsis_hdmi2usb-hdmi2usbsoc-opsis.pcf.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                12,582 out of  54,576   23%
    Number used as Flip Flops:              12,579
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                     17,499 out of  27,288   64%
    Number used as logic:                   12,518 out of  27,288   45%
      Number using O6 output only:           9,194
      Number using O5 output only:             674
      Number using O5 and O6:                2,650
      Number used as ROM:                        0
    Number used as Memory:                   4,514 out of   6,408   70%
      Number used as Dual Port RAM:          4,390
        Number using O6 output only:         3,254
        Number using O5 output only:            38
        Number using O5 and O6:              1,098
      Number used as Single Port RAM:            0
      Number used as Shift Register:           124
        Number using O6 output only:            68
        Number using O5 output only:             0
        Number using O5 and O6:                 56
    Number used exclusively as route-thrus:    467
      Number with same-slice register load:    420
      Number with same-slice carry load:        47
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 6,066 out of   6,822   88%
  Number of MUXCYs used:                     2,484 out of  13,644   18%
  Number of LUT Flip Flop pairs used:       20,493
    Number with an unused Flip Flop:         9,333 out of  20,493   45%
    Number with an unused LUT:               2,994 out of  20,493   14%
    Number of fully used LUT-FF pairs:       8,166 out of  20,493   39%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       123 out of     296   41%
    Number of LOCed IOBs:                      123 out of     123  100%
    IOB Flip Flops:                             12
    IOB Master Pads:                             8
    IOB Slave Pads:                              8

Specific Feature Utilization:
  Number of RAMB16BWERs:                       102 out of     116   87%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  2
  Number of ILOGIC2/ISERDES2s:                  28 out of     376    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   28
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        12 out of     376    3%
    Number used as IODELAY2s:                   12
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  38 out of     376   10%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                   30
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             5 out of       8   62%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           22 out of      58   37%
  Number of GTPA1_DUALs:                         0 out of       2    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            4 out of       4  100%
    Number of LOCed PLL_ADVs:                    1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN_1, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
WARNING:Par:450 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for a
   constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 15

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_base50_clk = PERIOD TIMEGRP "base50_cl | SETUP       |     0.408ns|     9.592ns|       0|           0
  k" TSclk100 HIGH 50%                      | HOLD        |     0.298ns|            |       0|           0
                                            | MINPERIOD   |  -490.000ns|   500.000ns|       1|      490000
----------------------------------------------------------------------------------------------------------
* TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINPERIOD   |  -480.000ns|   500.000ns|       1|      480000
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_hdmi2usbsoc_pll_4_ = PERIOD TIMEGRP "h | SETUP       |     0.245ns|     8.643ns|       0|           0
  dmi2usbsoc_pll_4_"         TS_hdmi2usbsoc | HOLD        |    -0.036ns|            |       1|          36
  _clk100b HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_2_ = PERIOD TIMEGRP "h | SETUP       |     0.343ns|     4.657ns|       0|           0
  dmi2usbsoc_pll_2_"         TS_hdmi2usbsoc | HOLD        |     0.534ns|            |       0|           0
  _clk100b / 2 PHASE 3.19444444 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.970ns|     5.030ns|       0|           0
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.666ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     1.034ns|     4.966ns|       0|           0
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.627ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_clk100b = PERIOD TIMEGRP " | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  hdmi2usbsoc_clk100b" TSclk100 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     2.375ns|     2.625ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.087ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     2.691ns|     8.858ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.403ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     2.695ns|     7.305ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.499ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_3_ = PERIOD TIMEGRP "h | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  dmi2usbsoc_pll_3_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 2 PHASE 2.91666667 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_5_ = PERIOD TIMEGRP "h | SETUP       |     3.384ns|    16.616ns|       0|           0
  dmi2usbsoc_pll_5_"         TS_hdmi2usbsoc | HOLD        |     0.314ns|            |       0|           0
  _clk100b / 0.5 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     3.692ns|     7.705ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.419ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSfx2_ifclk = PERIOD TIMEGRP "GRPfx2_ifcl | SETUP       |     4.256ns|    12.288ns|       0|           0
  k" 20.8 ns HIGH 50%                       | HOLD        |     0.663ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     5.349ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|     9.245ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_0_ = PERIOD TIMEGRP "h | N/A         |         N/A|         N/A|     N/A|         N/A
  dmi2usbsoc_pll_0_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 4 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -4.472ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|     8.676ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -4.359ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|     8.782ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|    500.000ns|      5.000ns|            1|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|    500.000ns|            0|            2|            0|      2929912|
| TS_hdmi2usbsoc_clk100b        |     10.000ns|      3.334ns|      9.314ns|            0|            1|            0|      2899449|
|  TS_hdmi2usbsoc_pll_3_        |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_5_        |     20.000ns|     16.616ns|          N/A|            0|            0|      2896318|            0|
|  TS_hdmi2usbsoc_pll_0_        |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_4_        |     10.000ns|      8.643ns|          N/A|            1|            0|         2759|            0|
|  TS_hdmi2usbsoc_pll_2_        |      5.000ns|      4.657ns|          N/A|            0|            0|          372|            0|
| TS_base50_clk                 |     10.000ns|    500.000ns|      7.305ns|            1|            0|          249|        30214|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      7.305ns|            0|            0|            0|        30214|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      2.625ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      7.305ns|          N/A|            0|            0|        30184|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|      9.932ns|            0|            0|            0|        13619|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      4.966ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|      8.858ns|          N/A|            0|            0|        11921|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     10.060ns|            0|            0|            0|        13745|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      5.030ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|      7.705ns|          N/A|            0|            0|        12047|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Finished initial Timing Analysis.  REAL time: 33 secs 

WARNING:Par:288 - The signal fx2_flaga_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_flagc_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_scl_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<8>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<9>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record3_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_scl_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<10>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<11>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<12>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<13>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<14>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx2_data<15>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal record2_hdmi_out_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 121582 unrouted;      REAL time: 35 secs 

Phase  2  : 105858 unrouted;      REAL time: 41 secs 

Phase  3  : 48289 unrouted;      REAL time: 1 mins 38 secs 

Phase  4  : 48307 unrouted; (Setup:0, Hold:402, Component Switching Limit:970000)     REAL time: 1 mins 45 secs 

Updating file: opsis_hdmi2usb-hdmi2usbsoc-opsis.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:382, Component Switching Limit:970000)     REAL time: 4 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:382, Component Switching Limit:970000)     REAL time: 4 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:382, Component Switching Limit:970000)     REAL time: 4 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:382, Component Switching Limit:970000)     REAL time: 4 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:970000)     REAL time: 4 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:970000)     REAL time: 4 mins 37 secs 
Total REAL time to Router completion: 4 mins 37 secs 
Total CPU time to Router completion: 4 mins 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 3909 |  0.069     |  1.280      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X3Y16| No   |   44 |  0.510     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in0_pix_clk |  BUFGMUX_X2Y9| No   |  293 |  0.058     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|    hdmi_in1_pix_clk | BUFGMUX_X2Y10| No   |  307 |  0.063     |  1.275      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out1_pix_clk |  BUFGMUX_X2Y2| No   |  129 |  0.555     |  1.766      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in1_pix2x_clk | BUFGMUX_X3Y14| No   |   65 |  0.185     |  1.397      |
+---------------------+--------------+------+------+------------+-------------+
|  hdmi_in0_pix2x_clk | BUFGMUX_X3Y15| No   |   54 |  0.182     |  1.396      |
+---------------------+--------------+------+------+------------+-------------+
|   hdmi_out0_pix_clk |  BUFGMUX_X2Y4| No   |  126 |  0.570     |  1.786      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out0_pix2x_clk | BUFGMUX_X2Y12| No   |   10 |  0.255     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|           sys2x_clk | BUFGMUX_X2Y11| No   |  100 |  0.152     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_out1_pix2x_clk |  BUFGMUX_X2Y1| No   |   10 |  0.259     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|     base50_clk_BUFG | BUFGMUX_X3Y13| No   |   27 |  0.089     |  1.316      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi2usbsoc_clk_sdra |              |      |      |            |             |
|      m_half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|      fx2_ifclk_IBUF |         Local|      |   26 |  2.353     |  4.082      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out0_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
|hdmi_out1_pix10x_clk |              |      |      |            |             |
|                     |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in1_pix10x_clk |         Local|      |   12 |  0.029     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
| hdmi_in0_pix10x_clk |         Local|      |   12 |  0.038     |  1.552      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 970000 (Setup: 0, Hold: 0, Component Switching Limit: 970000)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 15

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_base50_clk = PERIOD TIMEGRP "base50_cl | SETUP       |     0.354ns|     9.646ns|       0|           0
  k" TSclk100 HIGH 50%                      | HOLD        |     0.133ns|            |       0|           0
                                            | MINPERIOD   |  -490.000ns|   500.000ns|       1|      490000
----------------------------------------------------------------------------------------------------------
* TSbase50_clk = PERIOD TIMEGRP "GRPbase50_ | MINPERIOD   |  -480.000ns|   500.000ns|       1|      480000
  clk" 20 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_2_ = PERIOD TIMEGRP "h | SETUP       |     0.006ns|     4.990ns|       0|           0
  dmi2usbsoc_pll_2_"         TS_hdmi2usbsoc | HOLD        |     0.348ns|            |       0|           0
  _clk100b / 2 PHASE 3.19444444 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.053ns|     5.947ns|       0|           0
  mi_in0_pll_clk1"         TSrecord0_hdmi_i | HOLD        |     0.393ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_5_ = PERIOD TIMEGRP "h | SETUP       |     0.074ns|    19.926ns|       0|           0
  dmi2usbsoc_pll_5_"         TS_hdmi2usbsoc | HOLD        |     0.180ns|            |       0|           0
  _clk100b / 0.5 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  0 = PERIOD TIMEGRP         "hdmi_out0_clo |             |            |            |        |            
  cking_clk_pix_unbuffered_0" TS_base50_clk |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_4_ = PERIOD TIMEGRP "h | SETUP       |     0.134ns|     9.258ns|       0|           0
  dmi2usbsoc_pll_4_"         TS_hdmi2usbsoc | HOLD        |     0.061ns|            |       0|           0
  _clk100b HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord0_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord0_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSrecord1_hdmi_in_clk_p = PERIOD TIMEGRP  | MINLOWPULSE |     7.000ns|     5.000ns|       0|           0
  "GRPrecord1_hdmi_in_clk_p" 12 ns HIGH     |             |            |            |        |            
       50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk1 = PERIOD TIMEGRP "hd | SETUP       |     0.768ns|     5.232ns|       0|           0
  mi_in1_pll_clk1"         TSrecord1_hdmi_i | HOLD        |     0.372ns|            |       0|           0
  n_clk_p / 2 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_clk_pix_unbuffered  | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  = PERIOD TIMEGRP         "hdmi_out0_clock |             |            |            |        |            
  ing_clk_pix_unbuffered" TSbase50_clk HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     1.226ns|    10.774ns|       0|           0
  mi_in1_pll_clk2"         TSrecord1_hdmi_i | HOLD        |     0.168ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_clk100b = PERIOD TIMEGRP " | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  hdmi2usbsoc_clk100b" TSclk100 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk2 = PERIOD TIMEGRP "hd | SETUP       |     1.672ns|     9.337ns|       0|           0
  mi_in0_pll_clk2"         TSrecord0_hdmi_i | HOLD        |     0.186ns|            |       0|           0
  n_clk_p HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1_0 = PERIOD | SETUP       |     2.359ns|     2.641ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.055ns|            |       0|           0
  clk1_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 2 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2_0 = PERIOD | SETUP       |     2.870ns|     7.130ns|       0|           0
   TIMEGRP         "hdmi_out0_clocking_pll_ | HOLD        |     0.272ns|            |       0|           0
  clk2_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_3_ = PERIOD TIMEGRP "h | MINPERIOD   |     3.270ns|     1.730ns|       0|           0
  dmi2usbsoc_pll_3_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 2 PHASE 2.91666667 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSfx2_ifclk = PERIOD TIMEGRP "GRPfx2_ifcl | SETUP       |     3.723ns|    13.354ns|       0|           0
  k" 20.8 ns HIGH 50%                       | HOLD        |     0.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "GRPclk100" 10  | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk1 = PERIOD T | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk1"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 2 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk2 = PERIOD T | MINPERIOD   |    16.876ns|     3.124ns|       0|           0
  IMEGRP "hdmi_out0_clocking_pll_clk2"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks12_path" TIG             | SETUP       |         N/A|    13.815ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in1_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in1_pll_clk0"         TSrecord1_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks11_path" TIG             | MAXDELAY    |         N/A|     5.726ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0 = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "hdmi_out0_clocking_pll_clk0"      |             |            |            |        |            
      TS_hdmi_out0_clocking_clk_pix_unbuffe |             |            |            |        |            
  red / 10 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks10_path" TIG             | SETUP       |         N/A|    -1.541ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi2usbsoc_pll_0_ = PERIOD TIMEGRP "h | N/A         |         N/A|         N/A|     N/A|         N/A
  dmi2usbsoc_pll_0_"         TS_hdmi2usbsoc |             |            |            |        |            
  _clk100b / 4 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks9_path" TIG              | SETUP       |         N/A|     8.392ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks8_path" TIG              | SETUP       |         N/A|    -1.365ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSise_sucks7_path" TIG              | SETUP       |         N/A|     8.359ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmi_in0_pll_clk0 = PERIOD TIMEGRP "hd | N/A         |         N/A|         N/A|     N/A|         N/A
  mi_in0_pll_clk0"         TSrecord0_hdmi_i |             |            |            |        |            
  n_clk_p / 10 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmi_out0_clocking_pll_clk0_0 = PERIOD | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP         "hdmi_out0_clocking_pll_ |             |            |            |        |            
  clk0_0"         TS_hdmi_out0_clocking_clk |             |            |            |        |            
  _pix_unbuffered_0 / 10 HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSbase50_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSbase50_clk                   |     20.000ns|    500.000ns|      5.000ns|            1|            0|            0|            0|
| TS_hdmi_out0_clocking_clk_pix_|     20.000ns|      5.000ns|      3.460ns|            0|            0|            0|            0|
| unbuffered                    |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmi_out0_clocking_pll_clk|     20.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  2                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      5.340ns|    500.000ns|            0|            1|            0|      2929912|
| TS_hdmi2usbsoc_clk100b        |     10.000ns|      3.334ns|      9.980ns|            0|            0|            0|      2899449|
|  TS_hdmi2usbsoc_pll_3_        |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_5_        |     20.000ns|     19.926ns|          N/A|            0|            0|      2896318|            0|
|  TS_hdmi2usbsoc_pll_0_        |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmi2usbsoc_pll_4_        |     10.000ns|      9.258ns|          N/A|            0|            0|         2759|            0|
|  TS_hdmi2usbsoc_pll_2_        |      5.000ns|      4.990ns|          N/A|            0|            0|          372|            0|
| TS_base50_clk                 |     10.000ns|    500.000ns|      7.130ns|            1|            0|          249|        30214|
|  TS_hdmi_out0_clocking_clk_pix|     10.000ns|      3.334ns|      7.130ns|            0|            0|            0|        30214|
|  _unbuffered_0                |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      5.000ns|      2.641ns|          N/A|            0|            0|           30|            0|
|   k1_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|   k0_0                        |             |             |             |             |             |             |             |
|   TS_hdmi_out0_clocking_pll_cl|     10.000ns|      7.130ns|          N/A|            0|            0|        30184|            0|
|   k2_0                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord0_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord0_hdmi_in_clk_p        |     12.000ns|      5.000ns|     11.894ns|            0|            0|            0|        13619|
| TS_hdmi_in0_pll_clk1          |      6.000ns|      5.947ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in0_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in0_pll_clk2          |     12.000ns|      9.337ns|          N/A|            0|            0|        11921|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TSrecord1_hdmi_in_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSrecord1_hdmi_in_clk_p        |     12.000ns|      5.000ns|     10.774ns|            0|            0|            0|        13745|
| TS_hdmi_in1_pll_clk1          |      6.000ns|      5.232ns|          N/A|            0|            0|         1698|            0|
| TS_hdmi_in1_pll_clk0          |      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_hdmi_in1_pll_clk2          |     12.000ns|     10.774ns|          N/A|            0|            0|        12047|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 16 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 45 secs 
Total CPU time to PAR completion: 4 mins 56 secs 

Peak Memory Usage:  1161 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 4 errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file opsis_hdmi2usb-hdmi2usbsoc-opsis.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45t.nph' in environment
/home/travis/build/sealne/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/I
SE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45t, package fgg484, speed -3
Opened constraints file opsis_hdmi2usb-hdmi2usbsoc-opsis.pcf.

Fri Oct 16 04:40:50 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "opsis_hdmi2usb-hdmi2usbsoc-opsis.bit".
Saving bit stream in "opsis_hdmi2usb-hdmi2usbsoc-opsis.bin".
Bitstream generation is complete.
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  opsis
Target:    opsis_hdmi2usb
Subtarget: HDMI2USBSoC
CPU type:  lm32
===========================
