{
  "design": {
    "design_info": {
      "boundary_crc": "0x62BF502F9DDDF1E4",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "rst_phy_clk": "",
      "rst_sys_clk": "",
      "rmii_rx": "",
      "eth_rx_wrapper": "",
      "uart_wrapper": "",
      "pll_sys_ref_clk": "",
      "rst_ref_clk": ""
    },
    "ports": {
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "data_vld": {
        "direction": "O"
      },
      "data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "rmii_rx_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_rmii_rx_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rmii_rx_data": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rmii_rx_dv": {
        "direction": "I"
      },
      "rmii_rx_er": {
        "direction": "I"
      },
      "rmii_crs": {
        "direction": "I"
      },
      "rmii_col": {
        "direction": "I"
      },
      "rmii_rx_rstn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "uart_tx": {
        "direction": "O"
      },
      "rmii_ref_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/pll_sys_ref_clk_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "rst_phy_clk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip\\design_1_proc_sys_reset_0_1\\design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "rst_phy_clk",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_sys_clk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_1_0",
        "xci_path": "ip\\design_1_proc_sys_reset_1_0\\design_1_proc_sys_reset_1_0.xci",
        "inst_hier_path": "rst_sys_clk"
      },
      "rmii_rx": {
        "vlnv": "xilinx.com:module_ref:rmii_rx:1.0",
        "xci_name": "design_1_rmii_rx_0",
        "xci_path": "ip\\design_1_rmii_rx_0\\design_1_rmii_rx_0.xci",
        "inst_hier_path": "rmii_rx",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rmii_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rx_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rx_rst_n",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_rmii_rx_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rx_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "rx_data": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rx_dv": {
            "direction": "I"
          },
          "rx_er": {
            "direction": "I"
          },
          "crs": {
            "direction": "I"
          },
          "col": {
            "direction": "I"
          },
          "rx_byte": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "rx_byte_vld": {
            "direction": "O"
          }
        }
      },
      "eth_rx_wrapper": {
        "vlnv": "xilinx.com:module_ref:eth_rx_wrapper:1.0",
        "xci_name": "design_1_eth_rx_wrapper_0_0",
        "xci_path": "ip\\design_1_eth_rx_wrapper_0_0\\design_1_eth_rx_wrapper_0_0.xci",
        "inst_hier_path": "eth_rx_wrapper",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "eth_rx_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "phy_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "phy_rst_n",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_rmii_rx_clk",
                "value_src": "default_prop"
              }
            }
          },
          "phy_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "phy_data_in": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "phy_data_in_vld": {
            "direction": "I"
          },
          "sys_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "sys_rst_n",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "150000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/pll_sys_ref_clk_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "sys_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_drop": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_drop_vld": {
            "direction": "O"
          },
          "data_broadcast": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_broadcast_vld": {
            "direction": "O"
          },
          "data_for_me": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_for_me_vld": {
            "direction": "O"
          },
          "data_not_for_me": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "data_not_for_me_vld": {
            "direction": "O"
          }
        }
      },
      "uart_wrapper": {
        "vlnv": "xilinx.com:module_ref:uart_wrapper:1.0",
        "xci_name": "design_1_uart_wrapper_0_0",
        "xci_path": "ip\\design_1_uart_wrapper_0_0\\design_1_uart_wrapper_0_0.xci",
        "inst_hier_path": "uart_wrapper",
        "parameters": {
          "P_CLK_FREQ": {
            "value": "150"
          },
          "P_DEPTH": {
            "value": "8192"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "150000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/pll_sys_ref_clk_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_in_vld": {
            "direction": "I"
          },
          "uart_tx": {
            "direction": "O"
          }
        }
      },
      "pll_sys_ref_clk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_2",
        "xci_path": "ip\\design_1_clk_wiz_0_2\\design_1_clk_wiz_0_2.xci",
        "inst_hier_path": "pll_sys_ref_clk",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "120.394"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "150"
          },
          "CLKOUT2_JITTER": {
            "value": "174.188"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "39"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "rst_ref_clk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_2_0",
        "xci_path": "ip\\design_1_proc_sys_reset_2_0\\design_1_proc_sys_reset_2_0.xci",
        "inst_hier_path": "rst_ref_clk"
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clk",
          "pll_sys_ref_clk/clk_in1"
        ]
      },
      "rmii_rx_clk_0_1": {
        "ports": [
          "rmii_rx_clk",
          "rst_phy_clk/slowest_sync_clk",
          "rmii_rx/rx_clk",
          "eth_rx_wrapper/phy_clk"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "rst_phy_clk/peripheral_aresetn",
          "rmii_rx/rx_rst_n",
          "eth_rx_wrapper/phy_rst_n"
        ]
      },
      "rmii_rx_data_0_1": {
        "ports": [
          "rmii_rx_data",
          "rmii_rx/rx_data"
        ]
      },
      "rmii_rx_dv_0_1": {
        "ports": [
          "rmii_rx_dv",
          "rmii_rx/rx_dv"
        ]
      },
      "rmii_rx_er_0_1": {
        "ports": [
          "rmii_rx_er",
          "rmii_rx/rx_er"
        ]
      },
      "rmii_crs_0_1": {
        "ports": [
          "rmii_crs",
          "rmii_rx/crs"
        ]
      },
      "rmii_col_0_1": {
        "ports": [
          "rmii_col",
          "rmii_rx/col"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "rst_sys_clk/peripheral_aresetn",
          "eth_rx_wrapper/sys_rst_n",
          "uart_wrapper/rst_n"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "rst_phy_clk/ext_reset_in",
          "rst_sys_clk/ext_reset_in",
          "pll_sys_ref_clk/resetn",
          "rst_ref_clk/ext_reset_in"
        ]
      },
      "uart_wrapper_0_uart_tx": {
        "ports": [
          "uart_wrapper/uart_tx",
          "uart_tx"
        ]
      },
      "rmii_rx_rx_byte_vld": {
        "ports": [
          "rmii_rx/rx_byte_vld",
          "eth_rx_wrapper/phy_data_in_vld"
        ]
      },
      "rmii_rx_rx_byte": {
        "ports": [
          "rmii_rx/rx_byte",
          "eth_rx_wrapper/phy_data_in"
        ]
      },
      "eth_rx_wrapper_0_data_for_me": {
        "ports": [
          "eth_rx_wrapper/data_for_me",
          "uart_wrapper/data_in"
        ]
      },
      "eth_rx_wrapper_0_data_for_me_vld": {
        "ports": [
          "eth_rx_wrapper/data_for_me_vld",
          "data_vld",
          "data",
          "uart_wrapper/data_in_vld"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "pll_sys_ref_clk/clk_out1",
          "eth_rx_wrapper/sys_clk",
          "rst_sys_clk/slowest_sync_clk",
          "uart_wrapper/clk"
        ]
      },
      "proc_sys_reset_3_peripheral_aresetn": {
        "ports": [
          "rst_ref_clk/peripheral_aresetn",
          "rmii_rx_rstn"
        ]
      },
      "sys_clk_clk_out2": {
        "ports": [
          "pll_sys_ref_clk/clk_out2",
          "rst_ref_clk/slowest_sync_clk",
          "rmii_ref_clk"
        ]
      }
    }
  }
}