Model {
Name "sample"
System {
Name "sample"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain off
ExecutionDomainType "Deduce"
SIDHighWatermark "1"
SimulinkSubDomain "Simulink"
Block {
BlockType Delay
Name "a"
SID "1"
Ports [2, 1]
InputPortMap "u0,e6"
ShowEnablePort on
SampleTime "1"
}
Block {
BlockType Delay
Name "b"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Product
Name "c"
SID "2"
Ports [1, 1]
Inputs "*"
}
Block {
BlockType Reference
Name "d"
SID "3"
Ports [0, 1]
SourceBlock "simulink/Sources/Chirp Signal"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
Function "min"
vinit "0.0"
}
Block {
BlockType Sqrt
Name "e"
SID "4"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Squeeze
Name "f"
SID "5"
}
Block {
BlockType SubSystem
Name "g"
SID "6"
Ports [2, 2]
RequestExecContextInheritance off
System {
Name "g"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "8"
}
Block {
BlockType Inport
Name "i"
SID "15"
Port "2"
}
Block {
BlockType Reference
Name "e"
SID "10"
Ports [1, 1]
SourceBlock "simulink/Discrete/Transfer Fcn\nReal Zero"
ZeroZ 0.75
ICPrevInput 0.0
RndMeth Floor
DoSatur off
}
Block {
BlockType UnitDelay
Name "f"
SID "11"
HasFrameUpgradeWarning on
}
Block {
BlockType Sum
Name "i"
SID "12"
Ports [2, 1]
IconShape "rectangular"
}
Block {
BlockType Constant
Name "j"
SID "13"
Value "[-878425731.239663]"
SampleTime "1"
}
Block {
BlockType Constant
Name "k"
SID "14"
Value "[-298712357.782928]"
SampleTime "1"
}
Block {
BlockType Outport
Name "d"
SID "9"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "j"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "g"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "i"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "i"
SID "17"
Ports [3, 3]
RequestExecContextInheritance off
System {
Name "i"
SystemRect [0.000000, 0.000000, 0.000000, 0.000000]
SetExecutionDomain	off
ExecutionDomainType	"Deduce"
SimulinkSubDomain	"Simulink"
Block {
BlockType Inport
Name "a"
SID "18"
}
Block {
BlockType Inport
Name "c"
SID "28"
Port "2"
}
Block {
BlockType Inport
Name "b"
SID "29"
Port "3"
}
Block {
BlockType Inport
Name "m"
SID "20"
Port "4"
}
Block {
BlockType Inport
Name "b"
SID "21"
Port "4"
}
Block {
BlockType Inport
Name "i"
SID "22"
Port "4"
}
Block {
BlockType Inport
Name "j"
SID "23"
Port "4"
}
Block {
BlockType Inport
Name "k"
SID "24"
Port "5"
}
Block {
BlockType Inport
Name "l"
SID "25"
Port "5"
}
Block {
BlockType DiscreteFilter
Name "f"
SID "21"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Reshape
Name "i"
SID "22"
Ports [1, 1]
}
Block {
BlockType Sqrt
Name "j"
SID "23"
Operator "rSqrt"
AlgorithmType "Newton-Raphson"
}
Block {
BlockType Constant
Name "k"
SID "24"
Value "[136785958.371990]"
SampleTime "1"
}
Block {
BlockType Outport
Name "b"
SID "18"
VectorParamsAs1DForOutWhenUnconnected	off
}
Line {
SrcBlock "f"
SrcPort 1
DstBlock "e"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "i"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "h"
DstPort 1
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "j"
SrcPort 1
DstBlock "h"
DstPort 2
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "i"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "d"
DstPort 1
}
Line {
SrcBlock "h"
SrcPort 1
DstBlock "j"
DstPort 1
}
}
}
Block {
BlockType Delay
Name "h"
SID "24"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Block {
BlockType Delay
Name "e"
SID "1"
Ports [1, 1]
InputPortMap "u0"
SampleTime "1"
}
Line {
SrcBlock "a"
SrcPort 1
DstBlock "f"
DstPort 1
}
Line {
SrcBlock "d"
SrcPort 1
DstBlock "b"
DstPort 1
}
Line {
SrcBlock "b"
SrcPort 1
DstBlock "e"
DstPort 2
}
Line {
SrcBlock "e"
SrcPort 1
DstBlock "g"
DstPort 1
}
Line {
SrcBlock "g"
SrcPort 1
DstBlock "a"
DstPort 1
}
}
}