--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab9Exp2.twx Lab9Exp2.ncd -o Lab9Exp2.twr Lab9Exp2.pcf
-ucf Lab9Exp2.ucf

Design file:              Lab9Exp2.ncd
Physical constraint file: Lab9Exp2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Closing to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkOut      |   15.861(R)|XLXN_49           |   0.000|
Closed      |   14.700(R)|XLXN_49           |   0.000|
            |   13.698(R)|XLXN_50           |   0.000|
Motor_Close |   13.838(R)|XLXN_49           |   0.000|
            |   13.900(R)|XLXN_50           |   0.000|
Motor_Open  |   14.341(R)|XLXN_49           |   0.000|
            |   14.968(R)|XLXN_50           |   0.000|
Opened      |   14.491(R)|XLXN_49           |   0.000|
            |   13.868(R)|XLXN_50           |   0.000|
------------+------------+------------------+--------+

Clock Opening to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ClkOut      |   15.919(R)|XLXN_49           |   0.000|
Closed      |   14.758(R)|XLXN_49           |   0.000|
            |   13.756(R)|XLXN_50           |   0.000|
Motor_Close |   13.896(R)|XLXN_49           |   0.000|
            |   13.958(R)|XLXN_50           |   0.000|
Motor_Open  |   14.399(R)|XLXN_49           |   0.000|
            |   15.026(R)|XLXN_50           |   0.000|
Opened      |   14.549(R)|XLXN_49           |   0.000|
            |   13.926(R)|XLXN_50           |   0.000|
------------+------------+------------------+--------+

Clock PhotoEye to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Closed      |   14.133(R)|XLXN_50           |   0.000|
Motor_Close |   14.335(R)|XLXN_50           |   0.000|
Motor_Open  |   15.403(R)|XLXN_50           |   0.000|
Opened      |   14.303(R)|XLXN_50           |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.759|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Closing
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Closing        |    2.878|         |         |         |
Opening        |    2.878|         |         |         |
PhotoEye       |    1.874|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Opening
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Closing        |    2.878|         |         |         |
Opening        |    2.878|         |         |         |
PhotoEye       |    1.874|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PhotoEye
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Closing        |    2.878|         |         |         |
Opening        |    2.878|         |         |         |
PhotoEye       |    1.874|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 03 20:12:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



