Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/34-openroad-cts/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[WARNING GRT-0097] No global routing found for nets.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000220    0.777559 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003463    0.102735    0.648245    1.425804 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.102735    0.000008    1.425812 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002750    0.101153    0.242569    1.668382 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.101153    0.000004    1.668385 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.668385   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000204    0.777544 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027544   clock uncertainty
                                  0.000000    1.027544   clock reconvergence pessimism
                                  0.095195    1.122738   library hold time
                                              1.122738   data required time
---------------------------------------------------------------------------------------------
                                              1.122738   data required time
                                             -1.668385   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545647   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000309    0.773638 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.003550    0.103538    0.647819    1.421457 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.103538    0.000009    1.421466 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002792    0.101734    0.243151    1.664618 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.101734    0.000004    1.664621 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.664621   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023613   clock uncertainty
                                  0.000000    1.023613   clock reconvergence pessimism
                                  0.093987    1.117599   library hold time
                                              1.117599   data required time
---------------------------------------------------------------------------------------------
                                              1.117599   data required time
                                             -1.664621   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547022   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.227445    0.789479    1.563093 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.227445    0.000041    1.563133 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003128    0.125618    0.105749    1.668883 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.125618    0.000007    1.668890 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.668890   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000270    0.773599 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023599   clock uncertainty
                                  0.000000    1.023599   clock reconvergence pessimism
                                  0.088328    1.111927   library hold time
                                              1.111927   data required time
---------------------------------------------------------------------------------------------
                                              1.111927   data required time
                                             -1.668890   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556963   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009581    0.154565    0.694620    1.468233 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.154565    0.000056    1.468288 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002963    0.101730    0.259402    1.727690 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.101730    0.000005    1.727695 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.727695   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000090    0.773419 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023419   clock uncertainty
                                  0.000000    1.023419   clock reconvergence pessimism
                                  0.093988    1.117407   library hold time
                                              1.117407   data required time
---------------------------------------------------------------------------------------------
                                              1.117407   data required time
                                             -1.727695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610288   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000252    0.777591 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013922    0.196470    0.724896    1.502487 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.196470    0.000051    1.502539 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005054    0.166367    0.150801    1.653339 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.166367    0.000004    1.653344 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002831    0.111475    0.101208    1.754552 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.111475    0.000004    1.754556 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.754556   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000179    0.777519 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027519   clock uncertainty
                                  0.000000    1.027519   clock reconvergence pessimism
                                  0.092768    1.120286   library hold time
                                              1.120286   data required time
---------------------------------------------------------------------------------------------
                                              1.120286   data required time
                                             -1.754556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634270   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000179    0.777519 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009708    0.221868    0.787358    1.564876 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.221868    0.000003    1.564880 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008755    0.199827    0.158921    1.723801 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.199827    0.000046    1.723847 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.723847   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000109    0.771290 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021290   clock uncertainty
                                  0.000000    1.021290   clock reconvergence pessimism
                                  0.067392    1.088682   library hold time
                                              1.088682   data required time
---------------------------------------------------------------------------------------------
                                              1.088682   data required time
                                             -1.723847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635165   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000270    0.777609 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010300    0.164738    0.700590    1.478199 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.164738    0.000028    1.478227 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009710    0.210957    0.165464    1.643691 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.210957    0.000021    1.643712 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003640    0.135606    0.112795    1.756507 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.135606    0.000011    1.756519 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.756519   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000270    0.777609 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027609   clock uncertainty
                                  0.000000    1.027609   clock reconvergence pessimism
                                  0.087095    1.114704   library hold time
                                              1.114704   data required time
---------------------------------------------------------------------------------------------
                                              1.114704   data required time
                                             -1.756519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641815   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000223    0.775066 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010468    0.166218    0.701139    1.476206 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.166218    0.000027    1.476232 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004886    0.157961    0.140882    1.617114 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.157961    0.000013    1.617127 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002766    0.161168    0.133289    1.750416 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.161168    0.000004    1.750420 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.750420   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000223    0.775066 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.025066   clock uncertainty
                                  0.000000    1.025066   clock reconvergence pessimism
                                  0.079576    1.104642   library hold time
                                              1.104642   data required time
---------------------------------------------------------------------------------------------
                                              1.104642   data required time
                                             -1.750420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645777   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000204    0.777544 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004538    0.112605    0.656857    1.434401 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.112605    0.000006    1.434406 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014823    0.290975    0.198621    1.633027 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.290975    0.000024    1.633051 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002952    0.156405    0.133567    1.766617 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.156405    0.000005    1.766623 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.766623   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000104    0.773433 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023433   clock uncertainty
                                  0.000000    1.023433   clock reconvergence pessimism
                                  0.080397    1.103830   library hold time
                                              1.103830   data required time
---------------------------------------------------------------------------------------------
                                              1.103830   data required time
                                             -1.766623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.662793   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000083    0.772307 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018209    0.234028    0.752428    1.524735 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.234028    0.000028    1.524762 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005052    0.156896    0.137055    1.661818 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.156896    0.000005    1.661823 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003330    0.146920    0.128757    1.790580 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.146920    0.000009    1.790589 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.790589   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000083    0.772307 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022307   clock uncertainty
                                  0.000000    1.022307   clock reconvergence pessimism
                                  0.083007    1.105314   library hold time
                                              1.105314   data required time
---------------------------------------------------------------------------------------------
                                              1.105314   data required time
                                             -1.790589   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685275   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000171    0.770104 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010100    0.162999    0.697289    1.467393 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.162999    0.000025    1.467418 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005009    0.159328    0.141272    1.608690 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.159328    0.000008    1.608698 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003420    0.205582    0.172825    1.781523 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.205582    0.000010    1.781533 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.781533   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000171    0.770104 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020104   clock uncertainty
                                  0.000000    1.020104   clock reconvergence pessimism
                                  0.065374    1.085478   library hold time
                                              1.085478   data required time
---------------------------------------------------------------------------------------------
                                              1.085478   data required time
                                             -1.781533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.696055   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000276    0.770209 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018666    0.238030    0.754766    1.524975 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.238030    0.000037    1.525012 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005121    0.191402    0.184025    1.709037 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.191402    0.000011    1.709048 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003065    0.116566    0.098133    1.807181 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.116566    0.000006    1.807188 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.807188   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000276    0.770209 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020209   clock uncertainty
                                  0.000000    1.020209   clock reconvergence pessimism
                                  0.089646    1.109854   library hold time
                                              1.109854   data required time
---------------------------------------------------------------------------------------------
                                              1.109854   data required time
                                             -1.807188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697333   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000130    0.771312 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009251    0.155558    0.691942    1.463254 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.155558    0.000020    1.463273 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004893    0.255895    0.221692    1.684965 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.255895    0.000012    1.684977 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003368    0.123044    0.133260    1.818237 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.123044    0.000009    1.818246 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.818246   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000449    0.775292 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.025292   clock uncertainty
                                  0.000000    1.025292   clock reconvergence pessimism
                                  0.089470    1.114762   library hold time
                                              1.114762   data required time
---------------------------------------------------------------------------------------------
                                              1.114762   data required time
                                             -1.818246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703484   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000345    0.774501 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014630    0.202675    0.728963    1.503464 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.202675    0.000047    1.503511 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005064    0.257793    0.210062    1.713573 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.257793    0.000010    1.713583 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002996    0.124827    0.104006    1.817589 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.124827    0.000006    1.817595 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.817595   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000345    0.774501 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024501   clock uncertainty
                                  0.000000    1.024501   clock reconvergence pessimism
                                  0.088947    1.113448   library hold time
                                              1.113448   data required time
---------------------------------------------------------------------------------------------
                                              1.113448   data required time
                                             -1.817595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704147   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000217    0.770151 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019993    0.242038    0.763296    1.533447 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.242038    0.000014    1.533460 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005161    0.191988    0.185657    1.719118 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.191988    0.000012    1.719130 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003106    0.117213    0.098545    1.817675 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.117213    0.000007    1.817682 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.817682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000217    0.770151 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020151   clock uncertainty
                                  0.000000    1.020151   clock reconvergence pessimism
                                  0.089492    1.109642   library hold time
                                              1.109642   data required time
---------------------------------------------------------------------------------------------
                                              1.109642   data required time
                                             -1.817682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708040   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000268    0.770071 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024317    0.289179    0.789812    1.559883 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.289179    0.000012    1.559895 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006003    0.181872    0.160647    1.720542 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.181872    0.000020    1.720562 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.117780    0.100876    1.821438 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.117780    0.000003    1.821441 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.821441   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000268    0.770071 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020071   clock uncertainty
                                  0.000000    1.020071   clock reconvergence pessimism
                                  0.089522    1.109593   library hold time
                                              1.109593   data required time
---------------------------------------------------------------------------------------------
                                              1.109593   data required time
                                             -1.821441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711848   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000037    0.773179 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.008366    0.147778    0.686356    1.459534 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.147778    0.000011    1.459546 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.032573    0.305082    0.216082    1.675628 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.305082    0.000018    1.675646 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003231    0.139229    0.145062    1.820708 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.139229    0.000008    1.820716 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.820716   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000037    0.773179 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023179   clock uncertainty
                                  0.000000    1.023179   clock reconvergence pessimism
                                  0.085038    1.108217   library hold time
                                              1.108217   data required time
---------------------------------------------------------------------------------------------
                                              1.108217   data required time
                                             -1.820716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712500   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000319    0.774474 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.017446    0.227344    0.747859    1.522334 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.227344    0.000016    1.522350 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005196    0.174394    0.160708    1.683057 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.174394    0.000016    1.683073 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002860    0.165611    0.135362    1.818435 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.165611    0.000005    1.818439 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.818439   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000319    0.774474 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024474   clock uncertainty
                                  0.000000    1.024474   clock reconvergence pessimism
                                  0.078192    1.102666   library hold time
                                              1.102666   data required time
---------------------------------------------------------------------------------------------
                                              1.102666   data required time
                                             -1.818439   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715774   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000364    0.774519 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013314    0.191143    0.720129    1.494648 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.191143    0.000013    1.494661 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005068    0.165583    0.149504    1.644165 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.165583    0.000006    1.644171 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002854    0.193455    0.168979    1.813149 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.193455    0.000005    1.813154 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.813154   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000364    0.774519 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024519   clock uncertainty
                                  0.000000    1.024519   clock reconvergence pessimism
                                  0.070176    1.094695   library hold time
                                              1.094695   data required time
---------------------------------------------------------------------------------------------
                                              1.094695   data required time
                                             -1.813154   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718459   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000124    0.778272 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018265    0.234516    0.754340    1.532612 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.234516    0.000008    1.532619 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005643    0.237213    0.199109    1.731729 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.237213    0.000020    1.731749 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003531    0.130626    0.104276    1.836024 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.130626    0.000012    1.836036 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.836036   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000124    0.778272 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028272   clock uncertainty
                                  0.000000    1.028272   clock reconvergence pessimism
                                  0.088566    1.116838   library hold time
                                              1.116838   data required time
---------------------------------------------------------------------------------------------
                                              1.116838   data required time
                                             -1.836036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719198   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000240    0.777579 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012004    0.179666    0.712025    1.489604 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.179666    0.000036    1.489640 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004576    0.280611    0.204606    1.694246 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.280611    0.000006    1.694252 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003270    0.156917    0.135614    1.829866 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.156917    0.000009    1.829875 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.829875   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000240    0.777579 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027579   clock uncertainty
                                  0.000000    1.027579   clock reconvergence pessimism
                                  0.081398    1.108976   library hold time
                                              1.108976   data required time
---------------------------------------------------------------------------------------------
                                              1.108976   data required time
                                             -1.829875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720899   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000169    0.769764 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023790    0.284381    0.786526    1.556290 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.284381    0.000026    1.556316 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005138    0.184195    0.175568    1.731884 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.184195    0.000005    1.731889 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003041    0.120483    0.098553    1.830442 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.120483    0.000006    1.830448 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.830448   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000169    0.769764 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019764   clock uncertainty
                                  0.000000    1.019764   clock reconvergence pessimism
                                  0.088802    1.108566   library hold time
                                              1.108566   data required time
---------------------------------------------------------------------------------------------
                                              1.108566   data required time
                                             -1.830448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721882   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000215    0.777554 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011469    0.174978    0.708434    1.485988 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.174978    0.000033    1.486022 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004482    0.252879    0.186141    1.672162 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.252879    0.000007    1.672170 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002885    0.171969    0.155016    1.827185 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.171969    0.000005    1.827190 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.827190   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000215    0.777554 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027554   clock uncertainty
                                  0.000000    1.027554   clock reconvergence pessimism
                                  0.077064    1.104619   library hold time
                                              1.104619   data required time
---------------------------------------------------------------------------------------------
                                              1.104619   data required time
                                             -1.827190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722571   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000095    0.770408 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021707    0.265430    0.773847    1.544255 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.265430    0.000014    1.544269 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005000    0.180910    0.191062    1.735332 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.180910    0.000008    1.735340 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003683    0.122861    0.103556    1.838896 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.122861    0.000014    1.838909 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.838909   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000095    0.770408 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020408   clock uncertainty
                                  0.000000    1.020408   clock reconvergence pessimism
                                  0.088233    1.108640   library hold time
                                              1.108640   data required time
---------------------------------------------------------------------------------------------
                                              1.108640   data required time
                                             -1.838909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730269   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000213    0.767923 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025266    0.288015    0.794844    1.562767 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.288015    0.000012    1.562780 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004806    0.164921    0.146788    1.709567 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.164921    0.000003    1.709571 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002786    0.142292    0.124725    1.834296 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.142292    0.000004    1.834300 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.834300   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000213    0.767923 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.017923   clock uncertainty
                                  0.000000    1.017923   clock reconvergence pessimism
                                  0.083090    1.101013   library hold time
                                              1.101013   data required time
---------------------------------------------------------------------------------------------
                                              1.101013   data required time
                                             -1.834300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733287   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000258    0.771129 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019754    0.239951    0.762200    1.533329 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.239951    0.000012    1.533341 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004928    0.172610    0.161184    1.694525 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.172610    0.000013    1.694538 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002983    0.167170    0.136716    1.831254 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.167170    0.000005    1.831260 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.831260   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000258    0.771129 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021129   clock uncertainty
                                  0.000000    1.021129   clock reconvergence pessimism
                                  0.076830    1.097960   library hold time
                                              1.097960   data required time
---------------------------------------------------------------------------------------------
                                              1.097960   data required time
                                             -1.831260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733300   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238    0.772462 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022237    0.261521    0.777656    1.550118 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.261521    0.000016    1.550134 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005209    0.231473    0.201276    1.751411 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.231473    0.000013    1.751424 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002911    0.121644    0.098030    1.849454 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.121644    0.000005    1.849459 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.849459   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238    0.772462 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022462   clock uncertainty
                                  0.000000    1.022462   clock reconvergence pessimism
                                  0.089154    1.111616   library hold time
                                              1.111616   data required time
---------------------------------------------------------------------------------------------
                                              1.111616   data required time
                                             -1.849459   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737843   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000074    0.771256 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011587    0.176024    0.707619    1.478876 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.176024    0.000020    1.478896 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004928    0.267968    0.206927    1.685823 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.267968    0.000015    1.685838 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003189    0.136543    0.161039    1.846877 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.136543    0.000007    1.846884 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.846884   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000074    0.771256 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021256   clock uncertainty
                                  0.000000    1.021256   clock reconvergence pessimism
                                  0.085241    1.106497   library hold time
                                              1.106497   data required time
---------------------------------------------------------------------------------------------
                                              1.106497   data required time
                                             -1.846884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740387   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000231    0.767941 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020997    0.250736    0.768875    1.536816 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.250736    0.000032    1.536848 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004470    0.167637    0.159003    1.695851 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.167637    0.000004    1.695855 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003123    0.169408    0.138082    1.833937 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.169408    0.000007    1.833944 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.833944   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000231    0.767941 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.017941   clock uncertainty
                                  0.000000    1.017941   clock reconvergence pessimism
                                  0.075356    1.093297   library hold time
                                              1.093297   data required time
---------------------------------------------------------------------------------------------
                                              1.093297   data required time
                                             -1.833944   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740647   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000255    0.778403 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020121    0.243126    0.766293    1.544697 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.243126    0.000027    1.544723 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004716    0.169952    0.159703    1.704426 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.169952    0.000008    1.704434 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003414    0.175193    0.141669    1.846103 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.175193    0.000009    1.846112 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.846112   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000255    0.778403 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028403   clock uncertainty
                                  0.000000    1.028403   clock reconvergence pessimism
                                  0.076443    1.104846   library hold time
                                              1.104846   data required time
---------------------------------------------------------------------------------------------
                                              1.104846   data required time
                                             -1.846112   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741266   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000080    0.770951 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020718    0.248331    0.768089    1.539040 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.248331    0.000025    1.539065 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004470    0.167171    0.158366    1.697431 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.167171    0.000004    1.697435 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003386    0.174237    0.141170    1.838605 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.174237    0.000010    1.838615 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.838615   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000080    0.770951 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020951   clock uncertainty
                                  0.000000    1.020951   clock reconvergence pessimism
                                  0.074796    1.095747   library hold time
                                              1.095747   data required time
---------------------------------------------------------------------------------------------
                                              1.095747   data required time
                                             -1.838615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742868   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000079    0.771260 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015562    0.210838    0.734288    1.505548 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.210838    0.000049    1.505597 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006045    0.274705    0.244137    1.749735 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.274705    0.000034    1.749769 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002791    0.126657    0.108521    1.858290 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.126657    0.000004    1.858294 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.858294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021265   clock uncertainty
                                  0.000000    1.021265   clock reconvergence pessimism
                                  0.087591    1.108856   library hold time
                                              1.108856   data required time
---------------------------------------------------------------------------------------------
                                              1.108856   data required time
                                             -1.858294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.749438   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000446    0.775289 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022956    0.276790    0.782743    1.558032 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.276790    0.000059    1.558091 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004887    0.226821    0.201382    1.759473 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.226821    0.000007    1.759480 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003804    0.132348    0.106526    1.866006 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.132348    0.000016    1.866022 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.866022   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000446    0.775289 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.025289   clock uncertainty
                                  0.000000    1.025289   clock reconvergence pessimism
                                  0.087274    1.112563   library hold time
                                              1.112563   data required time
---------------------------------------------------------------------------------------------
                                              1.112563   data required time
                                             -1.866022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753459   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000028    0.770899 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024065    0.277492    0.788440    1.559339 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.277492    0.000017    1.559356 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005053    0.230304    0.203854    1.763210 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.230304    0.000008    1.763218 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003140    0.124399    0.100222    1.863440 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.124399    0.000008    1.863448 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.863448   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000028    0.770899 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020899   clock uncertainty
                                  0.000000    1.020899   clock reconvergence pessimism
                                  0.088164    1.109063   library hold time
                                              1.109063   data required time
---------------------------------------------------------------------------------------------
                                              1.109063   data required time
                                             -1.863448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754385   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000252    0.777591 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013922    0.196470    0.724896    1.502487 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.196470    0.000033    1.502520 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004597    0.258407    0.194538    1.697058 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.258407    0.000008    1.697066 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003337    0.178945    0.161210    1.858276 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.178945    0.000009    1.858285 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.858285   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000252    0.777591 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027591   clock uncertainty
                                  0.000000    1.027591   clock reconvergence pessimism
                                  0.075056    1.102647   library hold time
                                              1.102647   data required time
---------------------------------------------------------------------------------------------
                                              1.102647   data required time
                                             -1.858285   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755638   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000144    0.773286 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022817    0.275525    0.781293    1.554579 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.275525    0.000040    1.554619 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004529    0.173331    0.166242    1.720861 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.173331    0.000003    1.720864 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002896    0.161808    0.139816    1.860680 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.161808    0.000005    1.860685 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.860685   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000144    0.773286 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023286   clock uncertainty
                                  0.000000    1.023286   clock reconvergence pessimism
                                  0.078775    1.102062   library hold time
                                              1.102062   data required time
---------------------------------------------------------------------------------------------
                                              1.102062   data required time
                                             -1.860685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758623   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000029    0.773170 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026375    0.297772    0.802892    1.576062 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.297772    0.000010    1.576072 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005305    0.189044    0.204119    1.780191 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.189044    0.000012    1.780203 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002826    0.113015    0.095802    1.876004 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.113015    0.000004    1.876008 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.876008   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000029    0.773170 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023170   clock uncertainty
                                  0.000000    1.023170   clock reconvergence pessimism
                                  0.091251    1.114422   library hold time
                                              1.114422   data required time
---------------------------------------------------------------------------------------------
                                              1.114422   data required time
                                             -1.876008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761587   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000179    0.777519 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009708    0.221868    0.787358    1.564876 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.221868    0.000003    1.564880 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008755    0.199827    0.158921    1.723801 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.199827    0.000044    1.723845 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003284    0.124813    0.111128    1.834973 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.124813    0.000009    1.834983 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.834983   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000082    0.771264 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021264   clock uncertainty
                                  0.000000    1.021264   clock reconvergence pessimism
                                  0.050571    1.071835   library hold time
                                              1.071835   data required time
---------------------------------------------------------------------------------------------
                                              1.071835   data required time
                                             -1.834983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763148   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000167    0.769762 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020874    0.257855    0.768785    1.538547 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.257855    0.000034    1.538581 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009770    0.228978    0.191676    1.730257 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.228978    0.000005    1.730261 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003243    0.160905    0.136390    1.866651 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.160905    0.000008    1.866659 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.866659   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000167    0.769762 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019762   clock uncertainty
                                  0.000000    1.019762   clock reconvergence pessimism
                                  0.078330    1.098092   library hold time
                                              1.098092   data required time
---------------------------------------------------------------------------------------------
                                              1.098092   data required time
                                             -1.866659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768567   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000074    0.769669 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018566    0.237155    0.754188    1.523857 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.237155    0.000017    1.523874 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005156    0.175605    0.162934    1.686808 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.175605    0.000012    1.686819 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003071    0.201190    0.171143    1.857962 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.201190    0.000006    1.857969 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.857969   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000074    0.769669 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019669   clock uncertainty
                                  0.000000    1.019669   clock reconvergence pessimism
                                  0.066732    1.086402   library hold time
                                              1.086402   data required time
---------------------------------------------------------------------------------------------
                                              1.086402   data required time
                                             -1.857969   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771567   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000306    0.771178 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018466    0.236276    0.753905    1.525083 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.236276    0.000007    1.525090 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005495    0.180683    0.166415    1.691506 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.180683    0.000016    1.691522 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003163    0.200887    0.172597    1.864119 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.200887    0.000007    1.864126 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.864126   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000306    0.771178 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021178   clock uncertainty
                                  0.000000    1.021178   clock reconvergence pessimism
                                  0.067220    1.088398   library hold time
                                              1.088398   data required time
---------------------------------------------------------------------------------------------
                                              1.088398   data required time
                                             -1.864126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775728   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000127    0.769722 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018265    0.234521    0.752170    1.521892 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.234521    0.000010    1.521901 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005328    0.177782    0.164108    1.686010 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.177782    0.000013    1.686023 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003418    0.205497    0.175087    1.861110 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.205497    0.000010    1.861120 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.861120   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000127    0.769722 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019722   clock uncertainty
                                  0.000000    1.019722   clock reconvergence pessimism
                                  0.065493    1.085215   library hold time
                                              1.085215   data required time
---------------------------------------------------------------------------------------------
                                              1.085215   data required time
                                             -1.861120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775905   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000124    0.773266 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011327    0.173739    0.706298    1.479563 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.173739    0.000024    1.479587 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.019578    0.370335    0.259488    1.739075 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.370335    0.000039    1.739114 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002971    0.135351    0.147334    1.886448 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.135351    0.000005    1.886453 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.886453   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000124    0.773266 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023266   clock uncertainty
                                  0.000000    1.023266   clock reconvergence pessimism
                                  0.085957    1.109223   library hold time
                                              1.109223   data required time
---------------------------------------------------------------------------------------------
                                              1.109223   data required time
                                             -1.886453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.777230   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000360    0.770162 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024863    0.284480    0.793057    1.563219 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.284480    0.000017    1.563236 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004979    0.181831    0.173779    1.737015 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.181831    0.000012    1.737027 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003241    0.173744    0.140339    1.877366 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.173744    0.000008    1.877374 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.877374   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000360    0.770162 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020162   clock uncertainty
                                  0.000000    1.020162   clock reconvergence pessimism
                                  0.074713    1.094875   library hold time
                                              1.094875   data required time
---------------------------------------------------------------------------------------------
                                              1.094875   data required time
                                             -1.877374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.782498   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000072    0.769667 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020122    0.243150    0.764159    1.533827 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.243150    0.000073    1.533900 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005223    0.177767    0.165308    1.699207 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.177767    0.000011    1.699219 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003139    0.202807    0.172095    1.871313 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.202807    0.000008    1.871321 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.871321   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000072    0.769667 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019667   clock uncertainty
                                  0.000000    1.019667   clock reconvergence pessimism
                                  0.066267    1.085934   library hold time
                                              1.085934   data required time
---------------------------------------------------------------------------------------------
                                              1.085934   data required time
                                             -1.871321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.785387   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000185    0.767895 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021359    0.253902    0.771120    1.539015 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.253902    0.000015    1.539030 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004863    0.174266    0.164224    1.703254 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.174266    0.000005    1.703259 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002856    0.196899    0.168787    1.872046 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.196899    0.000005    1.872051 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.872051   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000185    0.767895 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.017895   clock uncertainty
                                  0.000000    1.017895   clock reconvergence pessimism
                                  0.067433    1.085328   library hold time
                                              1.085328   data required time
---------------------------------------------------------------------------------------------
                                              1.085328   data required time
                                             -1.872051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786722   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000114    0.774957 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.043323    0.269066    0.833663    1.608620 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.269066    0.000070    1.608690 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005231    0.232866    0.203791    1.812481 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.232866    0.000012    1.812493 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003283    0.126678    0.101696    1.914189 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.126678    0.000008    1.914197 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              1.914197   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000114    0.774957 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.024957   clock uncertainty
                                  0.000000    1.024957   clock reconvergence pessimism
                                  0.098932    1.123889   library hold time
                                              1.123889   data required time
---------------------------------------------------------------------------------------------
                                              1.123889   data required time
                                             -1.914197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790308   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000090    0.769892 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025320    0.288489    0.795825    1.565718 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.288489    0.000016    1.565733 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005233    0.186393    0.177777    1.743510 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.186393    0.000018    1.743528 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003284    0.175059    0.141136    1.884664 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.175059    0.000008    1.884673 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.884673   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000090    0.769892 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019892   clock uncertainty
                                  0.000000    1.019892   clock reconvergence pessimism
                                  0.074335    1.094227   library hold time
                                              1.094227   data required time
---------------------------------------------------------------------------------------------
                                              1.094227   data required time
                                             -1.884673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790446   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000025    0.769620 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017755    0.230054    0.748747    1.518367 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.230054    0.000004    1.518371 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005414    0.240142    0.262441    1.780813 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.240142    0.000011    1.780824 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003360    0.136940    0.123601    1.904425 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.136940    0.000009    1.904434 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.904434   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001760    0.472872 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723    0.769595 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000025    0.769620 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019620   clock uncertainty
                                  0.000000    1.019620   clock reconvergence pessimism
                                  0.084883    1.104503   library hold time
                                              1.104503   data required time
---------------------------------------------------------------------------------------------
                                              1.104503   data required time
                                             -1.904434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.799931   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000271    0.777610 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016513    0.219166    0.742282    1.519893 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.219166    0.000023    1.519915 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004646    0.275923    0.252398    1.772313 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.275923    0.000007    1.772320 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003461    0.159471    0.137015    1.909335 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.159471    0.000009    1.909345 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.909345   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000271    0.777610 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027610   clock uncertainty
                                  0.000000    1.027610   clock reconvergence pessimism
                                  0.080662    1.108273   library hold time
                                              1.108273   data required time
---------------------------------------------------------------------------------------------
                                              1.108273   data required time
                                             -1.909345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801072   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000267    0.777606 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017893    0.223656    0.751468    1.529074 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.223656    0.000056    1.529130 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017700    0.342782    0.256611    1.785742 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.342782    0.000045    1.785787 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004245    0.133430    0.130678    1.916464 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.133430    0.000018    1.916483 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.916483   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000267    0.777606 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027606   clock uncertainty
                                  0.000000    1.027606   clock reconvergence pessimism
                                  0.087606    1.115213   library hold time
                                              1.115213   data required time
---------------------------------------------------------------------------------------------
                                              1.115213   data required time
                                             -1.916483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.801270   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000170    0.778318 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023472    0.272267    0.786650    1.564968 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.272267    0.000062    1.565030 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004846    0.177495    0.168964    1.733995 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.177495    0.000004    1.733999 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002849    0.197249    0.169082    1.903081 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.197249    0.000004    1.903086 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.903086   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000170    0.778318 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028318   clock uncertainty
                                  0.000000    1.028318   clock reconvergence pessimism
                                  0.070093    1.098411   library hold time
                                              1.098411   data required time
---------------------------------------------------------------------------------------------
                                              1.098411   data required time
                                             -1.903086   data arrival time
---------------------------------------------------------------------------------------------
                                              0.804674   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000104    0.773433 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009941    0.161602    0.697064    1.470498 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.161602    0.000026    1.470524 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005248    0.342449    0.254762    1.725286 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.342449    0.000009    1.725295 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002816    0.208141    0.173732    1.899027 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.208141    0.000004    1.899031 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.899031   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000019    0.773348 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023348   clock uncertainty
                                  0.000000    1.023348   clock reconvergence pessimism
                                  0.065502    1.088850   library hold time
                                              1.088850   data required time
---------------------------------------------------------------------------------------------
                                              1.088850   data required time
                                             -1.899031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.810181   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000116    0.777455 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019388    0.244347    0.761571    1.539026 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.244347    0.000026    1.539052 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004403    0.250020    0.209629    1.748680 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.250020    0.000004    1.748685 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002947    0.177860    0.167161    1.915845 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.177860    0.000005    1.915851 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.915851   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000116    0.777455 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027455   clock uncertainty
                                  0.000000    1.027455   clock reconvergence pessimism
                                  0.075368    1.102823   library hold time
                                              1.102823   data required time
---------------------------------------------------------------------------------------------
                                              1.102823   data required time
                                             -1.915851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.813027   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000217    0.772441 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.025303    0.288335    0.796272    1.568713 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.288335    0.000038    1.568751 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004907    0.181474    0.173987    1.742739 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.181474    0.000004    1.742742 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003201    0.201683    0.173004    1.915746 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.201683    0.000008    1.915754 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.915754   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000217    0.772441 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022442   clock uncertainty
                                  0.000000    1.022442   clock reconvergence pessimism
                                  0.067242    1.089683   library hold time
                                              1.089683   data required time
---------------------------------------------------------------------------------------------
                                              1.089683   data required time
                                             -1.915754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.826071   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000213    0.773470 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024798    0.293550    0.793492    1.566963 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.293550    0.000013    1.566975 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004975    0.236671    0.243273    1.810248 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.236671    0.000004    1.810252 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002804    0.149746    0.126966    1.937219 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.149746    0.000004    1.937223 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.937223   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000213    0.773470 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023470   clock uncertainty
                                  0.000000    1.023470   clock reconvergence pessimism
                                  0.082394    1.105864   library hold time
                                              1.105864   data required time
---------------------------------------------------------------------------------------------
                                              1.105864   data required time
                                             -1.937223   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831359   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139    0.770452 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032100    0.359992    0.837092    1.607544 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.359992    0.000035    1.607579 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005556    0.252475    0.234037    1.841616 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.252475    0.000019    1.841635 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003043    0.127051    0.100042    1.941676 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.127051    0.000006    1.941682 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.941682   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139    0.770452 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020452   clock uncertainty
                                  0.000000    1.020452   clock reconvergence pessimism
                                  0.087235    1.107687   library hold time
                                              1.107687   data required time
---------------------------------------------------------------------------------------------
                                              1.107687   data required time
                                             -1.941682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.833996   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000038    0.773179 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025922    0.293761    0.800054    1.573234 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.293761    0.000043    1.573276 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004863    0.181848    0.174943    1.748219 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.181848    0.000005    1.748224 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003418    0.208666    0.175431    1.923655 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.208666    0.000010    1.923665 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.923665   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000038    0.773179 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023179   clock uncertainty
                                  0.000000    1.023179   clock reconvergence pessimism
                                  0.065286    1.088465   library hold time
                                              1.088465   data required time
---------------------------------------------------------------------------------------------
                                              1.088465   data required time
                                             -1.923665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835200   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000025    0.770896 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025993    0.294406    0.800148    1.571044 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.294406    0.000106    1.571150 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005475    0.191111    0.182183    1.753333 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.191111    0.000017    1.753350 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002866    0.199563    0.170783    1.924133 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.199563    0.000004    1.924137 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.924137   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000025    0.770896 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020896   clock uncertainty
                                  0.000000    1.020896   clock reconvergence pessimism
                                  0.067505    1.088400   library hold time
                                              1.088400   data required time
---------------------------------------------------------------------------------------------
                                              1.088400   data required time
                                             -1.924137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.835737   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000011    0.773269 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025594    0.290896    0.798273    1.571542 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.290896    0.000013    1.571555 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005583    0.192079    0.182461    1.754016 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.192079    0.000016    1.754032 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003252    0.206966    0.174902    1.928934 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.206966    0.000008    1.928942 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.928942   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000011    0.773269 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023269   clock uncertainty
                                  0.000000    1.023269   clock reconvergence pessimism
                                  0.065921    1.089190   library hold time
                                              1.089190   data required time
---------------------------------------------------------------------------------------------
                                              1.089190   data required time
                                             -1.928942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839752   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000110    0.773367 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026609    0.310021    0.804510    1.577877 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.310021    0.000018    1.577895 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003005    0.110788    0.377283    1.955178 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.110788    0.000006    1.955184 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.955184   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000110    0.773367 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023367   clock uncertainty
                                  0.000000    1.023367   clock reconvergence pessimism
                                  0.091918    1.115285   library hold time
                                              1.115285   data required time
---------------------------------------------------------------------------------------------
                                              1.115285   data required time
                                             -1.955184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.839899   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282    0.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026766    0.301203    0.805730    1.580168 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.301203    0.000006    1.580173 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004948    0.184527    0.177930    1.758104 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.184527    0.000006    1.758110 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003240    0.205667    0.173904    1.932013 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.205667    0.000008    1.932021 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.932021   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282    0.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024437   clock uncertainty
                                  0.000000    1.024437   clock reconvergence pessimism
                                  0.066660    1.091097   library hold time
                                              1.091097   data required time
---------------------------------------------------------------------------------------------
                                              1.091097   data required time
                                             -1.932021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840924   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000094    0.773423 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027178    0.304843    0.807812    1.581235 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.304843    0.000018    1.581252 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003676    0.115769    0.381181    1.962433 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.115769    0.000014    1.962446 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.962446   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000094    0.773423 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023423   clock uncertainty
                                  0.000000    1.023423   clock reconvergence pessimism
                                  0.090661    1.114084   library hold time
                                              1.114084   data required time
---------------------------------------------------------------------------------------------
                                              1.114084   data required time
                                             -1.962446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848362   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000084    0.773226 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026368    0.297687    0.802756    1.575981 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.297687    0.000075    1.576057 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005954    0.198859    0.188634    1.764690 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.198859    0.000025    1.764716 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003246    0.207811    0.175622    1.940338 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.207811    0.000008    1.940346 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.940346   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000084    0.773226 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023226   clock uncertainty
                                  0.000000    1.023226   clock reconvergence pessimism
                                  0.065532    1.088757   library hold time
                                              1.088757   data required time
---------------------------------------------------------------------------------------------
                                              1.088757   data required time
                                             -1.940346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851588   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000270    0.773599 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016159    0.216066    0.738786    1.512385 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.216066    0.000008    1.512392 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021540    0.448924    0.323467    1.835860 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.448924    0.000115    1.835975 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003128    0.177304    0.117261    1.953236 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.177304    0.000007    1.953243 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.953243   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000215    0.773544 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023544   clock uncertainty
                                  0.000000    1.023544   clock reconvergence pessimism
                                  0.074380    1.097924   library hold time
                                              1.097924   data required time
---------------------------------------------------------------------------------------------
                                              1.097924   data required time
                                             -1.953243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855318   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000182    0.770115 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018372    0.235460    0.752797    1.522912 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.235460    0.000024    1.522936 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011078    0.476151    0.328704    1.851640 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.476151    0.000018    1.851658 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.157203    0.111482    1.963140 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.157203    0.000003    1.963143 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.963143   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000182    0.770115 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020115   clock uncertainty
                                  0.000000    1.020115   clock reconvergence pessimism
                                  0.079302    1.099417   library hold time
                                              1.099417   data required time
---------------------------------------------------------------------------------------------
                                              1.099417   data required time
                                             -1.963143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863726   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000169    0.773427 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012999    0.188385    0.717660    1.491087 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.188385    0.000032    1.491118 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011046    0.389601    0.362444    1.853562 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.389601    0.000039    1.853602 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003857    0.152915    0.115436    1.969038 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.152915    0.000014    1.969051 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.969051   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000169    0.773427 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023427   clock uncertainty
                                  0.000000    1.023427   clock reconvergence pessimism
                                  0.081482    1.104908   library hold time
                                              1.104908   data required time
---------------------------------------------------------------------------------------------
                                              1.104908   data required time
                                             -1.969051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864143   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000040    0.771221 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005309    0.119703    0.661429    1.432650 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.119703    0.000010    1.432661 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.026352    0.485506    0.314075    1.746735 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.485506    0.000006    1.746741 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008107    0.174172    0.213468    1.960209 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.174172    0.000011    1.960220 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.960220   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000040    0.771221 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021221   clock uncertainty
                                  0.000000    1.021221   clock reconvergence pessimism
                                  0.074778    1.095999   library hold time
                                              1.095999   data required time
---------------------------------------------------------------------------------------------
                                              1.095999   data required time
                                             -1.960220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864221   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000079    0.771260 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015562    0.210838    0.734288    1.505548 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.210838    0.000064    1.505612 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009844    0.361585    0.273810    1.779422 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.361585    0.000012    1.779434 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003513    0.194527    0.177511    1.956945 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.194527    0.000011    1.956956 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.956956   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000079    0.771260 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021260   clock uncertainty
                                  0.000000    1.021260   clock reconvergence pessimism
                                  0.068918    1.090178   library hold time
                                              1.090178   data required time
---------------------------------------------------------------------------------------------
                                              1.090178   data required time
                                             -1.956956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.866778   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000238    0.774393 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.338675    0.831516    1.605909 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.338675    0.000022    1.605932 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005106    0.194073    0.189384    1.795316 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.194073    0.000008    1.795324 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003502    0.211941    0.177733    1.973056 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.211941    0.000011    1.973067 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.973067   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000238    0.774393 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024393   clock uncertainty
                                  0.000000    1.024393   clock reconvergence pessimism
                                  0.064854    1.089247   library hold time
                                              1.089247   data required time
---------------------------------------------------------------------------------------------
                                              1.089247   data required time
                                             -1.973067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.883820   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000052    0.774208 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031681    0.344668    0.835471    1.609679 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.344668    0.000027    1.609706 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005633    0.203029    0.197048    1.806754 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.203029    0.000020    1.806773 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003589    0.214791    0.179692    1.986465 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.214791    0.000012    1.986477 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.986477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000052    0.774208 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024208   clock uncertainty
                                  0.000000    1.024208   clock reconvergence pessimism
                                  0.064033    1.088241   library hold time
                                              1.088241   data required time
---------------------------------------------------------------------------------------------
                                              1.088241   data required time
                                             -1.986477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898236   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000079    0.771260 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015562    0.210838    0.734288    1.505548 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.210838    0.000047    1.505595 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.005604    0.496877    0.350001    1.855596 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.496877    0.000027    1.855623 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002912    0.164035    0.147488    2.003111 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.164035    0.000005    2.003116 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.003116   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000061    0.771243 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021243   clock uncertainty
                                  0.000000    1.021243   clock reconvergence pessimism
                                  0.077696    1.098938   library hold time
                                              1.098938   data required time
---------------------------------------------------------------------------------------------
                                              1.098938   data required time
                                             -2.003116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904178   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000130    0.771312 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009251    0.214644    0.781554    1.552865 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.214644    0.000013    1.552878 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020330    0.383911    0.372011    1.924889 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.383911    0.000024    1.924913 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002760    0.115569    0.112021    2.036934 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.115569    0.000004    2.036937 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.036937   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000130    0.771312 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021312   clock uncertainty
                                  0.000000    1.021312   clock reconvergence pessimism
                                  0.090228    1.111539   library hold time
                                              1.111539   data required time
---------------------------------------------------------------------------------------------
                                              1.111539   data required time
                                             -2.036937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925398   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000075    0.770388 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018674    0.238105    0.754912    1.525300 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.238105    0.000040    1.525340 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015221    0.600789    0.398223    1.923564 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.600789    0.000022    1.923586 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003258    0.131546    0.120276    2.043862 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.131546    0.000008    2.043870 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.043870   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000075    0.770388 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020388   clock uncertainty
                                  0.000000    1.020388   clock reconvergence pessimism
                                  0.086164    1.106553   library hold time
                                              1.106553   data required time
---------------------------------------------------------------------------------------------
                                              1.106553   data required time
                                             -2.043870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.937318   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282    0.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026766    0.301203    0.805730    1.580168 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.301203    0.000045    1.580212 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010488    0.458269    0.370140    1.950352 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.458269    0.000026    1.950379 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003519    0.122074    0.109944    2.060323 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.122074    0.000011    2.060334 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.060334   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000227    0.774382 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024382   clock uncertainty
                                  0.000000    1.024382   clock reconvergence pessimism
                                  0.089598    1.113980   library hold time
                                              1.113980   data required time
---------------------------------------------------------------------------------------------
                                              1.113980   data required time
                                             -2.060334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946354   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000382    0.771254 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018090    0.232984    0.751383    1.522637 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.232984    0.000008    1.522644 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015659    0.613989    0.404121    1.926765 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.613989    0.000007    1.926772 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003535    0.149831    0.124784    2.051556 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.149831    0.000011    2.051567 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.051567   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000382    0.771254 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021254   clock uncertainty
                                  0.000000    1.021254   clock reconvergence pessimism
                                  0.081918    1.103172   library hold time
                                              1.103172   data required time
---------------------------------------------------------------------------------------------
                                              1.103172   data required time
                                             -2.051567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948395   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000085    0.773226 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011364    0.174066    0.706548    1.479775 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.174066    0.000015    1.479790 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.020453    0.758291    0.468604    1.948394 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.758291    0.000066    1.948461 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003228    0.156352    0.114942    2.063403 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.156352    0.000009    2.063412 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.063412   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000085    0.773226 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023226   clock uncertainty
                                  0.000000    1.023226   clock reconvergence pessimism
                                  0.080346    1.103573   library hold time
                                              1.103573   data required time
---------------------------------------------------------------------------------------------
                                              1.103573   data required time
                                             -2.063412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.959839   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000195    0.771066 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019092    0.241765    0.758015    1.529081 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.241765    0.000024    1.529105 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015302    0.603229    0.400563    1.929668 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.603229    0.000010    1.929678 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004056    0.156526    0.132886    2.062564 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.156526    0.000017    2.062581 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.062581   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000195    0.771066 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021066   clock uncertainty
                                  0.000000    1.021066   clock reconvergence pessimism
                                  0.079894    1.100960   library hold time
                                              1.100960   data required time
---------------------------------------------------------------------------------------------
                                              1.100960   data required time
                                             -2.062581   data arrival time
---------------------------------------------------------------------------------------------
                                              0.961621   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000125    0.769927 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004533    0.112575    0.655025    1.424953 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112575    0.000013    1.424966 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014468    0.270033    0.300088    1.725055 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.270033    0.000042    1.725096 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006195    0.197521    0.183619    1.908715 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.197521    0.000028    1.908743 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003052    0.203996    0.173448    2.082191 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.203996    0.000007    2.082198 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.082198   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000125    0.769927 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019927   clock uncertainty
                                  0.000000    1.019927   clock reconvergence pessimism
                                  0.066004    1.085932   library hold time
                                              1.085932   data required time
---------------------------------------------------------------------------------------------
                                              1.085932   data required time
                                             -2.082198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.996267   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000169    0.773427 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012999    0.273575    0.816352    1.589778 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.273575    0.000037    1.589816 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010550    0.236177    0.183010    1.772826 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.236177    0.000011    1.772837 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011339    0.275352    0.227058    1.999895 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.275352    0.000036    1.999931 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004083    0.145626    0.117171    2.117102 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.145626    0.000018    2.117120 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.117120   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000217    0.773475 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023475   clock uncertainty
                                  0.000000    1.023475   clock reconvergence pessimism
                                  0.083580    1.107055   library hold time
                                              1.107055   data required time
---------------------------------------------------------------------------------------------
                                              1.107055   data required time
                                             -2.117120   data arrival time
---------------------------------------------------------------------------------------------
                                              1.010065   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000138    0.770451 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019223    0.242912    0.758594    1.529045 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.242912    0.000060    1.529105 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.021110    0.778034    0.497378    2.026482 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.778034    0.000053    2.026535 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002868    0.158044    0.086436    2.112971 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.158044    0.000005    2.112975 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.112975   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000138    0.770451 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020451   clock uncertainty
                                  0.000000    1.020451   clock reconvergence pessimism
                                  0.079150    1.099602   library hold time
                                              1.099602   data required time
---------------------------------------------------------------------------------------------
                                              1.099602   data required time
                                             -2.112975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.013374   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000115    0.771296 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.035125    0.631220    1.017668    1.788965 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.631220    0.000086    1.789051 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.007100    0.174973    0.198632    1.987683 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.174973    0.000050    1.987733 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002705    0.111362    0.100246    2.087980 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.111362    0.000003    2.087983 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.087983   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000115    0.771296 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021296   clock uncertainty
                                  0.000000    1.021296   clock reconvergence pessimism
                                  0.052794    1.074090   library hold time
                                              1.074090   data required time
---------------------------------------------------------------------------------------------
                                              1.074090   data required time
                                             -2.087983   data arrival time
---------------------------------------------------------------------------------------------
                                              1.013892   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000111    0.773253 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012952    0.187976    0.717203    1.490456 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.187976    0.000022    1.490478 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008768    0.225487    0.186939    1.677416 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.225487    0.000007    1.677424 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027080    0.230785    0.193115    1.870538 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.230785    0.000076    1.870615 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.205080    0.216673    2.087288 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.205080    0.000003    2.087291 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.087291   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000165    0.773306 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023306   clock uncertainty
                                  0.000000    1.023306   clock reconvergence pessimism
                                  0.046799    1.070105   library hold time
                                              1.070105   data required time
---------------------------------------------------------------------------------------------
                                              1.070105   data required time
                                             -2.087291   data arrival time
---------------------------------------------------------------------------------------------
                                              1.017186   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000052    0.770923 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013015    0.273830    0.815964    1.586888 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.273830    0.000016    1.586903 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.020222    0.381923    0.280442    1.867345 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.381923    0.000007    1.867352 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002884    0.212644    0.230137    2.097489 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.212644    0.000005    2.097494 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.097494   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000052    0.770923 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020923   clock uncertainty
                                  0.000000    1.020923   clock reconvergence pessimism
                                  0.046333    1.067256   library hold time
                                              1.067256   data required time
---------------------------------------------------------------------------------------------
                                              1.067256   data required time
                                             -2.097494   data arrival time
---------------------------------------------------------------------------------------------
                                              1.030238   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000111    0.773253 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012952    0.272837    0.815780    1.589033 ^ _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.272837    0.000028    1.589061 ^ _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.020011    0.378905    0.278442    1.867503 v _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.378905    0.000005    1.867508 v _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003493    0.221325    0.239949    2.107456 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.221325    0.000012    2.107468 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.107468   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000111    0.773253 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023252   clock uncertainty
                                  0.000000    1.023252   clock reconvergence pessimism
                                  0.046536    1.069788   library hold time
                                              1.069788   data required time
---------------------------------------------------------------------------------------------
                                              1.069788   data required time
                                             -2.107468   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037680   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000014    0.770328 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013265    0.277749    0.817940    1.588268 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.277749    0.000033    1.588300 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009816    0.235501    0.188029    1.776329 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.235501    0.000010    1.776339 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.015747    0.314269    0.241703    2.018041 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.314269    0.000010    2.018052 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003779    0.159381    0.123374    2.141426 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.159381    0.000014    2.141439 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.141439   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000014    0.770328 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020328   clock uncertainty
                                  0.000000    1.020328   clock reconvergence pessimism
                                  0.078765    1.099093   library hold time
                                              1.099093   data required time
---------------------------------------------------------------------------------------------
                                              1.099093   data required time
                                             -2.141439   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042347   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000310    0.771181 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018700    0.238326    0.755381    1.526562 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.238326    0.000089    1.526651 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.020615    0.763133    0.487938    2.014589 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.763133    0.000014    2.014603 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003892    0.171577    0.126240    2.140843 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.171577    0.000017    2.140860 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.140860   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000310    0.771181 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021181   clock uncertainty
                                  0.000000    1.021181   clock reconvergence pessimism
                                  0.075561    1.096743   library hold time
                                              1.096743   data required time
---------------------------------------------------------------------------------------------
                                              1.096743   data required time
                                             -2.140860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.044117   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000252    0.772477 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013039    0.274209    0.816524    1.589001 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.274209    0.000008    1.589009 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005250    0.174637    0.139993    1.729002 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.174637    0.000009    1.729012 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.025053    0.464509    0.317702    2.046713 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.464509    0.000023    2.046736 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003263    0.125190    0.119259    2.165995 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.125190    0.000008    2.166003 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.166003   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000252    0.772477 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022477   clock uncertainty
                                  0.000000    1.022477   clock reconvergence pessimism
                                  0.088313    1.110790   library hold time
                                              1.110790   data required time
---------------------------------------------------------------------------------------------
                                              1.110790   data required time
                                             -2.166003   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055214   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000265    0.767976 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017872    0.231075    0.748957    1.516933 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.231075    0.000016    1.516949 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008151    0.389446    0.279199    1.796148 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.389446    0.000018    1.796166 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004579    0.190750    0.140278    1.936444 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.190750    0.000006    1.936450 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003573    0.231239    0.186461    2.122910 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.231239    0.000012    2.122923 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.122923   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000265    0.767976 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.017976   clock uncertainty
                                  0.000000    1.017976   clock reconvergence pessimism
                                  0.045302    1.063277   library hold time
                                              1.063277   data required time
---------------------------------------------------------------------------------------------
                                              1.063277   data required time
                                             -2.122923   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059646   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000108    0.774951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009649    0.159038    0.695639    1.470591 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.159038    0.000029    1.470620 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024714    0.295257    0.393327    1.863947 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.295257    0.000047    1.863993 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005446    0.240458    0.214453    2.078447 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.240458    0.000015    2.078462 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002803    0.121852    0.097277    2.175739 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.121852    0.000004    2.175743 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.175743   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000108    0.774951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024951   clock uncertainty
                                  0.000000    1.024951   clock reconvergence pessimism
                                  0.089752    1.114703   library hold time
                                              1.114703   data required time
---------------------------------------------------------------------------------------------
                                              1.114703   data required time
                                             -2.175743   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061040   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000273    0.771145 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011859    0.178402    0.709571    1.480716 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.178402    0.000025    1.480741 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020054    0.354025    0.369269    1.850010 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.354025    0.000004    1.850014 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004925    0.239041    0.223540    2.073554 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.239041    0.000007    2.073561 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002909    0.122962    0.098268    2.171829 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.122962    0.000005    2.171834 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.171834   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000273    0.771145 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021145   clock uncertainty
                                  0.000000    1.021145   clock reconvergence pessimism
                                  0.088599    1.109743   library hold time
                                              1.109743   data required time
---------------------------------------------------------------------------------------------
                                              1.109743   data required time
                                             -2.171834   data arrival time
---------------------------------------------------------------------------------------------
                                              1.062090   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000310    0.778458 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012782    0.270185    0.815727    1.594185 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.270185    0.000017    1.594201 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.013347    0.279628    0.217384    1.811586 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.279628    0.000034    1.811620 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005014    0.297510    0.242322    2.053942 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.297510    0.000011    2.053953 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002803    0.160651    0.132792    2.186745 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.160651    0.000004    2.186749 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.186749   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000310    0.778458 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028458   clock uncertainty
                                  0.000000    1.028458   clock reconvergence pessimism
                                  0.080629    1.109087   library hold time
                                              1.109087   data required time
---------------------------------------------------------------------------------------------
                                              1.109087   data required time
                                             -2.186749   data arrival time
---------------------------------------------------------------------------------------------
                                              1.077662   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000267    0.770200 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010577    0.167178    0.700490    1.470690 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.167178    0.000020    1.470710 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027155    0.307112    0.410731    1.881441 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.307112    0.000069    1.881511 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004883    0.230722    0.210197    2.091707 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.230722    0.000005    2.091712 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002869    0.120978    0.097603    2.189315 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.120978    0.000005    2.189320 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.189320   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000267    0.770200 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020200   clock uncertainty
                                  0.000000    1.020200   clock reconvergence pessimism
                                  0.088594    1.108794   library hold time
                                              1.108794   data required time
---------------------------------------------------------------------------------------------
                                              1.108794   data required time
                                             -2.189320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.080526   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000007    0.769809 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023465    0.281428    0.784628    1.554438 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.281428    0.000090    1.554528 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007832    0.321558    0.283257    1.837785 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.321558    0.000010    1.837795 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005280    0.186444    0.146378    1.984173 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.186444    0.000016    1.984189 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002909    0.211983    0.174397    2.158587 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.211983    0.000005    2.158592 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.158592   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000095    0.769898 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019898   clock uncertainty
                                  0.000000    1.019898   clock reconvergence pessimism
                                  0.046151    1.066049   library hold time
                                              1.066049   data required time
---------------------------------------------------------------------------------------------
                                              1.066049   data required time
                                             -2.158592   data arrival time
---------------------------------------------------------------------------------------------
                                              1.092542   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010568    0.167088    0.702690    1.480985 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.167088    0.000017    1.481002 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023048    0.280154    0.385801    1.866803 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.280154    0.000019    1.866822 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004846    0.178996    0.171084    2.037906 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.178996    0.000004    2.037910 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002821    0.196930    0.168958    2.206868 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.196930    0.000004    2.206872 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.206872   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028295   clock uncertainty
                                  0.000000    1.028295   clock reconvergence pessimism
                                  0.070185    1.098480   library hold time
                                              1.098480   data required time
---------------------------------------------------------------------------------------------
                                              1.098480   data required time
                                             -2.206872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108392   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.162683    0.697892    1.471506 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.162683    0.000015    1.471521 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020043    0.353790    0.365399    1.836920 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.353790    0.000020    1.836940 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003352    0.113367    0.388635    2.225576 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.113367    0.000009    2.225585 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.225585   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023613   clock uncertainty
                                  0.000000    1.023613   clock reconvergence pessimism
                                  0.091231    1.114844   library hold time
                                              1.114844   data required time
---------------------------------------------------------------------------------------------
                                              1.114844   data required time
                                             -2.225585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.110741   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000283    0.775126 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010523    0.162350    0.701487    1.476613 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.162350    0.000020    1.476633 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022708    0.394804    0.390056    1.866689 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.394804    0.000028    1.866716 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004976    0.203499    0.200112    2.066828 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.203499    0.000012    2.066840 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003761    0.184682    0.147942    2.214782 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.184682    0.000013    2.214795 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.214795   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000283    0.775126 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.025126   clock uncertainty
                                  0.000000    1.025126   clock reconvergence pessimism
                                  0.072807    1.097933   library hold time
                                              1.097933   data required time
---------------------------------------------------------------------------------------------
                                              1.097933   data required time
                                             -2.214795   data arrival time
---------------------------------------------------------------------------------------------
                                              1.116862   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016243    0.216796    0.740766    1.519061 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.216796    0.000028    1.519089 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.013153    0.511710    0.341587    1.860676 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.511710    0.000012    1.860687 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003456    0.156854    0.126308    1.986995 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.156854    0.000008    1.987003 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003562    0.104282    0.248085    2.235088 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.104282    0.000010    2.235098 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.235098   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000217    0.774373 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024372   clock uncertainty
                                  0.000000    1.024372   clock reconvergence pessimism
                                  0.093800    1.118173   library hold time
                                              1.118173   data required time
---------------------------------------------------------------------------------------------
                                              1.118173   data required time
                                             -2.235098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.116925   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000065    0.772290 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009996    0.162081    0.697314    1.469604 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.162081    0.000013    1.469617 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024752    0.295624    0.394551    1.864168 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.295624    0.000015    1.864183 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004991    0.184116    0.176926    2.041109 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.184116    0.000006    2.041115 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002686    0.195132    0.168139    2.209255 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.195132    0.000003    2.209258 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.209258   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000065    0.772290 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022290   clock uncertainty
                                  0.000000    1.022290   clock reconvergence pessimism
                                  0.069127    1.091417   library hold time
                                              1.091417   data required time
---------------------------------------------------------------------------------------------
                                              1.091417   data required time
                                             -2.209258   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117840   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000154    0.770467 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017842    0.349720    0.859738    1.630205 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.349720    0.000014    1.630219 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014955    0.312814    0.244368    1.874587 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.312814    0.000020    1.874607 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005651    0.297132    0.247049    2.121656 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.297132    0.000019    2.121675 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002910    0.131541    0.106190    2.227865 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.131541    0.000005    2.227870 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.227870   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000154    0.770467 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020467   clock uncertainty
                                  0.000000    1.020467   clock reconvergence pessimism
                                  0.086165    1.106632   library hold time
                                              1.106632   data required time
---------------------------------------------------------------------------------------------
                                              1.106632   data required time
                                             -2.227870   data arrival time
---------------------------------------------------------------------------------------------
                                              1.121238   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000365    0.771237 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010384    0.165483    0.699674    1.470911 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.165483    0.000007    1.470918 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024098    0.280288    0.391592    1.862510 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.280288    0.000057    1.862568 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005798    0.193369    0.181985    2.044553 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.193369    0.000023    2.044575 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002823    0.194340    0.170585    2.215160 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.194340    0.000004    2.215164 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.215164   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000365    0.771237 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021237   clock uncertainty
                                  0.000000    1.021237   clock reconvergence pessimism
                                  0.069104    1.090341   library hold time
                                              1.090341   data required time
---------------------------------------------------------------------------------------------
                                              1.090341   data required time
                                             -2.215164   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124823   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000226    0.773484 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010213    0.163980    0.698965    1.472449 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.163980    0.000015    1.472463 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024671    0.285291    0.394601    1.867065 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.285291    0.000036    1.867100 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005605    0.191383    0.181168    2.048268 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.191383    0.000019    2.048287 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002856    0.194980    0.170705    2.218992 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.194980    0.000005    2.218997 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.218997   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000226    0.773484 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023484   clock uncertainty
                                  0.000000    1.023484   clock reconvergence pessimism
                                  0.069372    1.092855   library hold time
                                              1.092855   data required time
---------------------------------------------------------------------------------------------
                                              1.092855   data required time
                                             -2.218997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.126142   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000146    0.772370 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010362    0.161022    0.699754    1.472124 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.161022    0.000009    1.472133 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024761    0.286062    0.394171    1.866304 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.286062    0.000030    1.866334 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005991    0.197316    0.185804    2.052137 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.197316    0.000024    2.052162 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003012    0.203200    0.172998    2.225159 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.203200    0.000005    2.225165 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.225165   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000146    0.772370 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.022370   clock uncertainty
                                  0.000000    1.022370   clock reconvergence pessimism
                                  0.066805    1.089175   library hold time
                                              1.089175   data required time
---------------------------------------------------------------------------------------------
                                              1.089175   data required time
                                             -2.225165   data arrival time
---------------------------------------------------------------------------------------------
                                              1.135990   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000119    0.770432 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010492    0.162099    0.699985    1.470417 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.162099    0.000021    1.470438 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024885    0.296831    0.395365    1.865803 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.296831    0.000060    1.865862 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005824    0.196763    0.186888    2.052750 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.196763    0.000023    2.052773 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002866    0.200390    0.171416    2.224189 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.200390    0.000004    2.224194 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.224194   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000119    0.770432 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020432   clock uncertainty
                                  0.000000    1.020432   clock reconvergence pessimism
                                  0.066959    1.087391   library hold time
                                              1.087391   data required time
---------------------------------------------------------------------------------------------
                                              1.087391   data required time
                                             -2.224194   data arrival time
---------------------------------------------------------------------------------------------
                                              1.136803   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000089    0.773347 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017236    0.340188    0.855043    1.628390 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.340188    0.000024    1.628414 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012739    0.276808    0.224269    1.852683 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.276808    0.000032    1.852715 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005716    0.317892    0.252892    2.105607 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.317892    0.000025    2.105632 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002760    0.159714    0.134943    2.240575 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.159714    0.000004    2.240579 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.240579   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000089    0.773347 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023347   clock uncertainty
                                  0.000000    1.023347   clock reconvergence pessimism
                                  0.079524    1.102871   library hold time
                                              1.102871   data required time
---------------------------------------------------------------------------------------------
                                              1.102871   data required time
                                             -2.240579   data arrival time
---------------------------------------------------------------------------------------------
                                              1.137707   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000252    0.772477 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013039    0.188741    0.717736    1.490213 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.188741    0.000009    1.490222 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011484    0.272652    0.214494    1.704716 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.272652    0.000053    1.704769 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007882    0.186374    0.158091    1.862860 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.186374    0.000013    1.862873 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005012    0.296944    0.246042    2.108915 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.296944    0.000012    2.108927 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003213    0.165456    0.137214    2.246141 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.165456    0.000008    2.246149 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.246149   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000257    0.767967 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.017967   clock uncertainty
                                  0.000000    1.017967   clock reconvergence pessimism
                                  0.076495    1.094462   library hold time
                                              1.094462   data required time
---------------------------------------------------------------------------------------------
                                              1.094462   data required time
                                             -2.246149   data arrival time
---------------------------------------------------------------------------------------------
                                              1.151687   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000007    0.769809 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023465    0.440630    0.911125    1.680934 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.440630    0.000038    1.680972 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.009412    0.229839    0.200353    1.881324 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.229839    0.000010    1.881335 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009919    0.364397    0.278731    2.160065 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.364397    0.000012    2.160077 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003021    0.132434    0.110505    2.270582 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.132434    0.000006    2.270588 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.270588   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000007    0.769809 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.019809   clock uncertainty
                                  0.000000    1.019809   clock reconvergence pessimism
                                  0.086034    1.105843   library hold time
                                              1.105843   data required time
---------------------------------------------------------------------------------------------
                                              1.105843   data required time
                                             -2.270588   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164745   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000354    0.770157 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013783    0.195256    0.722169    1.492326 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.195256    0.000024    1.492349 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.015290    0.338925    0.254717    1.747067 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.338925    0.000027    1.747094 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008109    0.205142    0.155061    1.902155 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.205142    0.000017    1.902172 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005533    0.310789    0.228279    2.130450 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.310789    0.000020    2.130471 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.160079    0.134721    2.265191 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.160079    0.000004    2.265196 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.265196   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000354    0.770157 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020157   clock uncertainty
                                  0.000000    1.020157   clock reconvergence pessimism
                                  0.078647    1.098804   library hold time
                                              1.098804   data required time
---------------------------------------------------------------------------------------------
                                              1.098804   data required time
                                             -2.265196   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166392   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000234    0.770036 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010733    0.164097    0.701689    1.471726 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.164097    0.000008    1.471734 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029902    0.331354    0.426481    1.898215 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.331354    0.000017    1.898232 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005037    0.191576    0.186946    2.085178 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.191576    0.000007    2.085185 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.197998    0.169934    2.255119 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.197998    0.000004    2.255123 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.255123   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000234    0.770036 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020036   clock uncertainty
                                  0.000000    1.020036   clock reconvergence pessimism
                                  0.067731    1.087767   library hold time
                                              1.087767   data required time
---------------------------------------------------------------------------------------------
                                              1.087767   data required time
                                             -2.255123   data arrival time
---------------------------------------------------------------------------------------------
                                              1.167356   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000102    0.770416 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010318    0.164910    0.698841    1.469257 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.164910    0.000023    1.469280 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025216    0.290078    0.398231    1.867511 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.290078    0.000015    1.867526 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006548    0.261611    0.264039    2.131565 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.261611    0.000033    2.131598 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003519    0.162853    0.135164    2.266762 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.162853    0.000011    2.266773 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.266773   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000102    0.770416 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020416   clock uncertainty
                                  0.000000    1.020416   clock reconvergence pessimism
                                  0.077766    1.098181   library hold time
                                              1.098181   data required time
---------------------------------------------------------------------------------------------
                                              1.098181   data required time
                                             -2.266773   data arrival time
---------------------------------------------------------------------------------------------
                                              1.168591   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000300    0.770102 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013769    0.195138    0.722078    1.492180 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.195138    0.000033    1.492213 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010751    0.260716    0.209012    1.701225 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.260716    0.000016    1.701241 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008630    0.189819    0.163242    1.864482 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.189819    0.000033    1.864516 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005896    0.292749    0.283292    2.147808 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.292749    0.000028    2.147836 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.114453    0.132379    2.280215 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.114453    0.000004    2.280219 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.280219   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000010    0.770882 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020882   clock uncertainty
                                  0.000000    1.020882   clock reconvergence pessimism
                                  0.090620    1.111502   library hold time
                                              1.111502   data required time
---------------------------------------------------------------------------------------------
                                              1.111502   data required time
                                             -2.280219   data arrival time
---------------------------------------------------------------------------------------------
                                              1.168717   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000312    0.778460 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009913    0.161350    0.698295    1.476755 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.161350    0.000017    1.476772 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.020101    0.422477    0.293060    1.769832 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.422477    0.000079    1.769912 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008287    0.187214    0.159526    1.929438 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.187214    0.000021    1.929458 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005144    0.298154    0.216395    2.145853 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.298154    0.000013    2.145866 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002804    0.160819    0.132876    2.278742 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.160819    0.000004    2.278746 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.278746   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000312    0.778460 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028460   clock uncertainty
                                  0.000000    1.028460   clock reconvergence pessimism
                                  0.080581    1.109041   library hold time
                                              1.109041   data required time
---------------------------------------------------------------------------------------------
                                              1.109041   data required time
                                             -2.278746   data arrival time
---------------------------------------------------------------------------------------------
                                              1.169706   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016243    0.216796    0.740766    1.519061 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.216796    0.000014    1.519074 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005471    0.217788    0.563202    2.082276 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.217788    0.000019    2.082295 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002676    0.209805    0.175842    2.258137 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.209805    0.000003    2.258140 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.258140   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.028295   clock uncertainty
                                  0.000000    1.028295   clock reconvergence pessimism
                                  0.048023    1.076318   library hold time
                                              1.076318   data required time
---------------------------------------------------------------------------------------------
                                              1.076318   data required time
                                             -2.258140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.181823   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000171    0.774326 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015550    0.204006    0.735038    1.509364 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.204006    0.000036    1.509400 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022395    0.390124    0.397111    1.906511 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.390124    0.000015    1.906526 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004846    0.200614    0.197460    2.103986 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.200614    0.000004    2.103990 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003114    0.205589    0.174442    2.278433 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.205589    0.000007    2.278440 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.278440   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000171    0.774326 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.024326   clock uncertainty
                                  0.000000    1.024326   clock reconvergence pessimism
                                  0.066682    1.091009   library hold time
                                              1.091009   data required time
---------------------------------------------------------------------------------------------
                                              1.091009   data required time
                                             -2.278440   data arrival time
---------------------------------------------------------------------------------------------
                                              1.187431   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000189    0.771061 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011492    0.170386    0.707089    1.478150 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.170386    0.000008    1.478158 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031942    0.349452    0.440900    1.919058 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.349452    0.000061    1.919119 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006149    0.274069    0.271064    2.190183 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.274069    0.000024    2.190207 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002800    0.135564    0.121120    2.311328 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.135564    0.000004    2.311332 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.311332   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000189    0.771061 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021061   clock uncertainty
                                  0.000000    1.021061   clock reconvergence pessimism
                                  0.085606    1.106666   library hold time
                                              1.106666   data required time
---------------------------------------------------------------------------------------------
                                              1.106666   data required time
                                             -2.311332   data arrival time
---------------------------------------------------------------------------------------------
                                              1.204665   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000257    0.770190 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021149    0.260354    0.770364    1.540554 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.260354    0.000081    1.540635 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004986    0.186312    0.569746    2.110382 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.186312    0.000013    2.110394 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002675    0.205377    0.170395    2.280789 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.205377    0.000003    2.280792 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.280792   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000257    0.770190 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020190   clock uncertainty
                                  0.000000    1.020190   clock reconvergence pessimism
                                  0.046111    1.066301   library hold time
                                              1.066301   data required time
---------------------------------------------------------------------------------------------
                                              1.066301   data required time
                                             -2.280792   data arrival time
---------------------------------------------------------------------------------------------
                                              1.214491   slack (MET)


Startpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000281    0.771152 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008576    0.204034    0.775428    1.546580 ^ _2310_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[23] (net)
                      0.204034    0.000016    1.546596 ^ _1360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.015091    0.285969    0.212614    1.759210 v _1360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0749_ (net)
                      0.285969    0.000036    1.759246 v _1361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007372    0.214203    0.222532    1.981778 ^ _1361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0750_ (net)
                      0.214203    0.000006    1.981784 ^ _1363_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003433    0.146792    0.117102    2.098887 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.146792    0.000006    2.098893 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002789    0.098086    0.255503    2.354396 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.098086    0.000004    2.354400 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.354400   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000281    0.771152 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.021152   clock uncertainty
                                  0.000000    1.021152   clock reconvergence pessimism
                                  0.094418    1.115570   library hold time
                                              1.115570   data required time
---------------------------------------------------------------------------------------------
                                              1.115570   data required time
                                             -2.354400   data arrival time
---------------------------------------------------------------------------------------------
                                              1.238830   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000300    0.770102 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013769    0.195138    0.722078    1.492180 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.195138    0.000030    1.492210 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010872    0.470130    0.313961    1.806171 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.470130    0.000046    1.806217 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020369    0.385541    0.410574    2.216791 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.385541    0.000031    2.216822 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004517    0.169154    0.135097    2.351918 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.169154    0.000023    2.351941 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.351941   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000300    0.770102 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.020102   clock uncertainty
                                  0.000000    1.020102   clock reconvergence pessimism
                                  0.076035    1.096137   library hold time
                                              1.096137   data required time
---------------------------------------------------------------------------------------------
                                              1.096137   data required time
                                             -2.351941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.255805   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005076    0.076177    0.030979    4.830979 v ref_clk (in)
                                                         ref_clk (net)
                      0.076177    0.000000    4.830979 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003094    0.103124    0.179422    5.010401 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.103124    0.000004    5.010405 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002839    0.102159    0.243424    5.253828 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.102159    0.000004    5.253833 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.253833   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000309    0.773638 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.023638   clock uncertainty
                                  0.000000    1.023638   clock reconvergence pessimism
                                  0.093886    1.117524   library hold time
                                              1.117524   data required time
---------------------------------------------------------------------------------------------
                                              1.117524   data required time
                                             -5.253833   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136309   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296929    0.000438    6.274799 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.353247    0.403982    6.678781 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.353247    0.000248    6.679028 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.679028   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000254    0.777594 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027594   clock uncertainty
                                  0.000000    1.027594   clock reconvergence pessimism
                                  0.024294    1.051888   library hold time
                                              1.051888   data required time
---------------------------------------------------------------------------------------------
                                              1.051888   data required time
                                             -6.679028   data arrival time
---------------------------------------------------------------------------------------------
                                              5.627141   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000103    6.677886 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.313187    0.477211    7.155097 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.313187    0.000175    7.155272 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003111    0.103087    0.291209    7.446481 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.103087    0.000008    7.446488 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.446488   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000220    0.777559 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.027559   clock uncertainty
                                  0.000000    1.027559   clock reconvergence pessimism
                                  0.094740    1.122299   library hold time
                                              1.122299   data required time
---------------------------------------------------------------------------------------------
                                              1.122299   data required time
                                             -7.446488   data arrival time
---------------------------------------------------------------------------------------------
                                              6.324189   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000065    0.772290 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009996    0.162081    0.697314    1.469604 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.162081    0.000031    1.469635 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.339839    0.427537    1.897172 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.339839    0.000192    1.897364 v debug_dco_word[21] (out)
                                              1.897364   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.897364   data arrival time
---------------------------------------------------------------------------------------------
                                              6.447365   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000108    0.774951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009649    0.159038    0.695639    1.470591 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.159038    0.000032    1.470623 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.339830    0.426697    1.897320 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.339830    0.000192    1.897512 v debug_dco_word[11] (out)
                                              1.897512   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.897512   data arrival time
---------------------------------------------------------------------------------------------
                                              6.447512   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000102    0.770416 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010318    0.164910    0.698841    1.469257 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.164910    0.000047    1.469304 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.340412    0.428746    1.898049 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.340412    0.000245    1.898294 v debug_dco_word[8] (out)
                                              1.898294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.898294   data arrival time
---------------------------------------------------------------------------------------------
                                              6.448295   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000119    0.770432 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010492    0.162099    0.699985    1.470417 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.162099    0.000049    1.470467 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074051    0.340689    0.428184    1.898650 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.340689    0.000272    1.898922 v debug_dco_word[9] (out)
                                              1.898922   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.898922   data arrival time
---------------------------------------------------------------------------------------------
                                              6.448923   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000365    0.771237 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010384    0.165483    0.699674    1.470911 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.165483    0.000029    1.470940 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.339850    0.428476    1.899416 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.339850    0.000192    1.899608 v debug_dco_word[14] (out)
                                              1.899608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.899608   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449608   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000234    0.770036 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010733    0.164097    0.701689    1.471726 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.164097    0.000048    1.471774 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073695    0.339547    0.427885    1.899659 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.339547    0.000177    1.899836 v debug_dco_word[17] (out)
                                              1.899836   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.899836   data arrival time
---------------------------------------------------------------------------------------------
                                              6.449836   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000146    0.772370 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010362    0.161022    0.699754    1.472124 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.161022    0.000043    1.472167 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.340400    0.427672    1.899839 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.340400    0.000245    1.900085 v debug_dco_word[22] (out)
                                              1.900085   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.900085   data arrival time
---------------------------------------------------------------------------------------------
                                              6.450085   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000226    0.773484 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010213    0.163980    0.698965    1.472449 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.163980    0.000034    1.472483 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073870    0.340126    0.428275    1.900758 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.340126    0.000219    1.900977 v debug_dco_word[13] (out)
                                              1.900977   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.900977   data arrival time
---------------------------------------------------------------------------------------------
                                              6.450977   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000189    0.771061 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011492    0.170386    0.707089    1.478150 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.170386    0.000048    1.478199 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073695    0.339566    0.429621    1.907820 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.339566    0.000177    1.907997 v debug_dco_word[19] (out)
                                              1.907997   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.907997   data arrival time
---------------------------------------------------------------------------------------------
                                              6.457997   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000273    0.771145 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011859    0.178402    0.709571    1.480716 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.178402    0.000046    1.480762 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.340454    0.432470    1.913232 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.340454    0.000245    1.913477 v debug_dco_word[15] (out)
                                              1.913477   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.913477   data arrival time
---------------------------------------------------------------------------------------------
                                              6.463477   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010568    0.167088    0.702690    1.480985 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.167088    0.000045    1.481030 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075085    0.344277    0.431981    1.913012 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.344280    0.000592    1.913603 v debug_dco_word[26] (out)
                                              1.913603   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.913603   data arrival time
---------------------------------------------------------------------------------------------
                                              6.463603   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000171    0.774326 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015550    0.204006    0.735038    1.509364 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.204006    0.000222    1.509586 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075068    0.344334    0.442111    1.951697 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.344338    0.000612    1.952309 v debug_dco_word[29] (out)
                                              1.952309   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.952309   data arrival time
---------------------------------------------------------------------------------------------
                                              6.502309   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000267    0.777606 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017893    0.223656    0.751468    1.529074 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.223656    0.000167    1.529241 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073836    0.340201    0.444657    1.973898 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.340201    0.000221    1.974119 v lock_detect (out)
                                              1.974119   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.974119   data arrival time
---------------------------------------------------------------------------------------------
                                              6.524119   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000185    0.767895 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021359    0.253902    0.771120    1.539015 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.253902    0.000095    1.539110 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074661    0.343011    0.454927    1.994036 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.343013    0.000497    1.994534 v debug_dco_word[25] (out)
                                              1.994534   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.994534   data arrival time
---------------------------------------------------------------------------------------------
                                              6.544534   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238    0.772462 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022237    0.261521    0.777656    1.550118 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.261521    0.000121    1.550239 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075172    0.344944    0.458241    2.008481 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.344947    0.000611    2.009091 v debug_dco_word[23] (out)
                                              2.009091   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.009091   data arrival time
---------------------------------------------------------------------------------------------
                                              6.559091   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000144    0.773286 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022817    0.275525    0.781293    1.554579 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.275525    0.000099    1.554679 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074527    0.342633    0.460587    2.015265 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.342635    0.000448    2.015713 v debug_dco_word[4] (out)
                                              2.015713   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.015713   data arrival time
---------------------------------------------------------------------------------------------
                                              6.565713   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000268    0.770071 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024317    0.289179    0.789812    1.559883 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.289179    0.000074    1.559957 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073691    0.339912    0.462405    2.022362 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.339912    0.000176    2.022537 v debug_dco_word[16] (out)
                                              2.022537   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.022537   data arrival time
---------------------------------------------------------------------------------------------
                                              6.572537   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000170    0.778318 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023472    0.272267    0.786650    1.564968 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.272267    0.000207    1.565175 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.342447    0.459551    2.024726 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.342449    0.000457    2.025183 v debug_dco_word[27] (out)
                                              2.025183   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.025183   data arrival time
---------------------------------------------------------------------------------------------
                                              6.575183   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000213    0.767923 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025266    0.288015    0.794844    1.562767 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.288015    0.000166    1.562933 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074704    0.343282    0.464446    2.027379 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.343285    0.000507    2.027886 v debug_dco_word[24] (out)
                                              2.027886   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.027886   data arrival time
---------------------------------------------------------------------------------------------
                                              6.577886   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000213    0.773470 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024798    0.293550    0.793492    1.566963 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.293550    0.000068    1.567031 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074051    0.341114    0.464467    2.031497 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.341114    0.000272    2.031769 v debug_dco_word[12] (out)
                                              2.031769   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.031769   data arrival time
---------------------------------------------------------------------------------------------
                                              6.581769   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000011    0.773269 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025594    0.290896    0.798273    1.571542 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.290896    0.000110    1.571652 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.340811    0.463521    2.035173 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.340811    0.000245    2.035418 v debug_dco_word[10] (out)
                                              2.035418   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.035418   data arrival time
---------------------------------------------------------------------------------------------
                                              6.585418   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000025    0.770896 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025993    0.294406    0.800148    1.571044 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.294406    0.000100    1.571144 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073870    0.340531    0.464277    2.035421 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.340531    0.000219    2.035640 v debug_dco_word[20] (out)
                                              2.035640   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.035640   data arrival time
---------------------------------------------------------------------------------------------
                                              6.585640   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000038    0.773179 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025922    0.293761    0.800054    1.573234 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.293761    0.000257    1.573491 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074180    0.341528    0.464780    2.038271 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.341529    0.000371    2.038643 v debug_dco_word[2] (out)
                                              2.038643   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.038643   data arrival time
---------------------------------------------------------------------------------------------
                                              6.588643   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000084    0.773226 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026368    0.297687    0.802756    1.575981 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.297687    0.000257    1.576239 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074604    0.342976    0.466890    2.043128 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.342978    0.000465    2.043593 v debug_dco_word[3] (out)
                                              2.043593   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.043593   data arrival time
---------------------------------------------------------------------------------------------
                                              6.593594   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282    0.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026766    0.301203    0.805730    1.580168 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.301203    0.000285    1.580453 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073655    0.339817    0.465638    2.046091 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.339817    0.000168    2.046259 v debug_dco_word[31] (out)
                                              2.046259   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.046259   data arrival time
---------------------------------------------------------------------------------------------
                                              6.596260   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000094    0.773423 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027178    0.304843    0.807812    1.581235 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.304843    0.000191    1.581426 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074354    0.342145    0.468259    2.049685 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.342147    0.000410    2.050094 v debug_dco_word[1] (out)
                                              2.050094   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.050094   data arrival time
---------------------------------------------------------------------------------------------
                                              6.600094   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000238    0.774393 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.338675    0.831516    1.605909 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.338675    0.000241    1.606150 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073700    0.340228    0.475638    2.081788 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.340228    0.000182    2.081969 v debug_dco_word[30] (out)
                                              2.081969   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.081969   data arrival time
---------------------------------------------------------------------------------------------
                                              6.631970   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139    0.770452 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032100    0.359992    0.837092    1.607544 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.359992    0.000126    1.607670 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074397    0.342849    0.482237    2.089907 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.342851    0.000419    2.090326 v debug_dco_word[7] (out)
                                              2.090326   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.090326   data arrival time
---------------------------------------------------------------------------------------------
                                              6.640326   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000052    0.774208 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031681    0.344668    0.835471    1.609679 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.344669    0.000486    1.610165 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074911    0.344426    0.479879    2.090044 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.344428    0.000553    2.090597 v debug_dco_word[28] (out)
                                              2.090597   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.090597   data arrival time
---------------------------------------------------------------------------------------------
                                              6.640597   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000171    0.770104 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010100    0.162999    0.697289    1.467393 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.162999    0.000015    1.467408 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023680    0.285875    0.388319    1.855726 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.285875    0.000059    1.855785 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074397    0.342226    0.463129    2.318914 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.342228    0.000419    2.319333 v debug_dco_word[6] (out)
                                              2.319333   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.319333   data arrival time
---------------------------------------------------------------------------------------------
                                              6.869333   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000267    0.770200 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010577    0.167178    0.700490    1.470690 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.167178    0.000020    1.470710 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027155    0.307112    0.410731    1.881441 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.307112    0.000181    1.881622 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074614    0.343042    0.469514    2.351136 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.343044    0.000467    2.351603 v debug_dco_word[5] (out)
                                              2.351603   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.351603   data arrival time
---------------------------------------------------------------------------------------------
                                              6.901603   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.162683    0.697892    1.471506 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.162683    0.000015    1.471521 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020043    0.353790    0.365399    1.836920 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.353790    0.000010    1.836930 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005916    0.148793    0.275278    2.112208 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.148793    0.000008    2.112216 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075238    0.344795    0.427268    2.539483 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.344799    0.000653    2.540137 v debug_dco_word[0] (out)
                                              2.540137   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.540137   data arrival time
---------------------------------------------------------------------------------------------
                                              7.090137   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000125    0.769927 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004533    0.112575    0.655025    1.424953 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112575    0.000013    1.424966 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014468    0.270033    0.300088    1.725055 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.270033    0.000026    1.725080 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023938    0.288856    0.424700    2.149781 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.288856    0.000034    2.149815 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073956    0.340792    0.462949    2.612764 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.340792    0.000244    2.613008 v debug_dco_word[18] (out)
                                              2.613008   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.613008   data arrival time
---------------------------------------------------------------------------------------------
                                              7.163008   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000227    0.774382 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004691    0.114019    0.657401    1.431783 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.114019    0.000016    1.431799 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012395    0.231613    0.280947    1.712746 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.231613    0.000026    1.712772 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016509    0.291460    0.348731    2.061503 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.291460    0.000145    2.061648 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018989    0.327280    0.386321    2.447969 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.327280    0.000201    2.448171 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009243    0.195160    0.303531    2.751701 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.195160    0.000029    2.751730 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018332    0.328169    0.357184    3.108914 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.328169    0.000075    3.108989 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073565    0.339568    0.472862    3.581851 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.339568    0.000142    3.581993 v pll_out (out)
                                              3.581993   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.581993   data arrival time
---------------------------------------------------------------------------------------------
                                              8.131993   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000017    9.857635 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008793    0.196918    0.265906   10.123542 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196918    0.000013   10.123555 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.013678    0.352034    0.188658   10.312213 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.352034    0.000053   10.312266 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014052    0.575649    0.408778   10.721044 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.575649    0.000078   10.721122 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009896    0.388309    0.244434   10.965556 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.388309    0.000021   10.965577 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010025    0.503204    0.385088   11.350665 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.503204    0.000028   11.350692 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007880    0.345934    0.271351   11.622044 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.345934    0.000012   11.622055 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005514    0.261798    0.494834   12.116889 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.261798    0.000014   12.116903 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005209    0.417874    0.313702   12.430605 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.417874    0.000013   12.430618 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002911    0.155636    0.100724   12.531343 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.155636    0.000005   12.531348 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.531348   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238   24.772463 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522463   clock uncertainty
                                  0.000000   24.522463   clock reconvergence pessimism
                                 -0.231865   24.290598   library setup time
                                             24.290598   data required time
---------------------------------------------------------------------------------------------
                                             24.290598   data required time
                                            -12.531348   data arrival time
---------------------------------------------------------------------------------------------
                                             11.759251   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000133   10.087622 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.015206    0.247850    0.492300   10.579921 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.247850    0.000059   10.579980 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015663    0.615695    0.413970   10.993950 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.615695    0.000102   10.994052 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020906    0.353372    0.251375   11.245427 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.353372    0.000121   11.245548 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.014718    0.786511    0.520540   11.766088 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.786511    0.000094   11.766182 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007987    0.289090    0.156351   11.922534 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.289090    0.000012   11.922546 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005328    0.271350    0.365481   12.288027 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.271350    0.000008   12.288035 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003240    0.388383    0.238661   12.526695 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.388383    0.000008   12.526704 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.526704   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282   24.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524439   clock uncertainty
                                  0.000000   24.524439   clock reconvergence pessimism
                                 -0.235658   24.288780   library setup time
                                             24.288780   data required time
---------------------------------------------------------------------------------------------
                                             24.288780   data required time
                                            -12.526704   data arrival time
---------------------------------------------------------------------------------------------
                                             11.762076   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000133   10.087622 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.015206    0.247850    0.492300   10.579921 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.247850    0.000059   10.579980 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015663    0.615695    0.413970   10.993950 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.615695    0.000102   10.994052 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020906    0.353372    0.251375   11.245427 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.353372    0.000121   11.245548 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.014718    0.786511    0.520540   11.766088 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.786511    0.000074   11.766162 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005179    0.368743    0.371955   12.138117 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.368743    0.000006   12.138123 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003502    0.272680    0.202335   12.340458 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.272680    0.000011   12.340468 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.340468   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000238   24.774393 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524393   clock uncertainty
                                  0.000000   24.524393   clock reconvergence pessimism
                                 -0.268844   24.255548   library setup time
                                             24.255548   data required time
---------------------------------------------------------------------------------------------
                                             24.255548   data required time
                                            -12.340468   data arrival time
---------------------------------------------------------------------------------------------
                                             11.915081   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000133   10.087622 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.015206    0.247850    0.492300   10.579921 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.247850    0.000059   10.579980 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015663    0.615695    0.413970   10.993950 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.615695    0.000102   10.994052 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020906    0.353372    0.251375   11.245427 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.353372    0.000089   11.245516 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.008939    0.414873    0.308448   11.553965 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.414873    0.000046   11.554010 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005722    0.376757    0.377175   11.931186 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.376757    0.000016   11.931201 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003114    0.267379    0.198276   12.129478 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.267379    0.000007   12.129484 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.129484   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000171   24.774326 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524326   clock uncertainty
                                  0.000000   24.524326   clock reconvergence pessimism
                                 -0.267143   24.257183   library setup time
                                             24.257183   data required time
---------------------------------------------------------------------------------------------
                                             24.257183   data required time
                                            -12.129484   data arrival time
---------------------------------------------------------------------------------------------
                                             12.127699   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000142   10.087630 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006058    0.337064    0.275619   10.363249 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.337064    0.000020   10.363269 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014044    0.361339    0.231367   10.594636 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.361339    0.000057   10.594692 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010029    0.298690    0.249615   10.844308 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.298690    0.000029   10.844337 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009943    0.365137    0.224625   11.068962 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.365137    0.000011   11.068973 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008240    0.272276    0.254816   11.323789 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.272276    0.000021   11.323810 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006117    0.387963    0.404614   11.728424 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.387963    0.000022   11.728446 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002849    0.265000    0.196105   11.924551 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.265000    0.000004   11.924556 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.924556   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000171   24.778316 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528318   clock uncertainty
                                  0.000000   24.528318   clock reconvergence pessimism
                                 -0.265378   24.262939   library setup time
                                             24.262939   data required time
---------------------------------------------------------------------------------------------
                                             24.262939   data required time
                                            -11.924556   data arrival time
---------------------------------------------------------------------------------------------
                                             12.338383   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000133   10.087622 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.015206    0.247850    0.492300   10.579921 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.247850    0.000059   10.579980 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015663    0.615695    0.413970   10.993950 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.615695    0.000102   10.994052 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020906    0.353372    0.251375   11.245427 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.353372    0.000091   11.245518 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005621    0.230992    0.223388   11.468906 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.230992    0.000015   11.468922 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003589    0.262091    0.181164   11.650085 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.262091    0.000012   11.650097 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650097   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000052   24.774206 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524208   clock uncertainty
                                  0.000000   24.524208   clock reconvergence pessimism
                                 -0.265446   24.258760   library setup time
                                             24.258760   data required time
---------------------------------------------------------------------------------------------
                                             24.258760   data required time
                                            -11.650097   data arrival time
---------------------------------------------------------------------------------------------
                                             12.608664   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000017    9.857635 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008793    0.196918    0.265906   10.123542 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196918    0.000013   10.123555 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.013678    0.352034    0.188658   10.312213 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.352034    0.000053   10.312266 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014052    0.575649    0.408778   10.721044 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.575649    0.000078   10.721122 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009896    0.388309    0.244434   10.965556 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.388309    0.000023   10.965579 v _2181_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004753    0.287401    0.252891   11.218470 ^ _2181_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0498_ (net)
                      0.287401    0.000004   11.218473 ^ _2182_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005223    0.198735    0.123298   11.341771 v _2182_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0499_ (net)
                      0.198735    0.000008   11.341780 v _2184_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003012    0.383092    0.222662   11.564442 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.383092    0.000005   11.564446 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.564446   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000146   24.772369 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522371   clock uncertainty
                                  0.000000   24.522371   clock reconvergence pessimism
                                 -0.235836   24.286535   library setup time
                                             24.286535   data required time
---------------------------------------------------------------------------------------------
                                             24.286535   data required time
                                            -11.564446   data arrival time
---------------------------------------------------------------------------------------------
                                             12.722088   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000133   10.087622 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.015206    0.247850    0.492300   10.579921 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.247850    0.000030   10.579951 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005185    0.253795    0.478709   11.058661 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.253795    0.000013   11.058674 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002786    0.548039    0.409848   11.468521 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.548039    0.000004   11.468526 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.468526   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002117   24.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294479   24.767708 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000213   24.767921 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.517923   clock uncertainty
                                  0.000000   24.517923   clock reconvergence pessimism
                                 -0.247981   24.269941   library setup time
                                             24.269941   data required time
---------------------------------------------------------------------------------------------
                                             24.269941   data required time
                                            -11.468526   data arrival time
---------------------------------------------------------------------------------------------
                                             12.801415   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000142   10.087630 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006058    0.337064    0.275619   10.363249 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.337064    0.000020   10.363269 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014044    0.361339    0.231367   10.594636 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.361339    0.000057   10.594692 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010029    0.298690    0.249615   10.844308 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.298690    0.000029   10.844337 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.009943    0.365137    0.224625   11.068962 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.365137    0.000004   11.068966 v _2212_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005587    0.232882    0.226085   11.295051 ^ _2212_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0525_ (net)
                      0.232882    0.000013   11.295064 ^ _2214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002821    0.244731    0.172284   11.467347 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.244731    0.000004   11.467352 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.467352   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147   24.778294 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528296   clock uncertainty
                                  0.000000   24.528296   clock reconvergence pessimism
                                 -0.258869   24.269426   library setup time
                                             24.269426   data required time
---------------------------------------------------------------------------------------------
                                             24.269426   data required time
                                            -11.467352   data arrival time
---------------------------------------------------------------------------------------------
                                             12.802074   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000017    9.857635 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008793    0.196918    0.265906   10.123542 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196918    0.000013   10.123555 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.013678    0.352034    0.188658   10.312213 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.352034    0.000053   10.312266 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014052    0.575649    0.408778   10.721044 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.575649    0.000075   10.721120 ^ _2176_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006286    0.397816    0.442500   11.163620 ^ _2176_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0494_ (net)
                      0.397816    0.000026   11.163646 ^ _2178_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002686    0.264178    0.195066   11.358711 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.264178    0.000003   11.358714 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.358714   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000064   24.772287 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522289   clock uncertainty
                                  0.000000   24.522289   clock reconvergence pessimism
                                 -0.266677   24.255611   library setup time
                                             24.255611   data required time
---------------------------------------------------------------------------------------------
                                             24.255611   data required time
                                            -11.358714   data arrival time
---------------------------------------------------------------------------------------------
                                             12.896897   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000019    9.857636 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.011676    0.412060    0.229852   10.087488 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.412060    0.000142   10.087630 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006058    0.337064    0.275619   10.363249 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.337064    0.000020   10.363269 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014044    0.361339    0.231367   10.594636 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.361339    0.000045   10.594681 v _2204_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005332    0.251754    0.505104   11.099786 v _2204_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0518_ (net)
                      0.251754    0.000010   11.099795 v _2206_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002856    0.380863    0.228808   11.328603 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.380863    0.000004   11.328608 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.328608   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002117   24.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294479   24.767708 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000187   24.767895 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.517897   clock uncertainty
                                  0.000000   24.517897   clock reconvergence pessimism
                                 -0.236878   24.281019   library setup time
                                             24.281019   data required time
---------------------------------------------------------------------------------------------
                                             24.281019   data required time
                                            -11.328608   data arrival time
---------------------------------------------------------------------------------------------
                                             12.952411   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000017    9.857635 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008793    0.196918    0.265906   10.123542 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196918    0.000013   10.123555 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.013678    0.352034    0.188658   10.312213 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.352034    0.000048   10.312261 v _2169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006448    0.297505    0.393799   10.706059 v _2169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0488_ (net)
                      0.297505    0.000029   10.706089 v _2171_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002866    0.380829    0.236600   10.942689 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.380829    0.000004   10.942694 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.942694   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000025   24.770895 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520897   clock uncertainty
                                  0.000000   24.520897   clock reconvergence pessimism
                                 -0.236009   24.284887   library setup time
                                             24.284887   data required time
---------------------------------------------------------------------------------------------
                                             24.284887   data required time
                                            -10.942694   data arrival time
---------------------------------------------------------------------------------------------
                                             13.342195   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318788    0.000431    5.360617 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.222236    0.376164    5.736781 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.222257    0.001254    5.738035 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.161647    0.139741    5.877776 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.161647    0.000029    5.877805 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.362644    0.357228    6.235034 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.362644    0.000472    6.235506 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.352856    0.385010    6.620516 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.352856    0.000010    6.620526 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.253189    0.324470    6.944995 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.253189    0.000034    6.945030 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.411978    0.398564    7.343594 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.411978    0.000226    7.343820 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.213167    0.304487    7.648307 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213167    0.000013    7.648320 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.225411    0.145512    7.793832 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.225411    0.000083    7.793916 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.379352    0.403226    8.197142 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.379352    0.000003    8.197145 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.281327    0.373508    8.570653 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.281327    0.000204    8.570857 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.236959    0.324338    8.895195 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.236959    0.000002    8.895197 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010261    0.208731    0.291410    9.186607 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.208731    0.000013    9.186621 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022321    0.389001    0.397555    9.584175 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.389001    0.000083    9.584259 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.005561    0.674089    0.495605   10.079865 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.674089    0.000025   10.079889 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.331821    0.229804   10.309693 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.331821    0.000003   10.309695 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.309695   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000268   24.770069 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520071   clock uncertainty
                                  0.000000   24.520071   clock reconvergence pessimism
                                 -0.289141   24.230928   library setup time
                                             24.230928   data required time
---------------------------------------------------------------------------------------------
                                             24.230928   data required time
                                            -10.309695   data arrival time
---------------------------------------------------------------------------------------------
                                             13.921233   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000119    9.451658 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022653    0.423108    0.427727    9.879386 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.423108    0.000010    9.879395 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006149    0.353406    0.212586   10.091981 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.353406    0.000024   10.092005 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002800    0.281508    0.246353   10.338358 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.281508    0.000004   10.338362 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.338362   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000190   24.771061 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521061   clock uncertainty
                                  0.000000   24.521061   clock reconvergence pessimism
                                 -0.227376   24.293686   library setup time
                                             24.293686   data required time
---------------------------------------------------------------------------------------------
                                             24.293686   data required time
                                            -10.338362   data arrival time
---------------------------------------------------------------------------------------------
                                             13.955324   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000136    9.062467 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023736    0.432461    0.416421    9.478888 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.432461    0.000024    9.478911 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024706    0.448293    0.437315    9.916226 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.448293    0.000024    9.916250 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005223    0.190469    0.126799   10.043050 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.190469    0.000012   10.043061 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003139    0.386776    0.249361   10.292422 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.386776    0.000008   10.292430 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.292430   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000073   24.769667 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519667   clock uncertainty
                                  0.000000   24.519667   clock reconvergence pessimism
                                 -0.236683   24.282984   library setup time
                                             24.282984   data required time
---------------------------------------------------------------------------------------------
                                             24.282984   data required time
                                            -10.292430   data arrival time
---------------------------------------------------------------------------------------------
                                             13.990553   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.162928    0.750638    1.521902 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.162928    0.000045    1.521947 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.243968    0.286950    1.808897 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.243968    0.000069    1.808965 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.205358    0.275129    2.084095 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.205358    0.000023    2.084118 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.206292    0.272001    2.356119 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.206292    0.000004    2.356123 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.370134    0.362815    2.718937 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.370134    0.000049    2.718987 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.200723    0.292352    3.011339 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.200723    0.000031    3.011370 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.360774    0.356485    3.367855 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.360774    0.000011    3.367865 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.158387    0.129841    3.497706 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.158387    0.000010    3.497716 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.302725    0.404871    3.902588 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.302725    0.000254    3.902842 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.280410    0.435745    4.338587 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.280410    0.000169    4.338756 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.242260    0.373392    4.712147 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.242260    0.000007    4.712154 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.284990    0.220303    4.932458 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.284990    0.000006    4.932464 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.390323    0.381183    5.313646 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.390323    0.000088    5.313735 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.397849    0.396271    5.710006 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.397849    0.000107    5.710114 ^ _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.438195    0.199838    5.909952 v _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.438195    0.000391    5.910343 v _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.723141    0.482690    6.393033 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.723141    0.000179    6.393211 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.396959    0.232442    6.625653 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.396959    0.000492    6.626145 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.017904    0.746473    0.511456    7.137602 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.746473    0.000118    7.137720 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.018938    0.401643    0.589159    7.726879 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.401643    0.000068    7.726947 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.013230    0.329573    0.172855    7.899802 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.329573    0.000107    7.899909 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.015339    0.268003    0.530329    8.430237 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.268003    0.000048    8.430285 v _1988_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     2    0.015181    0.440804    0.328034    8.758319 ^ _1988_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _0335_ (net)
                      0.440804    0.000104    8.758423 ^ _1996_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.010305    0.298324    0.204632    8.963055 v _1996_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0342_ (net)
                      0.298324    0.000077    8.963132 v _1997_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015351    0.334291    0.569768    9.532900 v _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.334291    0.000028    9.532928 v _1998_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006162    0.248331    0.510675   10.043603 v _1998_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0344_ (net)
                      0.248331    0.000027   10.043630 v _2001_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002854    0.377794    0.228205   10.271834 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.377794    0.000004   10.271839 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.271839   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000364   24.774519 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524521   clock uncertainty
                                  0.000000   24.524521   clock reconvergence pessimism
                                 -0.234965   24.289555   library setup time
                                             24.289555   data required time
---------------------------------------------------------------------------------------------
                                             24.289555   data required time
                                            -10.271839   data arrival time
---------------------------------------------------------------------------------------------
                                             14.017715   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000119    9.451658 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022653    0.423108    0.427727    9.879386 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.423108    0.000077    9.879463 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005053    0.446774    0.140409   10.019873 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.446774    0.000008   10.019880 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003140    0.213150    0.218801   10.238681 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.213150    0.000008   10.238689 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.238689   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000027   24.770897 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520899   clock uncertainty
                                  0.000000   24.520899   clock reconvergence pessimism
                                 -0.220023   24.300875   library setup time
                                             24.300875   data required time
---------------------------------------------------------------------------------------------
                                             24.300875   data required time
                                            -10.238689   data arrival time
---------------------------------------------------------------------------------------------
                                             14.062185   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000136    9.062467 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023736    0.432461    0.416421    9.478888 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.432461    0.000020    9.478908 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022871    0.419190    0.420413    9.899321 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.419190    0.000101    9.899422 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005643    0.344603    0.147058   10.046480 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.344603    0.000020   10.046501 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003531    0.198915    0.198137   10.244637 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.198915    0.000012   10.244649 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.244649   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000124   24.778271 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528271   clock uncertainty
                                  0.000000   24.528271   clock reconvergence pessimism
                                 -0.216644   24.311626   library setup time
                                             24.311626   data required time
---------------------------------------------------------------------------------------------
                                             24.311626   data required time
                                            -10.244649   data arrival time
---------------------------------------------------------------------------------------------
                                             14.066978   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000136    9.062467 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023736    0.432461    0.416421    9.478888 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.432461    0.000024    9.478911 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024706    0.448293    0.437315    9.916226 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.448293    0.000229    9.916455 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004470    0.180651    0.118242   10.034698 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.180651    0.000004   10.034701 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003123    0.246645    0.173702   10.208404 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.246645    0.000007   10.208410 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.208410   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002117   24.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294479   24.767708 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000231   24.767939 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.517941   clock uncertainty
                                  0.000000   24.517941   clock reconvergence pessimism
                                 -0.224536   24.293404   library setup time
                                             24.293404   data required time
---------------------------------------------------------------------------------------------
                                             24.293404   data required time
                                            -10.208410   data arrival time
---------------------------------------------------------------------------------------------
                                             14.084993   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000136    9.062467 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023736    0.432461    0.416421    9.478888 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.432461    0.000020    9.478908 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022871    0.419190    0.420413    9.899321 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.419190    0.000174    9.899495 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004716    0.181220    0.120800   10.020295 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.181220    0.000008   10.020303 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003414    0.249951    0.177276   10.197579 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.249951    0.000009   10.197588 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.197588   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000256   24.778402 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528402   clock uncertainty
                                  0.000000   24.528402   clock reconvergence pessimism
                                 -0.222241   24.306162   library setup time
                                             24.306162   data required time
---------------------------------------------------------------------------------------------
                                             24.306162   data required time
                                            -10.197588   data arrival time
---------------------------------------------------------------------------------------------
                                             14.108573   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000119    9.451658 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022653    0.423108    0.427727    9.879386 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.423108    0.000114    9.879499 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004470    0.182192    0.118086    9.997585 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.182192    0.000004    9.997589 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003386    0.251065    0.177242   10.174831 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.251065    0.000011   10.174842 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.174842   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000080   24.770950 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520952   clock uncertainty
                                  0.000000   24.520952   clock reconvergence pessimism
                                 -0.224150   24.296803   library setup time
                                             24.296803   data required time
---------------------------------------------------------------------------------------------
                                             24.296803   data required time
                                            -10.174842   data arrival time
---------------------------------------------------------------------------------------------
                                             14.121960   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000243    9.451783 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023563    0.430207    0.427244    9.879026 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.430207    0.000072    9.879099 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004928    0.182917    0.123265   10.002363 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.182917    0.000013   10.002377 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002983    0.240112    0.172732   10.175109 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.240112    0.000005   10.175115 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.175115   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000258   24.771128 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521130   clock uncertainty
                                  0.000000   24.521130   clock reconvergence pessimism
                                 -0.222958   24.298172   library setup time
                                             24.298172   data required time
---------------------------------------------------------------------------------------------
                                             24.298172   data required time
                                            -10.175115   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123057   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000122    9.232483 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024961    0.452810    0.449155    9.681638 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.452810    0.000205    9.681843 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004975    0.311722    0.202058    9.883901 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.311722    0.000004    9.883905 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002804    0.462648    0.257320   10.141226 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.462648    0.000004   10.141231 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.141231   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000213   24.773470 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523470   clock uncertainty
                                  0.000000   24.523470   clock reconvergence pessimism
                                 -0.240873   24.282598   library setup time
                                             24.282598   data required time
---------------------------------------------------------------------------------------------
                                             24.282598   data required time
                                            -10.141231   data arrival time
---------------------------------------------------------------------------------------------
                                             14.141368   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000002    9.037306 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010261    0.221006    0.285602    9.322907 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.221006    0.000013    9.322921 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022321    0.416884    0.391622    9.714542 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.416884    0.000054    9.714597 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005495    0.188729    0.129434    9.844030 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.188729    0.000016    9.844047 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003163    0.384354    0.268479   10.112525 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.384354    0.000007   10.112533 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.112533   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000307   24.771177 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521179   clock uncertainty
                                  0.000000   24.521179   clock reconvergence pessimism
                                 -0.236152   24.285027   library setup time
                                             24.285027   data required time
---------------------------------------------------------------------------------------------
                                             24.285027   data required time
                                            -10.112533   data arrival time
---------------------------------------------------------------------------------------------
                                             14.172494   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000136    9.062467 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023736    0.432461    0.416421    9.478888 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.432461    0.000024    9.478911 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024706    0.448293    0.437315    9.916226 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.448293    0.000107    9.916333 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003330    0.324090    0.136573   10.052906 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.324090    0.000009   10.052916 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.052916   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000082   24.772306 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522306   clock uncertainty
                                  0.000000   24.522306   clock reconvergence pessimism
                                 -0.285892   24.236414   library setup time
                                             24.236414   data required time
---------------------------------------------------------------------------------------------
                                             24.236414   data required time
                                            -10.052916   data arrival time
---------------------------------------------------------------------------------------------
                                             14.183499   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000122    9.232483 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024961    0.452810    0.449155    9.681638 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.452810    0.000095    9.681733 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005798    0.212014    0.133404    9.815138 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.212014    0.000023    9.815161 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002823    0.378468    0.252121   10.067282 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.378468    0.000004   10.067286 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.067286   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000366   24.771236 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521236   clock uncertainty
                                  0.000000   24.521236   clock reconvergence pessimism
                                 -0.235764   24.285475   library setup time
                                             24.285475   data required time
---------------------------------------------------------------------------------------------
                                             24.285475   data required time
                                            -10.067286   data arrival time
---------------------------------------------------------------------------------------------
                                             14.218188   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000124    5.572822 v _1822_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014773    0.320381    0.550573    6.123395 v _1822_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0188_ (net)
                      0.320381    0.000030    6.123425 v _2098_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     2    0.013275    0.357846    1.165687    7.289112 v _2098_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0426_ (net)
                      0.357846    0.000069    7.289181 v _2105_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.010112    0.199844    0.464637    7.753818 v _2105_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _0432_ (net)
                      0.199844    0.000020    7.753838 v _2106_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.026586    0.325353    0.251767    8.005605 ^ _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.325353    0.000231    8.005836 ^ _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008887    0.225326    0.175423    8.181258 v _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.225326    0.000032    8.181291 v _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.015534    0.217827    0.376168    8.557458 v _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.217827    0.000043    8.557501 v _2124_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013960    0.619728    0.366778    8.924278 ^ _2124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0449_ (net)
                      0.619728    0.000068    8.924346 ^ _2128_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.007861    0.380120    0.223053    9.147399 v _2128_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0452_ (net)
                      0.380120    0.000012    9.147410 v _2129_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006128    0.269014    0.508517    9.655927 v _2129_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0453_ (net)
                      0.269014    0.000028    9.655955 v _2130_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004925    0.412656    0.309978    9.965933 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.412656    0.000007    9.965940 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002909    0.154634    0.100736   10.066677 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.154634    0.000005   10.066682 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.066682   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000274   24.771145 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521145   clock uncertainty
                                  0.000000   24.521145   clock reconvergence pessimism
                                 -0.231800   24.289345   library setup time
                                             24.289345   data required time
---------------------------------------------------------------------------------------------
                                             24.289345   data required time
                                            -10.066682   data arrival time
---------------------------------------------------------------------------------------------
                                             14.222663   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000002    9.037306 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010261    0.221006    0.285602    9.322907 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.221006    0.000038    9.322946 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017308    0.334723    0.345138    9.668083 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.334723    0.000044    9.668128 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006195    0.182980    0.135572    9.803700 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.182980    0.000028    9.803729 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003052    0.384561    0.246086   10.049814 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.384561    0.000007   10.049822 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.049822   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000124   24.769926 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519926   clock uncertainty
                                  0.000000   24.519926   clock reconvergence pessimism
                                 -0.236463   24.283463   library setup time
                                             24.283463   data required time
---------------------------------------------------------------------------------------------
                                             24.283463   data required time
                                            -10.049822   data arrival time
---------------------------------------------------------------------------------------------
                                             14.233642   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000122    9.232483 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024961    0.452810    0.449155    9.681638 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.452810    0.000252    9.681890 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005231    0.467850    0.142697    9.824587 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.467850    0.000012    9.824598 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003283    0.219374    0.225633   10.050231 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.219374    0.000009   10.050240 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                             10.050240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000114   24.774956 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.524958   clock uncertainty
                                  0.000000   24.524958   clock reconvergence pessimism
                                 -0.237301   24.287655   library setup time
                                             24.287655   data required time
---------------------------------------------------------------------------------------------
                                             24.287655   data required time
                                            -10.050240   data arrival time
---------------------------------------------------------------------------------------------
                                             14.237415   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000002    9.037306 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010261    0.221006    0.285602    9.322907 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.221006    0.000038    9.322946 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017308    0.334723    0.345138    9.668083 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.334723    0.000012    9.668096 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005037    0.220856    0.123463    9.791559 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.220856    0.000007    9.791566 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.378647    0.254276   10.045842 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.378647    0.000004   10.045845 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.045845   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000234   24.770035 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520037   clock uncertainty
                                  0.000000   24.520037   clock reconvergence pessimism
                                 -0.236072   24.283964   library setup time
                                             24.283964   data required time
---------------------------------------------------------------------------------------------
                                             24.283964   data required time
                                            -10.045845   data arrival time
---------------------------------------------------------------------------------------------
                                             14.238118   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000122    9.232483 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024961    0.452810    0.449155    9.681638 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.452810    0.000034    9.681672 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004979    0.199898    0.124076    9.805748 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.199898    0.000012    9.805760 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003241    0.241697    0.180797    9.986557 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.241697    0.000008    9.986565 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.986565   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000361   24.770163 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520163   clock uncertainty
                                  0.000000   24.520163   clock reconvergence pessimism
                                 -0.223340   24.296824   library setup time
                                             24.296824   data required time
---------------------------------------------------------------------------------------------
                                             24.296824   data required time
                                             -9.986565   data arrival time
---------------------------------------------------------------------------------------------
                                             14.310258   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000002    9.037306 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010261    0.221006    0.285602    9.322907 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.221006    0.000038    9.322946 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017308    0.334723    0.345138    9.668083 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.334723    0.000036    9.668120 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005233    0.204891    0.125518    9.793638 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.204891    0.000018    9.793656 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003284    0.248597    0.182791    9.976446 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.248597    0.000008    9.976455 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.976455   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000091   24.769892 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519892   clock uncertainty
                                  0.000000   24.519892   clock reconvergence pessimism
                                 -0.224090   24.295801   library setup time
                                             24.295801   data required time
---------------------------------------------------------------------------------------------
                                             24.295801   data required time
                                             -9.976455   data arrival time
---------------------------------------------------------------------------------------------
                                             14.319347   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000264    8.741835 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009255    0.205632    0.290957    9.032792 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.205632    0.000027    9.032818 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024241    0.440329    0.408441    9.441259 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.440329    0.000145    9.441404 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006548    0.332775    0.217380    9.658784 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.332775    0.000033    9.658817 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003519    0.498531    0.271035    9.929852 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.498531    0.000011    9.929863 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.929863   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000103   24.770416 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520416   clock uncertainty
                                  0.000000   24.520416   clock reconvergence pessimism
                                 -0.244074   24.276344   library setup time
                                             24.276344   data required time
---------------------------------------------------------------------------------------------
                                             24.276344   data required time
                                             -9.929863   data arrival time
---------------------------------------------------------------------------------------------
                                             14.346481   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000025    9.451564 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005414    0.310396    0.229862    9.681427 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.310396    0.000012    9.681438 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003360    0.281695    0.239301    9.920739 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.281695    0.000009    9.920748 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.920748   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000027   24.769621 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519621   clock uncertainty
                                  0.000000   24.519621   clock reconvergence pessimism
                                 -0.227763   24.291859   library setup time
                                             24.291859   data required time
---------------------------------------------------------------------------------------------
                                             24.291859   data required time
                                             -9.920748   data arrival time
---------------------------------------------------------------------------------------------
                                             14.371110   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000036    4.314415 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005257    0.235421    0.171237    4.485652 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.235421    0.000028    4.485681 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013394    0.247104    0.320420    4.806100 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.247104    0.000015    4.806115 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019153    0.340600    0.377338    5.183453 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.340600    0.000006    5.183459 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027273    0.309154    0.467574    5.651033 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.309154    0.000167    5.651201 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016031    0.342831    0.578317    6.229517 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.342831    0.000021    6.229539 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.017212    0.426953    0.923413    7.152951 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.426953    0.000110    7.153061 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.018755    0.762625    0.532422    7.685483 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      0.762625    0.000063    7.685547 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.009370    0.234285    0.411771    8.097318 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.234285    0.000012    8.097329 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.014557    0.372936    0.285711    8.383040 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.372936    0.000056    8.383097 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010584    0.464186    0.365981    8.749077 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.464186    0.000037    8.749115 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011202    0.324106    0.189258    8.938372 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.324106    0.000030    8.938402 v _2099_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008184    0.263282    0.242713    9.181116 ^ _2099_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0427_ (net)
                      0.263282    0.000020    9.181135 ^ _2100_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005238    0.361172    0.358432    9.539567 ^ _2100_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0428_ (net)
                      0.361172    0.000009    9.539576 ^ _2101_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005446    0.289422    0.221164    9.760740 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.289422    0.000015    9.760756 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002803    0.177582    0.174884    9.935639 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.177582    0.000004    9.935644 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.935644   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000108   24.774950 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524952   clock uncertainty
                                  0.000000   24.524952   clock reconvergence pessimism
                                 -0.215173   24.309778   library setup time
                                             24.309778   data required time
---------------------------------------------------------------------------------------------
                                             24.309778   data required time
                                             -9.935644   data arrival time
---------------------------------------------------------------------------------------------
                                             14.374134   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000096    9.062427 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022363    0.423905    0.403803    9.466229 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.423905    0.000120    9.466350 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005328    0.186566    0.127676    9.594026 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.186566    0.000012    9.594038 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003418    0.389598    0.270850    9.864888 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.389598    0.000010    9.864898 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.864898   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000128   24.769722 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519722   clock uncertainty
                                  0.000000   24.519722   clock reconvergence pessimism
                                 -0.236869   24.282852   library setup time
                                             24.282852   data required time
---------------------------------------------------------------------------------------------
                                             24.282852   data required time
                                             -9.864898   data arrival time
---------------------------------------------------------------------------------------------
                                             14.417954   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000204    8.721041 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012639    0.252545    0.316263    9.037304 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.252545    0.000125    9.037429 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024136    0.438739    0.414111    9.451539 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.438739    0.000231    9.451770 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004907    0.200288    0.123114    9.574884 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.200288    0.000004    9.574888 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003201    0.385427    0.272486    9.847374 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.385427    0.000008    9.847382 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.847382   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000217   24.772440 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522442   clock uncertainty
                                  0.000000   24.522442   clock reconvergence pessimism
                                 -0.235990   24.286453   library setup time
                                             24.286453   data required time
---------------------------------------------------------------------------------------------
                                             24.286453   data required time
                                             -9.847382   data arrival time
---------------------------------------------------------------------------------------------
                                             14.439071   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000096    9.062427 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022363    0.423905    0.403803    9.466229 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.423905    0.000065    9.466294 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005156    0.184494    0.125749    9.592044 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.184494    0.000012    9.592055 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003071    0.385617    0.246755    9.838810 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.385617    0.000006    9.838817 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.838817   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000075   24.769669 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519669   clock uncertainty
                                  0.000000   24.519669   clock reconvergence pessimism
                                 -0.236606   24.283064   library setup time
                                             24.283064   data required time
---------------------------------------------------------------------------------------------
                                             24.283064   data required time
                                             -9.838817   data arrival time
---------------------------------------------------------------------------------------------
                                             14.444247   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000264    8.741835 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009255    0.205632    0.290957    9.032792 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.205632    0.000027    9.032818 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024241    0.440329    0.408441    9.441259 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.440329    0.000183    9.441442 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005824    0.215064    0.133487    9.574929 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.215064    0.000023    9.574953 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002866    0.381205    0.253549    9.828502 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.381205    0.000004    9.828506 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.828506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000119   24.770432 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520433   clock uncertainty
                                  0.000000   24.520433   clock reconvergence pessimism
                                 -0.236318   24.284115   library setup time
                                             24.284115   data required time
---------------------------------------------------------------------------------------------
                                             24.284115   data required time
                                             -9.828506   data arrival time
---------------------------------------------------------------------------------------------
                                             14.455608   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318788    0.000431    5.360617 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.222236    0.376164    5.736781 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.222257    0.001254    5.738035 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.161647    0.139741    5.877776 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.161647    0.000029    5.877805 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.362644    0.357228    6.235034 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.362644    0.000472    6.235506 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.352856    0.385010    6.620516 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.352856    0.000010    6.620526 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.253189    0.324470    6.944995 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.253189    0.000034    6.945030 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.411978    0.398564    7.343594 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.411978    0.000226    7.343820 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.213167    0.304487    7.648307 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213167    0.000013    7.648320 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.225411    0.145512    7.793832 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.225411    0.000083    7.793916 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.379352    0.403226    8.197142 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.379352    0.000256    8.197397 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.312788    0.394385    8.591783 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.312788    0.000012    8.591795 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.343503    0.482763    9.074558 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.343503    0.000139    9.074697 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.007100    0.730880    0.540528    9.615226 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.730880    0.000051    9.615276 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002705    0.209506    0.137455    9.752731 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.209506    0.000004    9.752735 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.752735   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000114   24.771296 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521296   clock uncertainty
                                  0.000000   24.521296   clock reconvergence pessimism
                                 -0.249529   24.271767   library setup time
                                             24.271767   data required time
---------------------------------------------------------------------------------------------
                                             24.271767   data required time
                                             -9.752735   data arrival time
---------------------------------------------------------------------------------------------
                                             14.519031   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000264    8.741835 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009255    0.205632    0.290957    9.032792 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.205632    0.000027    9.032818 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024241    0.440329    0.408441    9.441259 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.440329    0.000207    9.441466 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005556    0.298096    0.146319    9.587786 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.298096    0.000019    9.587805 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003043    0.182865    0.179984    9.767789 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.182865    0.000006    9.767795 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.767795   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139   24.770451 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520452   clock uncertainty
                                  0.000000   24.520452   clock reconvergence pessimism
                                 -0.217020   24.303431   library setup time
                                             24.303431   data required time
---------------------------------------------------------------------------------------------
                                             24.303431   data required time
                                             -9.767795   data arrival time
---------------------------------------------------------------------------------------------
                                             14.535636   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000096    9.062427 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022363    0.423905    0.403803    9.466229 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.423905    0.000056    9.466286 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005196    0.184937    0.126201    9.592487 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.184937    0.000016    9.592503 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002860    0.240696    0.171891    9.764394 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.240696    0.000004    9.764399 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.764399   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000318   24.774473 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524473   clock uncertainty
                                  0.000000   24.524473   clock reconvergence pessimism
                                 -0.222169   24.302305   library setup time
                                             24.302305   data required time
---------------------------------------------------------------------------------------------
                                             24.302305   data required time
                                             -9.764399   data arrival time
---------------------------------------------------------------------------------------------
                                             14.537907   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000003    8.361551 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.015675    0.300507    0.359285    8.720837 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.300507    0.000018    8.720855 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015372    0.294962    0.341476    9.062330 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.294962    0.000096    9.062427 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022363    0.423905    0.403803    9.466229 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.423905    0.000148    9.466378 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005138    0.201501    0.125550    9.591928 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.201501    0.000005    9.591934 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003041    0.207953    0.130778    9.722712 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.207953    0.000006    9.722718 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.722718   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000171   24.769764 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519764   clock uncertainty
                                  0.000000   24.519764   clock reconvergence pessimism
                                 -0.219745   24.300020   library setup time
                                             24.300020   data required time
---------------------------------------------------------------------------------------------
                                             24.300020   data required time
                                             -9.722718   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577302   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000179    9.232540 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005605    0.217448    0.132990    9.365530 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.217448    0.000020    9.365549 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002856    0.383012    0.254145    9.619695 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.383012    0.000004    9.619699 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.619699   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000227   24.773483 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523485   clock uncertainty
                                  0.000000   24.523485   clock reconvergence pessimism
                                 -0.235645   24.287840   library setup time
                                             24.287840   data required time
---------------------------------------------------------------------------------------------
                                             24.287840   data required time
                                             -9.619699   data arrival time
---------------------------------------------------------------------------------------------
                                             14.668141   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000256    8.361805 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017903    0.334848    0.379766    8.741570 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.334848    0.000012    8.741583 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031210    0.569796    0.490778    9.232361 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.569796    0.000090    9.232450 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004887    0.399085    0.139463    9.371913 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.399085    0.000006    9.371920 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003804    0.213607    0.214698    9.586617 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.213607    0.000016    9.586633 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.586633   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000446   24.775288 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.525290   clock uncertainty
                                  0.000000   24.525290   clock reconvergence pessimism
                                 -0.219110   24.306179   library setup time
                                             24.306179   data required time
---------------------------------------------------------------------------------------------
                                             24.306179   data required time
                                             -9.586633   data arrival time
---------------------------------------------------------------------------------------------
                                             14.719546   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187867 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008390    0.208166    0.362260    7.550127 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.208166    0.000091    7.550218 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012812    0.254406    0.301116    7.851334 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.254406    0.000009    7.851343 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.022567    0.413766    0.399811    8.251154 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.413766    0.000072    8.251225 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029799    0.546710    0.483084    8.734309 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.546710    0.000140    8.734449 ^ fanout221/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025101    0.469735    0.448948    9.183398 ^ fanout221/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net221 (net)
                      0.469735    0.000107    9.183506 ^ _2066_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005104    0.205862    0.142278    9.325784 v _2066_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0399_ (net)
                      0.205862    0.000004    9.325788 v _2068_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003420    0.392032    0.230847    9.556636 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.392032    0.000010    9.556645 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.556645   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000171   24.770103 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520103   clock uncertainty
                                  0.000000   24.520103   clock reconvergence pessimism
                                 -0.237118   24.282988   library setup time
                                             24.282988   data required time
---------------------------------------------------------------------------------------------
                                             24.282988   data required time
                                             -9.556645   data arrival time
---------------------------------------------------------------------------------------------
                                             14.726341   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296928    0.000378    6.274739 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.312353    0.456144    6.730883 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.312353    0.000159    6.731042 v fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.366753    0.408717    7.139759 v fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.366753    0.000099    7.139858 v _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008390    0.153387    0.348360    7.488217 v _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.153387    0.000091    7.488308 v fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012812    0.237819    0.295272    7.783580 v fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.237819    0.000009    7.783589 v fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.022567    0.267382    0.405766    8.189355 v fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.267382    0.000072    8.189427 v fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029799    0.330876    0.459440    8.648867 v fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.330876    0.000140    8.649007 v fanout221/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025101    0.290029    0.451446    9.100453 v fanout221/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net221 (net)
                      0.290029    0.000112    9.100565 v _2056_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004883    0.408664    0.346692    9.447257 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.408664    0.000005    9.447262 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002869    0.153395    0.100324    9.547586 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.153395    0.000004    9.547590 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.547590   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000266   24.770199 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520201   clock uncertainty
                                  0.000000   24.520201   clock reconvergence pessimism
                                 -0.231908   24.288292   library setup time
                                             24.288292   data required time
---------------------------------------------------------------------------------------------
                                             24.288292   data required time
                                             -9.547590   data arrival time
---------------------------------------------------------------------------------------------
                                             14.740701   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187867 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008390    0.208166    0.362260    7.550127 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.208166    0.000091    7.550218 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012812    0.254406    0.301116    7.851334 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.254406    0.000009    7.851343 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.022567    0.413766    0.399811    8.251154 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.413766    0.000072    8.251225 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029799    0.546710    0.483084    8.734309 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.546710    0.000149    8.734459 ^ fanout222/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018732    0.348311    0.405147    9.139606 ^ fanout222/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net222 (net)
                      0.348311    0.000022    9.139628 ^ _2095_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006347    0.197815    0.150423    9.290051 v _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.197815    0.000029    9.290080 v _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003252    0.388680    0.226631    9.516711 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.388680    0.000008    9.516719 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.516719   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000012   24.773268 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523270   clock uncertainty
                                  0.000000   24.523270   clock reconvergence pessimism
                                 -0.236017   24.287252   library setup time
                                             24.287252   data required time
---------------------------------------------------------------------------------------------
                                             24.287252   data required time
                                             -9.516719   data arrival time
---------------------------------------------------------------------------------------------
                                             14.770533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187867 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008390    0.208166    0.362260    7.550127 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.208166    0.000091    7.550218 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012812    0.254406    0.301116    7.851334 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.254406    0.000009    7.851343 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.022567    0.413766    0.399811    8.251154 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.413766    0.000072    8.251225 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029799    0.546710    0.483084    8.734309 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.546710    0.000140    8.734449 ^ fanout221/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025101    0.469735    0.448948    9.183398 ^ fanout221/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net221 (net)
                      0.469735    0.000073    9.183471 ^ _1816_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005601    0.257571    0.148670    9.332142 v _1816_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0183_ (net)
                      0.257571    0.000024    9.332166 v _1819_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003761    0.257953    0.178471    9.510637 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.257953    0.000012    9.510650 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.510650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000282   24.775126 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.525126   clock uncertainty
                                  0.000000   24.525126   clock reconvergence pessimism
                                 -0.223956   24.301170   library setup time
                                             24.301170   data required time
---------------------------------------------------------------------------------------------
                                             24.301170   data required time
                                             -9.510650   data arrival time
---------------------------------------------------------------------------------------------
                                             14.790521   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187867 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.008390    0.208166    0.362260    7.550127 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.208166    0.000091    7.550218 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012812    0.254406    0.301116    7.851334 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.254406    0.000009    7.851343 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.022567    0.413766    0.399811    8.251154 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.413766    0.000072    8.251225 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029799    0.546710    0.483084    8.734309 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.546710    0.000140    8.734449 ^ fanout221/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025101    0.469735    0.448948    9.183398 ^ fanout221/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net221 (net)
                      0.469735    0.000032    9.183431 ^ _1804_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005324    0.308207    0.128222    9.311652 v _1804_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0172_ (net)
                      0.308207    0.000017    9.311669 v _1808_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002766    0.240703    0.179501    9.491170 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.240703    0.000004    9.491174 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.491174   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000222   24.775064 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.525064   clock uncertainty
                                  0.000000   24.525064   clock reconvergence pessimism
                                 -0.222071   24.302994   library setup time
                                             24.302994   data required time
---------------------------------------------------------------------------------------------
                                             24.302994   data required time
                                             -9.491174   data arrival time
---------------------------------------------------------------------------------------------
                                             14.811821   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000344    8.361893 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029361    0.522090    0.478512    8.840405 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.522090    0.000160    8.840565 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005954    0.218357    0.136430    8.976995 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.218357    0.000025    8.977020 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003246    0.388007    0.259000    9.236020 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.388007    0.000008    9.236029 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.236029   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000083   24.773224 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523226   clock uncertainty
                                  0.000000   24.523226   clock reconvergence pessimism
                                 -0.236109   24.287117   library setup time
                                             24.287117   data required time
---------------------------------------------------------------------------------------------
                                             24.287117   data required time
                                             -9.236029   data arrival time
---------------------------------------------------------------------------------------------
                                             15.051089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000344    8.361893 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029361    0.522090    0.478512    8.840405 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.522090    0.000095    8.840500 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003676    0.119149    0.401825    9.242326 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.119149    0.000013    9.242339 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.242339   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000092   24.773422 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523422   clock uncertainty
                                  0.000000   24.523422   clock reconvergence pessimism
                                 -0.223628   24.299795   library setup time
                                             24.299795   data required time
---------------------------------------------------------------------------------------------
                                             24.299795   data required time
                                             -9.242339   data arrival time
---------------------------------------------------------------------------------------------
                                             15.057456   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000344    8.361893 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029361    0.522090    0.478512    8.840405 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.522090    0.000055    8.840460 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004863    0.201638    0.123396    8.963857 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.201638    0.000004    8.963861 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003418    0.390686    0.255995    9.219856 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.390686    0.000010    9.219866 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.219866   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000037   24.773178 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523178   clock uncertainty
                                  0.000000   24.523178   clock reconvergence pessimism
                                 -0.236285   24.286896   library setup time
                                             24.286896   data required time
---------------------------------------------------------------------------------------------
                                             24.286896   data required time
                                             -9.219866   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067029   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000013    7.700446 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007633    0.351225    0.245692    7.946138 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.351225    0.000083    7.946222 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022520    0.407238    0.415327    8.361549 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.407238    0.000344    8.361893 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029361    0.522090    0.478512    8.840405 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.522090    0.000221    8.840627 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004529    0.195185    0.119403    8.960030 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.195185    0.000004    8.960033 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002896    0.230634    0.193473    9.153505 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.230634    0.000004    9.153510 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.153510   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000144   24.773285 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523285   clock uncertainty
                                  0.000000   24.523285   clock reconvergence pessimism
                                 -0.221549   24.301737   library setup time
                                             24.301737   data required time
---------------------------------------------------------------------------------------------
                                             24.301737   data required time
                                             -9.153510   data arrival time
---------------------------------------------------------------------------------------------
                                             15.148226   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000227    0.774382 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004691    0.146832    0.738937    1.513319 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.146832    0.000016    1.513335 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012395    0.247341    0.286115    1.799450 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.247341    0.000026    1.799476 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016509    0.312241    0.342413    2.141889 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.312241    0.000145    2.142034 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018989    0.351146    0.376942    2.518976 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.351146    0.000201    2.519177 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009243    0.205690    0.292935    2.812112 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.205690    0.000029    2.812142 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018332    0.351211    0.351883    3.164025 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.351211    0.000075    3.164099 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073565    0.336407    0.455716    3.619815 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.336407    0.000142    3.619957 ^ pll_out (out)
                                              3.619957   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.619957   data arrival time
---------------------------------------------------------------------------------------------
                                             15.330042   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000127    6.609165 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020302    0.346372    0.386887    6.996052 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.346372    0.000155    6.996207 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025971    0.297887    0.461396    7.457603 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.297887    0.000155    7.457758 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023923    0.413912    0.433710    7.891468 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.413912    0.000089    7.891557 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022966    0.273235    0.463622    8.355179 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.273235    0.000123    8.355303 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.218421    0.187241    8.542543 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.218421    0.000004    8.542548 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.542548   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000355   24.770157 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520157   clock uncertainty
                                  0.000000   24.520157   clock reconvergence pessimism
                                 -0.220808   24.299349   library setup time
                                             24.299349   data required time
---------------------------------------------------------------------------------------------
                                             24.299349   data required time
                                             -8.542548   data arrival time
---------------------------------------------------------------------------------------------
                                             15.756801   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000127    6.609165 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020302    0.346372    0.386887    6.996052 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.346372    0.000155    6.996207 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025971    0.297887    0.461396    7.457603 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.297887    0.000155    7.457758 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023923    0.413912    0.433710    7.891468 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.413912    0.000145    7.891613 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010158    0.210947    0.328178    8.219791 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.210947    0.000004    8.219795 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.224215    0.169086    8.388881 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.224215    0.000004    8.388885 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.388885   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000011   24.770882 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520882   clock uncertainty
                                  0.000000   24.520882   clock reconvergence pessimism
                                 -0.221137   24.299746   library setup time
                                             24.299746   data required time
---------------------------------------------------------------------------------------------
                                             24.299746   data required time
                                             -8.388885   data arrival time
---------------------------------------------------------------------------------------------
                                             15.910861   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328946    0.000334    6.667000 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020314    0.346811    0.407501    7.074501 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.346811    0.000233    7.074733 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023990    0.280687    0.449511    7.524245 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.280687    0.000021    7.524266 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026410    0.301113    0.443014    7.967279 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.301114    0.000320    7.967599 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011319    0.299112    0.246053    8.213653 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.299112    0.000053    8.213705 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003106    0.144695    0.109226    8.322932 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.144695    0.000007    8.322939 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.322939   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000217   24.770149 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520149   clock uncertainty
                                  0.000000   24.520149   clock reconvergence pessimism
                                 -0.229120   24.291031   library setup time
                                             24.291031   data required time
---------------------------------------------------------------------------------------------
                                             24.291031   data required time
                                             -8.322939   data arrival time
---------------------------------------------------------------------------------------------
                                             15.968091   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328946    0.000334    6.667000 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020314    0.346811    0.407501    7.074501 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.346811    0.000233    7.074733 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023990    0.280687    0.449511    7.524245 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.280687    0.000021    7.524266 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026410    0.301113    0.443014    7.967279 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.301115    0.000374    7.967653 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010892    0.291670    0.241767    8.209420 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.291670    0.000035    8.209455 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003065    0.142636    0.108117    8.317572 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.142636    0.000006    8.317578 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.317578   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000275   24.770208 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520208   clock uncertainty
                                  0.000000   24.520208   clock reconvergence pessimism
                                 -0.228642   24.291567   library setup time
                                             24.291567   data required time
---------------------------------------------------------------------------------------------
                                             24.291567   data required time
                                             -8.317578   data arrival time
---------------------------------------------------------------------------------------------
                                             15.973989   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000155    7.002587 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021719    0.379847    0.398897    7.401484 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.379847    0.000109    7.401594 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012158    0.232044    0.340626    7.742219 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.232044    0.000020    7.742240 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004787    0.342930    0.280837    8.023077 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.342930    0.000004    8.023081 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002816    0.262691    0.235193    8.258274 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.262691    0.000004    8.258279 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.258279   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000018   24.773346 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523348   clock uncertainty
                                  0.000000   24.523348   clock reconvergence pessimism
                                 -0.266081   24.257267   library setup time
                                             24.257267   data required time
---------------------------------------------------------------------------------------------
                                             24.257267   data required time
                                             -8.258279   data arrival time
---------------------------------------------------------------------------------------------
                                             15.998989   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000155    7.002587 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021719    0.379847    0.398897    7.401484 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.379847    0.000123    7.401608 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023992    0.281338    0.459471    7.861078 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.281338    0.000240    7.861318 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010066    0.276641    0.227611    8.088929 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.276641    0.000016    8.088944 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002971    0.198335    0.160258    8.249204 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.198335    0.000005    8.249208 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.249208   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000124   24.773266 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523266   clock uncertainty
                                  0.000000   24.523266   clock reconvergence pessimism
                                 -0.245505   24.277761   library setup time
                                             24.277761   data required time
---------------------------------------------------------------------------------------------
                                             24.277761   data required time
                                             -8.249208   data arrival time
---------------------------------------------------------------------------------------------
                                             16.028551   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266406    0.000329    7.407786 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023795    0.287537    0.422650    7.830436 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.287537    0.000093    7.830529 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005593    0.205865    0.181646    8.012176 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.205865    0.000016    8.012191 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008107    0.291450    0.203149    8.215341 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.291450    0.000011    8.215351 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.215351   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000039   24.771221 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521221   clock uncertainty
                                  0.000000   24.521221   clock reconvergence pessimism
                                 -0.275802   24.245419   library setup time
                                             24.245419   data required time
---------------------------------------------------------------------------------------------
                                             24.245419   data required time
                                             -8.215351   data arrival time
---------------------------------------------------------------------------------------------
                                             16.030067   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000155    7.002587 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021719    0.379847    0.398897    7.401484 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.379847    0.000123    7.401608 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023992    0.281338    0.459471    7.861078 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.281338    0.000167    7.861245 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010203    0.280904    0.228988    8.090234 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.280904    0.000019    8.090252 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002826    0.137321    0.104574    8.194826 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.137321    0.000004    8.194831 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.194831   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000028   24.773169 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523170   clock uncertainty
                                  0.000000   24.523170   clock reconvergence pessimism
                                 -0.226889   24.296282   library setup time
                                             24.296282   data required time
---------------------------------------------------------------------------------------------
                                             24.296282   data required time
                                             -8.194831   data arrival time
---------------------------------------------------------------------------------------------
                                             16.101450   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000021    7.700454 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008755    0.460164    0.342798    8.043252 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.460164    0.000044    8.043296 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003284    0.170285    0.130489    8.173784 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.170285    0.000010    8.173795 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.173795   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000082   24.771263 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521263   clock uncertainty
                                  0.000000   24.521263   clock reconvergence pessimism
                                 -0.236954   24.284311   library setup time
                                             24.284311   data required time
---------------------------------------------------------------------------------------------
                                             24.284311   data required time
                                             -8.173795   data arrival time
---------------------------------------------------------------------------------------------
                                             16.110516   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328946    0.000334    6.667000 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020314    0.346811    0.407501    7.074501 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.346811    0.000233    7.074733 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023990    0.280687    0.449511    7.524245 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.280687    0.000021    7.524266 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026410    0.301113    0.443014    7.967279 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.301115    0.000360    7.967639 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002675    0.218367    0.192824    8.160462 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.218367    0.000003    8.160465 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.160465   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000258   24.770189 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520191   clock uncertainty
                                  0.000000   24.520191   clock reconvergence pessimism
                                 -0.220965   24.299227   library setup time
                                             24.299227   data required time
---------------------------------------------------------------------------------------------
                                             24.299227   data required time
                                             -8.160465   data arrival time
---------------------------------------------------------------------------------------------
                                             16.138760   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000155    7.002587 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021719    0.379847    0.398897    7.401484 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.379847    0.000109    7.401594 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012158    0.232044    0.340626    7.742219 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.232044    0.000074    7.742293 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010677    0.289934    0.219184    7.961477 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.289934    0.000028    7.961504 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003231    0.186740    0.163736    8.125240 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.186740    0.000008    8.125248 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.125248   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000037   24.773178 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523178   clock uncertainty
                                  0.000000   24.523178   clock reconvergence pessimism
                                 -0.241786   24.281393   library setup time
                                             24.281393   data required time
---------------------------------------------------------------------------------------------
                                             24.281393   data required time
                                             -8.125248   data arrival time
---------------------------------------------------------------------------------------------
                                             16.156145   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266406    0.000329    7.407786 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023795    0.287537    0.422650    7.830436 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.287537    0.000048    7.830484 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003513    0.381634    0.259095    8.089579 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.381634    0.000011    8.089590 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.089590   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000078   24.771259 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521261   clock uncertainty
                                  0.000000   24.521261   clock reconvergence pessimism
                                 -0.236096   24.285164   library setup time
                                             24.285164   data required time
---------------------------------------------------------------------------------------------
                                             24.285164   data required time
                                             -8.089590   data arrival time
---------------------------------------------------------------------------------------------
                                             16.195576   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266405    0.000226    7.407684 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009651    0.200166    0.292749    7.700432 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.200166    0.000021    7.700454 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008755    0.460164    0.342798    8.043252 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.460164    0.000046    8.043298 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.043298   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000108   24.771290 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521290   clock uncertainty
                                  0.000000   24.521290   clock reconvergence pessimism
                                 -0.241276   24.280016   library setup time
                                             24.280016   data required time
---------------------------------------------------------------------------------------------
                                             24.280016   data required time
                                             -8.043298   data arrival time
---------------------------------------------------------------------------------------------
                                             16.236717   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000103    6.677886 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.313187    0.477211    7.155097 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.313187    0.000029    7.155126 v fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020271    0.357848    0.403548    7.558674 v fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.357848    0.000023    7.558697 v _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004693    0.319243    0.267422    7.826118 ^ _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.319243    0.000012    7.826130 ^ _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003128    0.242434    0.194291    8.020421 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.242434    0.000007    8.020428 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.020428   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000215   24.773544 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523544   clock uncertainty
                                  0.000000   24.523544   clock reconvergence pessimism
                                 -0.259583   24.263962   library setup time
                                             24.263962   data required time
---------------------------------------------------------------------------------------------
                                             24.263962   data required time
                                             -8.020428   data arrival time
---------------------------------------------------------------------------------------------
                                             16.243534   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000125    0.769927 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004533    0.144508    0.736298    1.506226 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.144508    0.000013    1.506239 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014468    0.288182    0.305003    1.811242 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.288182    0.000026    1.811268 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023938    0.449878    0.417424    2.228692 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.449878    0.000034    2.228725 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073956    0.339057    0.474866    2.703591 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.339057    0.000244    2.703835 ^ debug_dco_word[18] (out)
                                              2.703835   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.703835   data arrival time
---------------------------------------------------------------------------------------------
                                             16.246164   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000103    6.677886 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.313187    0.477211    7.155097 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.313187    0.000029    7.155126 v fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020271    0.357848    0.403548    7.558674 v fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.357848    0.000026    7.558700 v _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004712    0.311203    0.267622    7.826322 ^ _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.311203    0.000012    7.826334 ^ _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003128    0.235427    0.192674    8.019009 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.235427    0.000007    8.019016 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.019016   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000270   24.773600 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523600   clock uncertainty
                                  0.000000   24.523600   clock reconvergence pessimism
                                 -0.257336   24.266264   library setup time
                                             24.266264   data required time
---------------------------------------------------------------------------------------------
                                             24.266264   data required time
                                             -8.019016   data arrival time
---------------------------------------------------------------------------------------------
                                             16.247250   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266406    0.000329    7.407786 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023795    0.287537    0.422650    7.830436 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.287537    0.000013    7.830450 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002912    0.228833    0.192954    8.023403 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.228833    0.000005    8.023409 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.023409   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000060   24.771242 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521242   clock uncertainty
                                  0.000000   24.521242   clock reconvergence pessimism
                                 -0.221765   24.299479   library setup time
                                             24.299479   data required time
---------------------------------------------------------------------------------------------
                                             24.299479   data required time
                                             -8.023409   data arrival time
---------------------------------------------------------------------------------------------
                                             16.276070   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309809    0.000405    7.046229 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026456    0.311907    0.452963    7.499193 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.311907    0.000032    7.499225 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003251    0.249447    0.205984    7.705208 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.249447    0.000005    7.705214 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003562    0.136843    0.281241    7.986454 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.136843    0.000011    7.986465 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.986465   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000217   24.774372 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524372   clock uncertainty
                                  0.000000   24.524372   clock reconvergence pessimism
                                 -0.210275   24.314098   library setup time
                                             24.314098   data required time
---------------------------------------------------------------------------------------------
                                             24.314098   data required time
                                             -7.986465   data arrival time
---------------------------------------------------------------------------------------------
                                             16.327633   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.227445    0.789479    1.563093 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.227445    0.000015    1.563108 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020043    0.379213    0.371628    1.934737 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.379213    0.000010    1.934746 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005916    0.155618    0.264978    2.199724 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.155618    0.000008    2.199732 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075238    0.341796    0.416396    2.616128 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.341796    0.000653    2.616781 ^ debug_dco_word[0] (out)
                                              2.616781   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.616781   data arrival time
---------------------------------------------------------------------------------------------
                                             16.333218   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000039    6.301888 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.390551    0.413064    6.714952 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.390551    0.000103    6.715055 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.511895    0.462030    7.177084 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.511895    0.000029    7.177114 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020271    0.384058    0.414944    7.592057 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.384058    0.000084    7.592141 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002839    0.127034    0.304438    7.896580 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.127034    0.000004    7.896584 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.896584   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000307   24.773636 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523638   clock uncertainty
                                  0.000000   24.523638   clock reconvergence pessimism
                                 -0.208876   24.314760   library setup time
                                             24.314760   data required time
---------------------------------------------------------------------------------------------
                                             24.314760   data required time
                                             -7.896584   data arrival time
---------------------------------------------------------------------------------------------
                                             16.418177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000039    6.301888 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.390551    0.413064    6.714952 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.390551    0.000103    6.715055 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.511895    0.462030    7.177084 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.511895    0.000029    7.177114 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020271    0.384058    0.414944    7.592057 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.384058    0.000065    7.592122 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002792    0.126317    0.303963    7.896085 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.126317    0.000004    7.896089 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.896089   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000282   24.773611 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523613   clock uncertainty
                                  0.000000   24.523613   clock reconvergence pessimism
                                 -0.208742   24.314871   library setup time
                                             24.314871   data required time
---------------------------------------------------------------------------------------------
                                             24.314871   data required time
                                             -7.896089   data arrival time
---------------------------------------------------------------------------------------------
                                             16.418781   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000267    0.770200 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010577    0.235490    0.793310    1.563509 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.235490    0.000020    1.563529 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027155    0.486768    0.439700    2.003229 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.486768    0.000181    2.003410 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074614    0.341979    0.483095    2.486505 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.341979    0.000467    2.486972 ^ debug_dco_word[5] (out)
                                              2.486972   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.486972   data arrival time
---------------------------------------------------------------------------------------------
                                             16.463026   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462    0.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296359    0.769933 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000171    0.770104 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010100    0.227988    0.788953    1.559057 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.227988    0.000015    1.559072 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023680    0.445537    0.406491    1.965563 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.445537    0.000059    1.965622 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074397    0.340657    0.474972    2.440594 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.340657    0.000419    2.441013 ^ debug_dco_word[6] (out)
                                              2.441013   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.441013   data arrival time
---------------------------------------------------------------------------------------------
                                             16.508987   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.227445    0.789479    1.563093 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.227445    0.000015    1.563108 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020043    0.379213    0.371628    1.934737 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.379213    0.000029    1.934765 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021540    0.389623    0.279636    2.214402 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.389623    0.000082    2.214483 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020977    0.529904    0.405024    2.619508 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.529904    0.000073    2.619581 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020705    0.369077    0.197415    2.816995 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.369077    0.000093    2.817089 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027080    0.610476    0.449506    3.266595 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.610476    0.000192    3.266787 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.012637    0.560195    0.280313    3.547100 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.560195    0.000103    3.547203 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.015942    1.106325    0.761656    4.308859 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.106325    0.000074    4.308933 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.031274    0.425299    0.252455    4.561388 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.425299    0.000176    4.561563 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.033364    0.473236    0.375392    4.936956 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.473237    0.000593    4.937549 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.038465    0.401492    0.252260    5.189810 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.401492    0.000643    5.190453 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.032154    0.695657    0.414194    5.604647 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.695657    0.000511    5.605158 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.030966    0.370248    0.244119    5.849277 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.370248    0.000763    5.850040 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.020541    0.571956    0.336912    6.186953 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      0.571956    0.000284    6.187237 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003708    0.300628    0.188290    6.375526 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.300628    0.000011    6.375537 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.024709    0.290051    0.458659    6.834197 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.290052    0.000362    6.834559 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     3    0.013310    0.671443    0.405620    7.240180 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0799_ (net)
                      0.671443    0.000053    7.240232 ^ _1420_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.005599    0.163583    0.312120    7.552353 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.163583    0.000015    7.552368 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003519    0.309671    0.107525    7.659893 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.309671    0.000011    7.659903 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.659903   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000226   24.774380 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524382   clock uncertainty
                                  0.000000   24.524382   clock reconvergence pessimism
                                 -0.280714   24.243668   library setup time
                                             24.243668   data required time
---------------------------------------------------------------------------------------------
                                             24.243668   data required time
                                             -7.659903   data arrival time
---------------------------------------------------------------------------------------------
                                             16.583765   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328946    0.000334    6.667000 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020314    0.346811    0.407501    7.074501 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.346811    0.000233    7.074733 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023990    0.280687    0.449511    7.524245 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.280687    0.000146    7.524390 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002760    0.217781    0.188347    7.712738 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.217781    0.000004    7.712741 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.712741   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000091   24.773346 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523348   clock uncertainty
                                  0.000000   24.523348   clock reconvergence pessimism
                                 -0.220010   24.303337   library setup time
                                             24.303337   data required time
---------------------------------------------------------------------------------------------
                                             24.303337   data required time
                                             -7.712741   data arrival time
---------------------------------------------------------------------------------------------
                                             16.590595   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309808    0.000121    7.045945 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025557    0.293861    0.447453    7.493398 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.293861    0.000048    7.493446 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003573    0.241197    0.206234    7.699680 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.241197    0.000012    7.699693 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.699693   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002117   24.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294479   24.767708 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000266   24.767975 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.517977   clock uncertainty
                                  0.000000   24.517977   clock reconvergence pessimism
                                 -0.223945   24.294031   library setup time
                                             24.294031   data required time
---------------------------------------------------------------------------------------------
                                             24.294031   data required time
                                             -7.699693   data arrival time
---------------------------------------------------------------------------------------------
                                             16.594339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000127    6.609165 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020302    0.346372    0.386887    6.996052 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.346372    0.000063    6.996115 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028315    0.318353    0.475566    7.471681 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.318353    0.000010    7.471691 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003213    0.234804    0.207203    7.678894 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.234804    0.000008    7.678902 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.678902   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002117   24.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294479   24.767708 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000258   24.767965 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.517967   clock uncertainty
                                  0.000000   24.517967   clock reconvergence pessimism
                                 -0.223251   24.294716   library setup time
                                             24.294716   data required time
---------------------------------------------------------------------------------------------
                                             24.294716   data required time
                                             -7.678902   data arrival time
---------------------------------------------------------------------------------------------
                                             16.615814   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309808    0.000001    7.045825 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025799    0.295972    0.448924    7.494749 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.295972    0.000035    7.494784 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002804    0.221049    0.193548    7.688332 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.221049    0.000004    7.688335 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.688335   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000313   24.778460 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528460   clock uncertainty
                                  0.000000   24.528460   clock reconvergence pessimism
                                 -0.219071   24.309389   library setup time
                                             24.309389   data required time
---------------------------------------------------------------------------------------------
                                             24.309389   data required time
                                             -7.688335   data arrival time
---------------------------------------------------------------------------------------------
                                             16.621054   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309808    0.000001    7.045825 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025799    0.295972    0.448924    7.494749 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.295972    0.000005    7.494754 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002803    0.221048    0.193547    7.688302 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.221048    0.000004    7.688305 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.688305   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000311   24.778458 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528458   clock uncertainty
                                  0.000000   24.528458   clock reconvergence pessimism
                                 -0.219071   24.309387   library setup time
                                             24.309387   data required time
---------------------------------------------------------------------------------------------
                                             24.309387   data required time
                                             -7.688305   data arrival time
---------------------------------------------------------------------------------------------
                                             16.621082   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309808    0.000001    7.045825 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025799    0.295972    0.448924    7.494749 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.295972    0.000112    7.494861 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002676    0.217667    0.191342    7.686203 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.217667    0.000003    7.686206 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.686206   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002064   24.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304970   24.778147 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147   24.778294 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.528296   clock uncertainty
                                  0.000000   24.528296   clock reconvergence pessimism
                                 -0.218701   24.309595   library setup time
                                             24.309595   data required time
---------------------------------------------------------------------------------------------
                                             24.309595   data required time
                                             -7.686206   data arrival time
---------------------------------------------------------------------------------------------
                                             16.623390   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000127    6.609165 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020302    0.346372    0.386887    6.996052 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.346372    0.000155    6.996207 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025971    0.297887    0.461396    7.457603 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.297887    0.000179    7.457782 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002909    0.224103    0.195930    7.653713 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.224103    0.000005    7.653718 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.653718   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000096   24.769897 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519897   clock uncertainty
                                  0.000000   24.519897   clock reconvergence pessimism
                                 -0.221426   24.298471   library setup time
                                             24.298471   data required time
---------------------------------------------------------------------------------------------
                                             24.298471   data required time
                                             -7.653718   data arrival time
---------------------------------------------------------------------------------------------
                                             16.644754   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000034    7.002466 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.022457    0.266405    0.404992    7.407457 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.266406    0.000359    7.407817 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002947    0.358365    0.239391    7.647208 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.358365    0.000005    7.647213 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.647213   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000115   24.777454 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527454   clock uncertainty
                                  0.000000   24.527454   clock reconvergence pessimism
                                 -0.233051   24.294403   library setup time
                                             24.294403   data required time
---------------------------------------------------------------------------------------------
                                             24.294403   data required time
                                             -7.647213   data arrival time
---------------------------------------------------------------------------------------------
                                             16.647190   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187866 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008781    0.238926    0.180319    7.368185 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.238926    0.000009    7.368194 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004245    0.327716    0.272677    7.640871 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.327716    0.000019    7.640890 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.640890   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000266   24.777605 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527605   clock uncertainty
                                  0.000000   24.527605   clock reconvergence pessimism
                                 -0.231044   24.296562   library setup time
                                             24.296562   data required time
---------------------------------------------------------------------------------------------
                                             24.296562   data required time
                                             -7.640890   data arrival time
---------------------------------------------------------------------------------------------
                                             16.655672   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000099    7.187866 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008781    0.238926    0.180319    7.368185 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.238926    0.000013    7.368198 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003640    0.320308    0.262278    7.630476 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.320308    0.000012    7.630487 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.630487   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000270   24.777609 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527609   clock uncertainty
                                  0.000000   24.527609   clock reconvergence pessimism
                                 -0.230232   24.297377   library setup time
                                             24.297377   data required time
---------------------------------------------------------------------------------------------
                                             24.297377   data required time
                                             -7.630487   data arrival time
---------------------------------------------------------------------------------------------
                                             16.666889   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000159    6.769530 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020850    0.393560    0.418237    7.187768 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.393560    0.000024    7.187792 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004339    0.293077    0.179789    7.367580 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.293077    0.000004    7.367585 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002760    0.289309    0.256231    7.623816 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.289309    0.000004    7.623819 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.623819   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000130   24.771311 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521313   clock uncertainty
                                  0.000000   24.521313   clock reconvergence pessimism
                                 -0.228347   24.292965   library setup time
                                             24.292965   data required time
---------------------------------------------------------------------------------------------
                                             24.292965   data required time
                                             -7.623819   data arrival time
---------------------------------------------------------------------------------------------
                                             16.669146   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328945    0.000010    6.666676 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012646    0.237668    0.335756    7.002432 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.237668    0.000155    7.002587 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021719    0.379847    0.398897    7.401484 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.379847    0.000051    7.401535 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002952    0.237290    0.218935    7.620470 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.237290    0.000005    7.620475 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.620475   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000103   24.773432 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523434   clock uncertainty
                                  0.000000   24.523434   clock reconvergence pessimism
                                 -0.222213   24.301220   library setup time
                                             24.301220   data required time
---------------------------------------------------------------------------------------------
                                             24.301220   data required time
                                             -7.620475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.680744   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139    0.770452 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.032100    0.581788    0.989812    1.760263 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.581788    0.000126    1.760389 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074397    0.342295    0.500243    2.260632 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.342296    0.000419    2.261051 ^ debug_dco_word[7] (out)
                                              2.261051   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.261051   data arrival time
---------------------------------------------------------------------------------------------
                                             16.688950   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000052    0.774208 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031681    0.556262    0.986968    1.761176 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.556262    0.000486    1.761662 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074911    0.343888    0.496621    2.258282 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.343888    0.000553    2.258835 ^ debug_dco_word[28] (out)
                                              2.258835   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.258835   data arrival time
---------------------------------------------------------------------------------------------
                                             16.691164   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000083    5.848969 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.402835    0.430698    6.279668 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.402835    0.000249    6.279917 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028923    0.514956    0.473931    6.753848 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.514956    0.000105    6.753953 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017780    0.333589    0.392338    7.146290 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.333589    0.000046    7.146336 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004252    0.285421    0.176822    7.323158 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.285421    0.000003    7.323162 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003779    0.325812    0.272425    7.595587 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.325812    0.000014    7.595601 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.595601   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000014   24.770327 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520329   clock uncertainty
                                  0.000000   24.520329   clock reconvergence pessimism
                                 -0.232563   24.287766   library setup time
                                             24.287766   data required time
---------------------------------------------------------------------------------------------
                                             24.287766   data required time
                                             -7.595601   data arrival time
---------------------------------------------------------------------------------------------
                                             16.692165   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000238    0.774393 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.031002    0.545667    0.980934    1.755327 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.545667    0.000241    1.755568 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073700    0.339264    0.492076    2.247644 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.339264    0.000182    2.247826 ^ debug_dco_word[30] (out)
                                              2.247826   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.247826   data arrival time
---------------------------------------------------------------------------------------------
                                             16.702175   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000039    6.301888 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.390551    0.413064    6.714952 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.390551    0.000103    6.715055 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.511895    0.462030    7.177084 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.511895    0.000085    7.177170 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003352    0.116830    0.399061    7.576231 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.116830    0.000009    7.576240 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.576240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284   24.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523615   clock uncertainty
                                  0.000000   24.523615   clock reconvergence pessimism
                                 -0.223220   24.300394   library setup time
                                             24.300394   data required time
---------------------------------------------------------------------------------------------
                                             24.300394   data required time
                                             -7.576240   data arrival time
---------------------------------------------------------------------------------------------
                                             16.724155   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000223    6.716184 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.233623    0.167170    6.883355 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.233623    0.000032    6.883387 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020596    0.362568    0.387520    7.270907 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.362568    0.000113    7.271020 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003337    0.364468    0.278025    7.549045 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.364468    0.000009    7.549054 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.549054   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000252   24.777590 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527592   clock uncertainty
                                  0.000000   24.527592   clock reconvergence pessimism
                                 -0.233448   24.294142   library setup time
                                             24.294142   data required time
---------------------------------------------------------------------------------------------
                                             24.294142   data required time
                                             -7.549054   data arrival time
---------------------------------------------------------------------------------------------
                                             16.745087   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000094    0.773423 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027178    0.485346    0.945604    1.719027 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.485346    0.000191    1.719218 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074354    0.340971    0.482260    2.201479 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.340971    0.000410    2.201889 ^ debug_dco_word[1] (out)
                                              2.201889   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.201889   data arrival time
---------------------------------------------------------------------------------------------
                                             16.748112   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000282    0.774437 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.026766    0.478847    0.942279    1.716717 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.478847    0.000285    1.717002 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073655    0.338289    0.479585    2.196587 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.338289    0.000168    2.196755 ^ debug_dco_word[31] (out)
                                              2.196755   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.196755   data arrival time
---------------------------------------------------------------------------------------------
                                             16.753244   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000223    6.716184 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.233623    0.167170    6.883355 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.233623    0.000032    6.883387 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020596    0.362568    0.387520    7.270907 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.362568    0.000108    7.271015 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002885    0.345360    0.267496    7.538510 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.345360    0.000004    7.538515 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.538515   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000215   24.777554 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527554   clock uncertainty
                                  0.000000   24.527554   clock reconvergence pessimism
                                 -0.232205   24.295349   library setup time
                                             24.295349   data required time
---------------------------------------------------------------------------------------------
                                             24.295349   data required time
                                             -7.538515   data arrival time
---------------------------------------------------------------------------------------------
                                             16.756832   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000084    0.773226 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026368    0.472549    0.938091    1.711316 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.472549    0.000257    1.711573 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074604    0.341772    0.480437    2.192010 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.341773    0.000465    2.192475 ^ debug_dco_word[3] (out)
                                              2.192475   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.192475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.757524   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001921    0.473033 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838    0.770871 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000025    0.770896 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025993    0.481950    0.934406    1.705302 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.481950    0.000100    1.705401 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073870    0.339119    0.480629    2.186031 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.339119    0.000219    2.186249 ^ debug_dco_word[20] (out)
                                              2.186249   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.186249   data arrival time
---------------------------------------------------------------------------------------------
                                             16.763750   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000038    0.773179 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025922    0.465528    0.934032    1.707211 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.465528    0.000257    1.707468 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074180    0.340070    0.478204    2.185672 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.340071    0.000371    2.186044 ^ debug_dco_word[2] (out)
                                              2.186044   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.186044   data arrival time
---------------------------------------------------------------------------------------------
                                             16.763956   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000011    0.773269 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025594    0.475421    0.931307    1.704576 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.475421    0.000110    1.704686 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.339382    0.479612    2.184298 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.339382    0.000245    2.184543 ^ debug_dco_word[10] (out)
                                              2.184543   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.184543   data arrival time
---------------------------------------------------------------------------------------------
                                             16.765457   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000083    5.848969 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.402835    0.430698    6.279668 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.402835    0.000249    6.279917 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028923    0.514956    0.473931    6.753848 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.514956    0.000105    6.753953 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017780    0.333589    0.392338    7.146290 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.333589    0.000123    7.146413 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003005    0.114204    0.388258    7.534671 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.114204    0.000006    7.534677 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.534677   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000110   24.773367 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523367   clock uncertainty
                                  0.000000   24.523367   clock reconvergence pessimism
                                 -0.222677   24.300690   library setup time
                                             24.300690   data required time
---------------------------------------------------------------------------------------------
                                             24.300690   data required time
                                             -7.534677   data arrival time
---------------------------------------------------------------------------------------------
                                             16.766012   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000213    0.773470 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024798    0.462416    0.924049    1.697519 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.462416    0.000068    1.697587 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074051    0.339567    0.477393    2.174980 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.339567    0.000272    2.175252 ^ debug_dco_word[12] (out)
                                              2.175252   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.175252   data arrival time
---------------------------------------------------------------------------------------------
                                             16.774748   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000213    0.767923 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025266    0.455229    0.926821    1.694744 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.455229    0.000166    1.694911 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074704    0.341937    0.477429    2.172340 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.341938    0.000507    2.172847 ^ debug_dco_word[24] (out)
                                              2.172847   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.172847   data arrival time
---------------------------------------------------------------------------------------------
                                             16.777153   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000268    0.770071 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024317    0.454557    0.918896    1.688967 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.454557    0.000074    1.689041 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073691    0.338119    0.475158    2.164198 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.338119    0.000176    2.164374 ^ debug_dco_word[16] (out)
                                              2.164374   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.164374   data arrival time
---------------------------------------------------------------------------------------------
                                             16.785625   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000170    0.778318 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023472    0.426950    0.913204    1.691522 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.426950    0.000207    1.691728 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074477    0.340733    0.471687    2.163416 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.340733    0.000457    2.163872 ^ debug_dco_word[27] (out)
                                              2.163872   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.163872   data arrival time
---------------------------------------------------------------------------------------------
                                             16.786127   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677    0.473790 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352    0.773142 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000144    0.773286 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022817    0.430028    0.905829    1.679115 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.430028    0.000099    1.679214 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074527    0.340969    0.472382    2.151596 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.340969    0.000448    2.152044 ^ debug_dco_word[4] (out)
                                              2.152044   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.152044   data arrival time
---------------------------------------------------------------------------------------------
                                             16.797955   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238    0.772462 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022237    0.420545    0.900483    1.672945 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.420545    0.000121    1.673067 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075172    0.343263    0.472012    2.145079 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.343263    0.000611    2.145689 ^ debug_dco_word[23] (out)
                                              2.145689   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.145689   data arrival time
---------------------------------------------------------------------------------------------
                                             16.804310   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000223    6.716184 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.233623    0.167170    6.883355 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.233623    0.000032    6.883387 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020596    0.362568    0.387520    7.270907 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.362568    0.000061    7.270968 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003461    0.247834    0.223508    7.494476 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.247834    0.000010    7.494486 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.494486   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000272   24.777611 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527611   clock uncertainty
                                  0.000000   24.527611   clock reconvergence pessimism
                                 -0.222294   24.305315   library setup time
                                             24.305315   data required time
---------------------------------------------------------------------------------------------
                                             24.305315   data required time
                                             -7.494486   data arrival time
---------------------------------------------------------------------------------------------
                                             16.810831   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000223    6.716184 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.233623    0.167170    6.883355 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.233623    0.000032    6.883387 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020596    0.362568    0.387520    7.270907 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.362568    0.000071    7.270978 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003270    0.242874    0.220106    7.491084 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.242874    0.000009    7.491092 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.491092   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000240   24.777578 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527578   clock uncertainty
                                  0.000000   24.527578   clock reconvergence pessimism
                                 -0.221751   24.305828   library setup time
                                             24.305828   data required time
---------------------------------------------------------------------------------------------
                                             24.305828   data required time
                                             -7.491092   data arrival time
---------------------------------------------------------------------------------------------
                                             16.814735   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000039    6.301888 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.390551    0.413064    6.714952 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.390551    0.000103    6.715055 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.511895    0.462030    7.177084 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.511895    0.000126    7.177210 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002963    0.131636    0.321576    7.498786 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.131636    0.000005    7.498791 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.498791   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652   24.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565   24.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000089   24.773418 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523418   clock uncertainty
                                  0.000000   24.523418   clock reconvergence pessimism
                                 -0.209736   24.313683   library setup time
                                             24.313683   data required time
---------------------------------------------------------------------------------------------
                                             24.313683   data required time
                                             -7.498791   data arrival time
---------------------------------------------------------------------------------------------
                                             16.814892   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000039    6.301888 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.390551    0.413064    6.714952 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.390551    0.000103    6.715055 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027688    0.511895    0.462030    7.177084 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.511895    0.000175    7.177259 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003111    0.133907    0.323093    7.500351 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.133907    0.000008    7.500360 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.500360   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000220   24.777559 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527559   clock uncertainty
                                  0.000000   24.527559   clock reconvergence pessimism
                                 -0.209039   24.318521   library setup time
                                             24.318521   data required time
---------------------------------------------------------------------------------------------
                                             24.318521   data required time
                                             -7.500360   data arrival time
---------------------------------------------------------------------------------------------
                                             16.818161   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002118    0.473230 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.041210    0.142133    0.294480    0.767710 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.142133    0.000185    0.767895 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021359    0.406210    0.891270    1.659166 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.406210    0.000095    1.659260 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074661    0.341186    0.468243    2.127503 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.341186    0.000497    2.128000 ^ debug_dco_word[25] (out)
                                              2.128000   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.128000   data arrival time
---------------------------------------------------------------------------------------------
                                             16.821999   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338262    0.000014    6.268351 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012986    0.242676    0.340688    6.609039 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.242676    0.000005    6.609044 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027424    0.309808    0.436780    7.045824 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.309811    0.000592    7.046416 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003243    0.495657    0.390423    7.436839 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.495657    0.000008    7.436847 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.436847   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001759   24.472870 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042878    0.144965    0.296723   24.769594 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.144965    0.000169   24.769762 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519762   clock uncertainty
                                  0.000000   24.519762   clock reconvergence pessimism
                                 -0.243880   24.275883   library setup time
                                             24.275883   data required time
---------------------------------------------------------------------------------------------
                                             24.275883   data required time
                                             -7.436847   data arrival time
---------------------------------------------------------------------------------------------
                                             16.839035   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340986    0.001255    5.751185 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005570    0.179017    0.150473    5.901659 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.179017    0.000029    5.901688 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019776    0.338262    0.366648    6.268336 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.338264    0.000472    6.268808 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019086    0.328945    0.397857    6.666666 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.328946    0.000334    6.667000 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020314    0.346811    0.407501    7.074501 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.346812    0.000359    7.074860 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010751    0.288958    0.253210    7.328070 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.288958    0.000025    7.328095 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003683    0.150199    0.114700    7.442795 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.150199    0.000014    7.442809 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.442809   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000094   24.770407 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520409   clock uncertainty
                                  0.000000   24.520409   clock reconvergence pessimism
                                 -0.230791   24.289616   library setup time
                                             24.289616   data required time
---------------------------------------------------------------------------------------------
                                             24.289616   data required time
                                             -7.442809   data arrival time
---------------------------------------------------------------------------------------------
                                             16.846807   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002415    0.473527 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812    0.777339 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000267    0.777606 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.017893    0.340131    0.862031    1.639638 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.340131    0.000167    1.639804 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073836    0.337261    0.454242    2.094046 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.337261    0.000221    2.094268 ^ lock_detect (out)
                                              2.094268   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.094268   data arrival time
---------------------------------------------------------------------------------------------
                                             16.855732   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296929    0.000438    6.274799 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.353247    0.403982    6.678781 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.353247    0.000223    6.679003 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.285899    0.261564    6.940567 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.285899    0.000007    6.940574 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009904    0.215577    0.288388    7.228962 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.215577    0.000025    7.228987 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002831    0.207039    0.170451    7.399438 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.207039    0.000004    7.399443 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.399443   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000179   24.777517 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527519   clock uncertainty
                                  0.000000   24.527519   clock reconvergence pessimism
                                 -0.247072   24.280447   library setup time
                                             24.280447   data required time
---------------------------------------------------------------------------------------------
                                             24.280447   data required time
                                             -7.399443   data arrival time
---------------------------------------------------------------------------------------------
                                             16.881004   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844    0.472957 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199    0.774156 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000171    0.774326 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.015550    0.304715    0.839921    1.614247 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.304715    0.000222    1.614470 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075068    0.341678    0.449399    2.063869 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.341679    0.000612    2.064480 ^ debug_dco_word[29] (out)
                                              2.064480   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.064480   data arrival time
---------------------------------------------------------------------------------------------
                                             16.885519   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000223    6.716184 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009257    0.233623    0.167170    6.883355 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.233623    0.000007    6.883361 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009904    0.203391    0.287261    7.170622 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.203391    0.000043    7.170665 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003189    0.356417    0.225532    7.396196 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.356417    0.000008    7.396204 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.396204   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000075   24.771255 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521257   clock uncertainty
                                  0.000000   24.521257   clock reconvergence pessimism
                                 -0.234433   24.286823   library setup time
                                             24.286823   data required time
---------------------------------------------------------------------------------------------
                                             24.286823   data required time
                                             -7.396204   data arrival time
---------------------------------------------------------------------------------------------
                                             16.890621   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000273    0.771145 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011859    0.255648    0.805498    1.576643 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.255648    0.000046    1.576689 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.337321    0.436070    2.012760 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.337321    0.000245    2.013005 ^ debug_dco_word[15] (out)
                                              2.013005   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.013005   data arrival time
---------------------------------------------------------------------------------------------
                                             16.936995   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002065    0.473177 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.049083    0.155473    0.304971    0.778148 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.155473    0.000147    0.778295 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010568    0.235388    0.795511    1.573806 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.235388    0.000045    1.573851 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075085    0.341508    0.433937    2.007789 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.341509    0.000592    2.008380 ^ debug_dco_word[26] (out)
                                              2.008380   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.008380   data arrival time
---------------------------------------------------------------------------------------------
                                             16.941620   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000189    0.771061 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011492    0.249876    0.802146    1.573207 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.249876    0.000048    1.573256 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073695    0.336295    0.434200    2.007456 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.336295    0.000177    2.007632 ^ debug_dco_word[19] (out)
                                              2.007632   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.007632   data arrival time
---------------------------------------------------------------------------------------------
                                             16.942366   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704    0.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986    0.769802 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000234    0.770036 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010733    0.237950    0.794907    1.564943 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.237950    0.000048    1.564992 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073695    0.336250    0.431530    1.996521 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.336250    0.000177    1.996698 ^ debug_dco_word[17] (out)
                                              1.996698   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.996698   data arrival time
---------------------------------------------------------------------------------------------
                                             16.953302   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000146    0.772370 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010362    0.232116    0.792075    1.564446 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.232116    0.000043    1.564489 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.337233    0.430802    1.995291 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.337233    0.000245    1.995536 ^ debug_dco_word[22] (out)
                                              1.995536   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.995536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.954464   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000119    0.770432 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010492    0.234151    0.792620    1.563051 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.234151    0.000049    1.563101 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074051    0.337587    0.431453    1.994553 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.337587    0.000272    1.994825 ^ debug_dco_word[9] (out)
                                              1.994825   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.994825   data arrival time
---------------------------------------------------------------------------------------------
                                             16.955173   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263    0.473376 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299882    0.773257 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000226    0.773484 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010213    0.229776    0.790912    1.564395 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.229776    0.000034    1.564430 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073870    0.336879    0.430084    1.994514 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.336879    0.000219    1.994732 ^ debug_dco_word[13] (out)
                                              1.994732   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.994732   data arrival time
---------------------------------------------------------------------------------------------
                                             16.955267   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001594    0.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298166    0.770872 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000365    0.771237 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010384    0.232460    0.792031    1.563268 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.232460    0.000029    1.563297 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.336544    0.430490    1.993787 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.336544    0.000192    1.993979 ^ debug_dco_word[14] (out)
                                              1.993979   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.993979   data arrival time
---------------------------------------------------------------------------------------------
                                             16.956020   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002493    0.473606 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708    0.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000102    0.770416 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010318    0.231422    0.791035    1.561451 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.231422    0.000047    1.561497 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073960    0.337231    0.430647    1.992144 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.337231    0.000245    1.992389 ^ debug_dco_word[8] (out)
                                              1.992389   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.992389   data arrival time
---------------------------------------------------------------------------------------------
                                             16.957611   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974    0.473087 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138    0.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000065    0.772290 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009996    0.226362    0.788733    1.561023 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.226362    0.000031    1.561055 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.336522    0.429125    1.990179 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.336522    0.000192    1.990371 ^ debug_dco_word[21] (out)
                                              1.990371   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.990371   data arrival time
---------------------------------------------------------------------------------------------
                                             16.959629   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002138    0.473251 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593    0.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000108    0.774951 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009649    0.220920    0.786225    1.561177 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.220920    0.000032    1.561209 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073779    0.336501    0.427906    1.989115 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.336501    0.000192    1.989307 ^ debug_dco_word[11] (out)
                                              1.989307   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.989307   data arrival time
---------------------------------------------------------------------------------------------
                                             16.960693   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266075    0.002652    0.473764 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.045033    0.148604    0.299565    0.773329 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.148604    0.000284    0.773613 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010065    0.227445    0.789479    1.563093 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.227445    0.000015    1.563108 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020043    0.379213    0.371628    1.934737 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.379213    0.000029    1.934765 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.021540    0.389623    0.279636    2.214402 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.389623    0.000082    2.214483 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.020977    0.529904    0.405024    2.619508 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.529904    0.000073    2.619581 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.020705    0.369077    0.197415    2.816995 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.369077    0.000093    2.817089 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.027080    0.610476    0.449506    3.266595 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.610476    0.000192    3.266787 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.012637    0.560195    0.280313    3.547100 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.560195    0.000103    3.547203 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.015942    1.106325    0.761656    4.308859 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.106325    0.000074    4.308933 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.031274    0.425299    0.252455    4.561388 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.425299    0.000176    4.561563 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.033364    0.473236    0.375392    4.936956 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.473237    0.000593    4.937549 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.038465    0.401492    0.252260    5.189810 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.401492    0.000643    5.190453 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.032154    0.695657    0.414194    5.604647 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.695657    0.000488    5.605135 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.022976    0.349521    0.234467    5.839602 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.349521    0.000187    5.839789 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015451    0.607136    0.438433    6.278223 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.607136    0.000042    6.278265 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005199    0.274980    0.128432    6.406696 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.274980    0.000013    6.406709 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008597    0.264561    0.231291    6.638000 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.264561    0.000030    6.638030 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003433    0.294100    0.375322    7.013352 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.294100    0.000006    7.013358 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002789    0.124827    0.277327    7.290685 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.124827    0.000004    7.290689 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.290689   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000281   24.771151 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521152   clock uncertainty
                                  0.000000   24.521152   clock reconvergence pessimism
                                 -0.208921   24.312231   library setup time
                                             24.312231   data required time
---------------------------------------------------------------------------------------------
                                             24.312231   data required time
                                             -7.290689   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021542   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000083    5.823760 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.375074    0.421264    6.245023 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.375074    0.000249    6.245273 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028923    0.324093    0.487812    6.733085 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.324096    0.000549    6.733634 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004750    0.307191    0.257970    6.991603 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.307191    0.000012    6.991616 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.229669    0.187425    7.179041 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.229669    0.000003    7.179044 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.179044   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002462   24.473574 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.042622    0.144522    0.296358   24.769932 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.144522    0.000181   24.770113 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520115   clock uncertainty
                                  0.000000   24.520115   clock reconvergence pessimism
                                 -0.256355   24.263760   library setup time
                                             24.263760   data required time
---------------------------------------------------------------------------------------------
                                             24.263760   data required time
                                             -7.179044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.084717   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000097    6.677881 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004343    0.307100    0.265556    6.943437 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.307100    0.000005    6.943442 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003493    0.257496    0.195724    7.139167 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.257496    0.000012    7.139178 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.139178   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000110   24.773251 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523252   clock uncertainty
                                  0.000000   24.523252   clock reconvergence pessimism
                                 -0.264480   24.258772   library setup time
                                             24.258772   data required time
---------------------------------------------------------------------------------------------
                                             24.258772   data required time
                                             -7.139178   data arrival time
---------------------------------------------------------------------------------------------
                                             17.119593   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000083    5.823760 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.375074    0.421264    6.245023 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.375074    0.000107    6.245131 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023607    0.277950    0.455759    6.700890 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.277950    0.000020    6.700910 v _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005020    0.318419    0.245997    6.946907 ^ _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.318419    0.000018    6.946925 ^ _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002868    0.234385    0.191339    7.138264 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.234385    0.000005    7.138269 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.138269   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000139   24.770451 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520452   clock uncertainty
                                  0.000000   24.520452   clock reconvergence pessimism
                                 -0.257777   24.262676   library setup time
                                             24.262676   data required time
---------------------------------------------------------------------------------------------
                                             24.262676   data required time
                                             -7.138269   data arrival time
---------------------------------------------------------------------------------------------
                                             17.124407   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000008    6.677792 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004343    0.307100    0.265556    6.943348 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.307100    0.000005    6.943353 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002710    0.268456    0.187407    7.130760 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.268456    0.000003    7.130763 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.130763   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000165   24.773306 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523306   clock uncertainty
                                  0.000000   24.523306   clock reconvergence pessimism
                                 -0.267995   24.255312   library setup time
                                             24.255312   data required time
---------------------------------------------------------------------------------------------
                                             24.255312   data required time
                                             -7.130763   data arrival time
---------------------------------------------------------------------------------------------
                                             17.124550   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296927    0.000039    6.274399 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020673    0.363975    0.403384    6.677784 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.363975    0.000106    6.677890 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004385    0.307720    0.265991    6.943881 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.307720    0.000006    6.943887 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003228    0.247959    0.193034    7.136921 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.247959    0.000009    7.136930 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.136930   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266076    0.002677   24.473789 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.044840    0.148294    0.299352   24.773140 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.148294    0.000085   24.773226 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523228   clock uncertainty
                                  0.000000   24.523228   clock reconvergence pessimism
                                 -0.261421   24.261806   library setup time
                                             24.261806   data required time
---------------------------------------------------------------------------------------------
                                             24.261806   data required time
                                             -7.136930   data arrival time
---------------------------------------------------------------------------------------------
                                             17.124876   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000083    5.823760 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.375074    0.421264    6.245023 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.375074    0.000107    6.245131 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023607    0.277950    0.455759    6.700890 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.277950    0.000011    6.700902 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004252    0.291823    0.238161    6.939062 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.291823    0.000003    6.939065 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003258    0.231988    0.190150    7.129215 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.231988    0.000008    7.129223 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129223   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000075   24.770388 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520388   clock uncertainty
                                  0.000000   24.520388   clock reconvergence pessimism
                                 -0.257008   24.263380   library setup time
                                             24.263380   data required time
---------------------------------------------------------------------------------------------
                                             24.263380   data required time
                                             -7.129223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.134155   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000378    6.302227 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.495572    0.467144    6.769372 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.495572    0.000166    6.769537 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004893    0.225223    0.189444    6.958982 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.225223    0.000012    6.958993 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003368    0.247987    0.188976    7.147969 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.247987    0.000009    7.147978 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.147978   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266071    0.002137   24.473249 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046572    0.151204    0.301593   24.774843 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.151204    0.000449   24.775291 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.525293   clock uncertainty
                                  0.000000   24.525293   clock reconvergence pessimism
                                 -0.222867   24.302425   library setup time
                                             24.302425   data required time
---------------------------------------------------------------------------------------------
                                             24.302425   data required time
                                             -7.147978   data arrival time
---------------------------------------------------------------------------------------------
                                             17.154448   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000321    6.190357 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028012    0.500797    0.469861    6.660218 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.500797    0.000062    6.660280 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004252    0.245227    0.182562    6.842843 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.245227    0.000003    6.842845 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004056    0.327314    0.270465    7.113310 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.327314    0.000017    7.113327 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.113327   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000195   24.771067 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521067   clock uncertainty
                                  0.000000   24.521067   clock reconvergence pessimism
                                 -0.232450   24.288616   library setup time
                                             24.288616   data required time
---------------------------------------------------------------------------------------------
                                             24.288616   data required time
                                             -7.113327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.175289   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296928    0.000378    6.274739 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027678    0.312353    0.456144    6.730883 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.312353    0.000032    6.730915 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006045    0.330689    0.267062    6.997978 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.330689    0.000035    6.998012 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002791    0.138558    0.114931    7.112943 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.138558    0.000004    7.112947 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.112947   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002347   24.473459 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297723   24.771181 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000082   24.771263 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521263   clock uncertainty
                                  0.000000   24.521263   clock reconvergence pessimism
                                 -0.227555   24.293709   library setup time
                                             24.293709   data required time
---------------------------------------------------------------------------------------------
                                             24.293709   data required time
                                             -7.112947   data arrival time
---------------------------------------------------------------------------------------------
                                             17.180761   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000321    6.190357 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028012    0.500797    0.469861    6.660218 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.500797    0.000006    6.660224 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004449    0.284562    0.184751    6.844975 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.284562    0.000007    6.844982 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002884    0.292112    0.256925    7.101907 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.292112    0.000004    7.101911 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.101911   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000052   24.770922 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520924   clock uncertainty
                                  0.000000   24.520924   clock reconvergence pessimism
                                 -0.228618   24.292303   library setup time
                                             24.292303   data required time
---------------------------------------------------------------------------------------------
                                             24.292303   data required time
                                             -7.101911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.190392   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000321    6.190357 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028012    0.500797    0.469861    6.660218 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.500797    0.000369    6.660587 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004733    0.206912    0.139035    6.799623 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.206912    0.000012    6.799634 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003263    0.297094    0.250432    7.050066 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.297094    0.000008    7.050075 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.050075   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000252   24.772476 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522478   clock uncertainty
                                  0.000000   24.522478   clock reconvergence pessimism
                                 -0.228845   24.293633   library setup time
                                             24.293633   data required time
---------------------------------------------------------------------------------------------
                                             24.293633   data required time
                                             -7.050075   data arrival time
---------------------------------------------------------------------------------------------
                                             17.243559   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000083    5.848969 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.402835    0.430698    6.279668 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.402835    0.000107    6.279775 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023607    0.430787    0.425173    6.704948 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.430787    0.000125    6.705073 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004975    0.196171    0.138606    6.843679 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.196171    0.000013    6.843692 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002910    0.236435    0.176095    7.019788 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.236435    0.000005    7.019793 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.019793   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266074    0.002492   24.473604 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.042869    0.144947    0.296708   24.770313 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.144947    0.000153   24.770466 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520466   clock uncertainty
                                  0.000000   24.520466   clock reconvergence pessimism
                                 -0.222845   24.297621   library setup time
                                             24.297621   data required time
---------------------------------------------------------------------------------------------
                                             24.297621   data required time
                                             -7.019793   data arrival time
---------------------------------------------------------------------------------------------
                                             17.277828   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000263    5.849150 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.467575    0.452699    6.301849 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.467575    0.000438    6.302287 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.379547    0.413674    6.715961 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.379547    0.000006    6.715967 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002750    0.125572    0.302972    7.018939 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.125572    0.000004    7.018943 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.018943   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000204   24.777542 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527544   clock uncertainty
                                  0.000000   24.527544   clock reconvergence pessimism
                                 -0.207478   24.320065   library setup time
                                             24.320065   data required time
---------------------------------------------------------------------------------------------
                                             24.320065   data required time
                                             -7.018943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.301123   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000369    6.190406 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010213    0.222912    0.316275    6.506680 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.222912    0.000015    6.506695 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004252    0.275611    0.168911    6.675606 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.275611    0.000003    6.675609 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003892    0.321809    0.272721    6.948330 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.321809    0.000017    6.948348 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.948348   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001920   24.473032 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.043728    0.146399    0.297838   24.770870 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.146399    0.000309   24.771179 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521181   clock uncertainty
                                  0.000000   24.521181   clock reconvergence pessimism
                                 -0.231851   24.289330   library setup time
                                             24.289330   data required time
---------------------------------------------------------------------------------------------
                                             24.289330   data required time
                                             -6.948348   data arrival time
---------------------------------------------------------------------------------------------
                                             17.340982   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000083    5.823760 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.375074    0.421264    6.245023 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.375074    0.000352    6.245376 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005193    0.322722    0.277603    6.522978 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.322722    0.000020    6.522999 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004083    0.248875    0.205228    6.728227 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.248875    0.000017    6.728244 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.728244   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000218   24.773474 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523476   clock uncertainty
                                  0.000000   24.523476   clock reconvergence pessimism
                                 -0.261569   24.261908   library setup time
                                             24.261908   data required time
---------------------------------------------------------------------------------------------
                                             24.261908   data required time
                                             -6.728244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.533663   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000263    5.823940 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025913    0.296927    0.450421    6.274361 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.296929    0.000438    6.274799 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020753    0.353247    0.403982    6.678781 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.353247    0.000248    6.679028 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.679028   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002414   24.473526 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.048237    0.154026    0.303812   24.777338 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.154026    0.000254   24.777592 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.527594   clock uncertainty
                                  0.000000   24.527594   clock reconvergence pessimism
                                 -0.295390   24.232203   library setup time
                                             24.232203   data required time
---------------------------------------------------------------------------------------------
                                             24.232203   data required time
                                             -6.679028   data arrival time
---------------------------------------------------------------------------------------------
                                             17.553173   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000045    5.390021 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.495804    0.458866    5.848887 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.495804    0.000083    5.848969 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022217    0.402835    0.430698    6.279668 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.402835    0.000352    6.280020 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004185    0.182365    0.127490    6.407510 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.182365    0.000002    6.407512 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003857    0.316389    0.256567    6.664079 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.316389    0.000014    6.664093 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.664093   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266072    0.002263   24.473375 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.045250    0.148984    0.299881   24.773256 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.148984    0.000171   24.773426 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.523428   clock uncertainty
                                  0.000000   24.523428   clock reconvergence pessimism
                                 -0.230767   24.292662   library setup time
                                             24.292662   data required time
---------------------------------------------------------------------------------------------
                                             24.292662   data required time
                                             -6.664093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.628569   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000042    6.190078 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004399    0.250083    0.182883    6.372961 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.250083    0.000006    6.372967 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004517    0.336153    0.279198    6.652165 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.336153    0.000023    6.652188 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.652188   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000300   24.770102 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.520102   clock uncertainty
                                  0.000000   24.520102   clock reconvergence pessimism
                                 -0.233265   24.286839   library setup time
                                             24.286839   data required time
---------------------------------------------------------------------------------------------
                                             24.286839   data required time
                                             -6.652188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.634649   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340973    0.000036    5.749967 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025695    0.463633    0.440070    6.190036 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.463633    0.000123    6.190159 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004647    0.198239    0.136104    6.326263 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.198239    0.000005    6.326268 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003021    0.236840    0.178359    6.504627 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.236840    0.000006    6.504633 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.504633   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001704   24.472816 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043109    0.145340    0.296986   24.769800 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.145340    0.000007   24.769808 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.519810   clock uncertainty
                                  0.000000   24.519810   clock reconvergence pessimism
                                 -0.222811   24.296997   library setup time
                                             24.296997   data required time
---------------------------------------------------------------------------------------------
                                             24.296997   data required time
                                             -6.504633   data arrival time
---------------------------------------------------------------------------------------------
                                             17.792364   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004409    0.071375    0.026977    4.826977 v rst_n (in)
                                                         rst_n (net)
                      0.071375    0.000000    4.826977 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.123917    0.192785    5.019762 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.123917    0.000015    5.019777 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.318786    0.340409    5.360186 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.318786    0.000045    5.360230 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.027719    0.312800    0.463446    5.823677 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.312800    0.000220    5.823897 v _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004620    0.301322    0.253035    6.076931 ^ _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.301322    0.000010    6.076942 ^ _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003535    0.237556    0.194996    6.271938 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.237556    0.000011    6.271948 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.271948   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266068    0.001593   24.472706 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044005    0.146853    0.298165   24.770870 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.146853    0.000382   24.771252 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.521254   clock uncertainty
                                  0.000000   24.521254   clock reconvergence pessimism
                                 -0.258390   24.262865   library setup time
                                             24.262865   data required time
---------------------------------------------------------------------------------------------
                                             24.262865   data required time
                                             -6.271948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.990915   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004409    0.122546    0.043705    4.843706 ^ rst_n (in)
                                                         rst_n (net)
                      0.122546    0.000000    4.843706 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.004545    0.130382    0.207194    5.050900 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.130382    0.000015    5.050914 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018451    0.341779    0.339062    5.389976 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.341779    0.000431    5.390408 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.037994    0.340973    0.359524    5.749931 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.340980    0.000843    5.750774 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004507    0.246593    0.167757    5.918531 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.246593    0.000004    5.918535 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002996    0.222525    0.186322    6.104857 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.222525    0.000006    6.104863 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.104863   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266069    0.001844   24.472956 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.046279    0.150706    0.301199   24.774155 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.150706    0.000345   24.774500 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.524500   clock uncertainty
                                  0.000000   24.524500   clock reconvergence pessimism
                                 -0.220184   24.304316   library setup time
                                             24.304316   data required time
---------------------------------------------------------------------------------------------
                                             24.304316   data required time
                                             -6.104863   data arrival time
---------------------------------------------------------------------------------------------
                                             18.199453   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.041498    0.201062    0.102603    0.102603 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000    0.102603 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368509    0.471112 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266073    0.002348    0.473460 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.043619    0.146224    0.297722    0.771182 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.146224    0.000083    0.771265 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006003    0.123269    0.666969    1.438234 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.123269    0.000045    1.438279 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012168    0.228414    0.281354    1.719633 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.228414    0.000069    1.719701 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009298    0.194318    0.280321    2.000022 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.194318    0.000023    2.000045 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009723    0.194332    0.276112    2.276157 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.194332    0.000004    2.276161 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019500    0.345562    0.367945    2.644106 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.345562    0.000049    2.644155 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.008916    0.190861    0.303877    2.948032 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.190861    0.000031    2.948063 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.018925    0.336962    0.361716    3.309779 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.336962    0.000011    3.309790 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003801    0.161183    0.145446    3.455236 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.161183    0.000010    3.455247 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026662    0.478862    0.424655    3.879902 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.478862    0.000254    3.880157 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024020    0.437586    0.434223    4.314380 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.437586    0.000169    4.314548 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.040796    0.376076    0.380027    4.694575 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.376076    0.000007    4.694582 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005317    0.209922    0.140096    4.834678 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.209922    0.000006    4.834684 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.044156    0.248562    0.361545    5.196229 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.248562    0.000088    5.196317 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.045078    0.253029    0.376380    5.572697 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.253029    0.000107    5.572804 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.033663    0.883802    0.514102    6.086906 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.883802    0.000390    6.087296 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.024716    0.419392    0.309120    6.396417 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.419392    0.000179    6.396595 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.033755    0.705222    0.517417    6.914012 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.705222    0.000254    6.914266 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.013256    0.376104    0.257580    7.171846 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.376104    0.000023    7.171870 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.013562    0.608790    0.405310    7.577179 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.608790    0.000035    7.577214 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.029932    0.258256    1.219957    8.797172 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.258256    0.000047    8.797218 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.005786    1.160701    0.686646    9.483865 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.160701    0.000035    9.483899 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009146    0.219127    0.373719    9.857618 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.219127    0.000017    9.857635 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008793    0.196918    0.265906   10.123542 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.196918    0.000013   10.123555 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.013678    0.352034    0.188658   10.312213 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.352034    0.000053   10.312266 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014052    0.575649    0.408778   10.721044 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.575649    0.000078   10.721122 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009896    0.388309    0.244434   10.965556 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.388309    0.000021   10.965577 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.010025    0.503204    0.385088   11.350665 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.503204    0.000028   11.350692 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007880    0.345934    0.271351   11.622044 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.345934    0.000012   11.622055 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005514    0.261798    0.494834   12.116889 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.261798    0.000014   12.116903 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005209    0.417874    0.313702   12.430605 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.417874    0.000013   12.430618 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002911    0.155636    0.100724   12.531343 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.155636    0.000005   12.531348 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.531348   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.041498    0.201062    0.102602   24.102602 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.201072    0.000000   24.102602 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.216908    0.266064    0.368511   24.471111 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.266070    0.001974   24.473085 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.044692    0.148037    0.299138   24.772224 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.148037    0.000238   24.772463 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.522463   clock uncertainty
                                  0.000000   24.522463   clock reconvergence pessimism
                                 -0.231865   24.290598   library setup time
                                             24.290598   data required time
---------------------------------------------------------------------------------------------
                                             24.290598   data required time
                                            -12.531348   data arrival time
---------------------------------------------------------------------------------------------
                                             11.759251   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.216908   -0.016908 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 17
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 17
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.458436e-03 3.659886e-04 6.105127e-08 3.824486e-03  35.5%
Combinational        2.211367e-03 2.242085e-03 1.879645e-07 4.453640e-03  41.3%
Clock                1.534486e-03 9.697226e-04 3.688270e-08 2.504246e-03  23.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.204295e-03 3.577798e-03 2.858960e-07 1.078238e-02 100.0%
                            66.8%        33.2%         0.0%
Writing metric power__internal__total: 0.007204295136034489
Writing metric power__switching__total: 0.003577797906473279
Writing metric power__leakage__total: 2.8589596468009404e-7
Writing metric power__total: 0.010782378725707531

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: 1.5820287749832107
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.609588 source latency _2319_/CLK ^
-0.777559 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.582029 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 2.0820288304943633
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.609588 source latency _2319_/CLK ^
-0.777559 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
2.082029 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.545646987481902
nom_tt_025C_5v00: 0.545646987481902
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 11.759250794836442
nom_tt_025C_5v00: 11.759250794836442
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.545647
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 11.759251
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.767895         network latency _2400_/CLK
        3.164118 network latency _2408_/CLK
---------------
0.767895 3.164118 latency
        2.396223 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.061604         network latency _2415_/CLK
        3.109007 network latency _2408_/CLK
---------------
2.061604 3.109007 latency
        1.047403 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.739466         network latency _2400_/CLK
        0.751724 network latency _2314_/CLK
---------------
0.739466 0.751724 latency
        0.012258 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 12.24 fmax = 81.69
%OL_END_REPORT
