{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733151010380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151010380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:50:10 2024 " "Processing started: Mon Dec  2 11:50:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151010380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151010380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151010380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733151010784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733151010784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018419 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018420 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Found design unit 1: ram2port-SYN" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018422 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2port " "Found entity 1: ram2port" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018424 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit-behavior " "Found design unit 1: memory_unit-behavior" {  } { { "memory_unit.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018426 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "memory_unit.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.bdf" "" { Schematic "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/display7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018427 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/input.vhd " "Can't analyze file -- file output_files/input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733151018431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input-Behavioral " "Found design unit 1: input-Behavioral" {  } { { "input.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018433 ""} { "Info" "ISGN_ENTITY_NAME" "1 input " "Found entity 1: input" {  } { { "input.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018435 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151018436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151018436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733151018759 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_address cpu.vhd(25) " "VHDL Signal Declaration warning at cpu.vhd(25): used implicit default value for signal \"mem_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_write cpu.vhd(27) " "VHDL Signal Declaration warning at cpu.vhd(27): used implicit default value for signal \"mem_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ula_enable cpu.vhd(29) " "Verilog HDL or VHDL warning at cpu.vhd(29): object \"ula_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_enable cpu.vhd(31) " "Verilog HDL or VHDL warning at cpu.vhd(31): object \"mem_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_enable cpu.vhd(32) " "Verilog HDL or VHDL warning at cpu.vhd(32): object \"input_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_enable cpu.vhd(33) " "Verilog HDL or VHDL warning at cpu.vhd(33): object \"output_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151018762 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_inst\"" {  } { { "cpu.vhd" "program_counter_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151018765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:memory_inst " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:memory_inst\"" {  } { { "cpu.vhd" "memory_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151018767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port memory_unit:memory_inst\|ram2port:ram_instance " "Elaborating entity \"ram2port\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\"" {  } { { "memory_unit.vhd" "ram_instance" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151018773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram2port.vhd" "altsyncram_component" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151018981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151018996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram2port.mif " "Parameter \"init_file\" = \"ram2port.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151018997 ""}  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733151018997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o604.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o604.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o604 " "Found entity 1: altsyncram_o604" {  } { { "db/altsyncram_o604.tdf" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/db/altsyncram_o604.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151019082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o604 memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated " "Elaborating entity \"altsyncram_o604\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151019082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "cpu.vhd" "ula_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151019105 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Borrow ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Borrow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Borrow ula.vhd(25) " "Inferred latch for \"Borrow\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ula.vhd(25) " "Inferred latch for \"Overflow\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry ula.vhd(25) " "Inferred latch for \"Carry\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019108 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:controle_inst " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:controle_inst\"" {  } { { "cpu.vhd" "controle_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151019109 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_a UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151019115 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_b UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151019115 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_r UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151019115 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UnidadeControle.vhd(68) " "VHDL Process Statement warning at UnidadeControle.vhd(68): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019116 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(110) " "VHDL Process Statement warning at UnidadeControle.vhd(110): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019117 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(118) " "VHDL Process Statement warning at UnidadeControle.vhd(118): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019117 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(119) " "VHDL Process Statement warning at UnidadeControle.vhd(119): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019117 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(119) " "VHDL Process Statement warning at UnidadeControle.vhd(119): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(120) " "VHDL Process Statement warning at UnidadeControle.vhd(120): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(120) " "VHDL Process Statement warning at UnidadeControle.vhd(120): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(121) " "VHDL Process Statement warning at UnidadeControle.vhd(121): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(121) " "VHDL Process Statement warning at UnidadeControle.vhd(121): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(122) " "VHDL Process Statement warning at UnidadeControle.vhd(122): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(123) " "VHDL Process Statement warning at UnidadeControle.vhd(123): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(123) " "VHDL Process Statement warning at UnidadeControle.vhd(123): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(124) " "VHDL Process Statement warning at UnidadeControle.vhd(124): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(124) " "VHDL Process Statement warning at UnidadeControle.vhd(124): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(125) " "VHDL Process Statement warning at UnidadeControle.vhd(125): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(125) " "VHDL Process Statement warning at UnidadeControle.vhd(125): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(126) " "VHDL Process Statement warning at UnidadeControle.vhd(126): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(128) " "VHDL Process Statement warning at UnidadeControle.vhd(128): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(129) " "VHDL Process Statement warning at UnidadeControle.vhd(129): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(130) " "VHDL Process Statement warning at UnidadeControle.vhd(130): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(140) " "VHDL Process Statement warning at UnidadeControle.vhd(140): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(144) " "VHDL Process Statement warning at UnidadeControle.vhd(144): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(149) " "VHDL Process Statement warning at UnidadeControle.vhd(149): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019118 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(163) " "VHDL Process Statement warning at UnidadeControle.vhd(163): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019119 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(168) " "VHDL Process Statement warning at UnidadeControle.vhd(168): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019119 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(172) " "VHDL Process Statement warning at UnidadeControle.vhd(172): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019119 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(176) " "VHDL Process Statement warning at UnidadeControle.vhd(176): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151019119 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAUX1 UnidadeControle.vhd(53) " "VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable \"regAUX1\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151019120 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAUX0 UnidadeControle.vhd(53) " "VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable \"regAUX0\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151019120 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX0\[0\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX0\[0\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019121 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX0\[1\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX0\[1\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019121 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX1\[0\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX1\[0\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019121 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX1\[1\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX1\[1\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151019121 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733151019880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151020207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733151020481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151020481 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[0\] " "No output dependent on input pin \"in_data\[0\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[1\] " "No output dependent on input pin \"in_data\[1\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[2\] " "No output dependent on input pin \"in_data\[2\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[3\] " "No output dependent on input pin \"in_data\[3\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[4\] " "No output dependent on input pin \"in_data\[4\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[5\] " "No output dependent on input pin \"in_data\[5\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[6\] " "No output dependent on input pin \"in_data\[6\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[7\] " "No output dependent on input pin \"in_data\[7\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151020703 "|CPU|in_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733151020703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733151020706 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733151020706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733151020706 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733151020706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733151020706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151020733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 11:50:20 2024 " "Processing ended: Mon Dec  2 11:50:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151020733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151020733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151020733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151020733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733151022528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151022529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:50:21 2024 " "Processing started: Mon Dec  2 11:50:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151022529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733151022529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733151022529 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733151023922 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1733151023922 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1733151023923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733151024076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733151024077 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733151024088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733151024128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733151024128 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated\|ram_block1a4 " "Atom \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1733151024231 "|CPU|memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1733151024231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733151024410 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733151024510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733151024811 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733151024817 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733151025023 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733151028737 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 30 global CLKCTRL_G10 " "clk~inputCLKENA0 with 30 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1733151028818 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1733151028818 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151028818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733151028856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733151028856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733151028857 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733151028857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733151028858 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733151028858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733151028859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733151028859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733151028859 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a0 " "Node \"a0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a1 " "Node \"a1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a2 " "Node \"a2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a3 " "Node \"a3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a4 " "Node \"a4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a5 " "Node \"a5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a6 " "Node \"a6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b0 " "Node \"b0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b1 " "Node \"b1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b2 " "Node \"b2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b3 " "Node \"b3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b4 " "Node \"b4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b5 " "Node \"b5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b6 " "Node \"b6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_fpga " "Node \"clk_fpga\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_fpga" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in0 " "Node \"in0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in1 " "Node \"in1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in10 " "Node \"in10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in12 " "Node \"in12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in13 " "Node \"in13\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in14 " "Node \"in14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in2 " "Node \"in2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in3 " "Node \"in3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in4 " "Node \"in4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in5 " "Node \"in5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in6 " "Node \"in6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in7 " "Node \"in7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in8 " "Node \"in8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in9 " "Node \"in9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name10 " "Node \"pin_name10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name11 " "Node \"pin_name11\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name12 " "Node \"pin_name12\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name14 " "Node \"pin_name14\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name15 " "Node \"pin_name15\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name3 " "Node \"pin_name3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name4 " "Node \"pin_name4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name5 " "Node \"pin_name5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name6 " "Node \"pin_name6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name7 " "Node \"pin_name7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name8 " "Node \"pin_name8\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name9 " "Node \"pin_name9\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ulaenable " "Node \"ulaenable\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ulaenable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733151028997 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733151028997 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151028999 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733151032273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733151032273 ""}
{ "Warning" "WSTA_SCC_LOOP" "184 " "Found combinational loop of 184 nodes" { { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|datad " "Node \"ula_inst\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|sumout " "Node \"ula_inst\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|dataa " "Node \"ula_inst\|Mux10~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|combout " "Node \"ula_inst\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datab " "Node \"ula_inst\|Equal1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|combout " "Node \"ula_inst\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datae " "Node \"ula_inst\|Equal1~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|combout " "Node \"ula_inst\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|datad " "Node \"controle_inst\|Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|combout " "Node \"controle_inst\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|datad " "Node \"ula_inst\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|cout " "Node \"ula_inst\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|cin " "Node \"ula_inst\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|cout " "Node \"ula_inst\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|cin " "Node \"ula_inst\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|cout " "Node \"ula_inst\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|cin " "Node \"ula_inst\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|cout " "Node \"ula_inst\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|cin " "Node \"ula_inst\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|sumout " "Node \"ula_inst\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datad " "Node \"ula_inst\|Mux3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|combout " "Node \"ula_inst\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|datae " "Node \"controle_inst\|Selector7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|datae " "Node \"controle_inst\|Selector8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|combout " "Node \"controle_inst\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|datad " "Node \"ula_inst\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|cout " "Node \"ula_inst\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|cin " "Node \"ula_inst\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|sumout " "Node \"ula_inst\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datad " "Node \"ula_inst\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|combout " "Node \"ula_inst\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datac " "Node \"ula_inst\|Equal1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|sumout " "Node \"ula_inst\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datad " "Node \"ula_inst\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|combout " "Node \"ula_inst\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datab " "Node \"ula_inst\|Equal1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|datad " "Node \"ula_inst\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|cout " "Node \"ula_inst\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|cin " "Node \"ula_inst\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|cout " "Node \"ula_inst\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|cin " "Node \"ula_inst\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|cout " "Node \"ula_inst\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|cin " "Node \"ula_inst\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|cout " "Node \"ula_inst\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|cin " "Node \"ula_inst\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|cout " "Node \"ula_inst\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|cin " "Node \"ula_inst\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|sumout " "Node \"ula_inst\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datac " "Node \"ula_inst\|Mux3~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|sumout " "Node \"ula_inst\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datae " "Node \"ula_inst\|Mux4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|combout " "Node \"ula_inst\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datad " "Node \"ula_inst\|Equal1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|sumout " "Node \"ula_inst\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datae " "Node \"ula_inst\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|combout " "Node \"ula_inst\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datad " "Node \"ula_inst\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|sumout " "Node \"ula_inst\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datae " "Node \"ula_inst\|Mux6~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|combout " "Node \"ula_inst\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datac " "Node \"ula_inst\|Equal1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|sumout " "Node \"ula_inst\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datae " "Node \"ula_inst\|Mux7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|sumout " "Node \"ula_inst\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datae " "Node \"ula_inst\|Mux8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|datac " "Node \"controle_inst\|Selector9~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|combout " "Node \"controle_inst\|Selector9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~3\|dataf " "Node \"controle_inst\|Selector9~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~3\|combout " "Node \"controle_inst\|Selector9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|datad " "Node \"ula_inst\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|cout " "Node \"ula_inst\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|cin " "Node \"ula_inst\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|sumout " "Node \"ula_inst\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datad " "Node \"ula_inst\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|combout " "Node \"ula_inst\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|dataa " "Node \"ula_inst\|Equal1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|datad " "Node \"ula_inst\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|cout " "Node \"ula_inst\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|cin " "Node \"ula_inst\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|sumout " "Node \"ula_inst\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datae " "Node \"ula_inst\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|dataf " "Node \"controle_inst\|Selector9~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|combout " "Node \"controle_inst\|Selector9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|dataa " "Node \"ula_inst\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|dataa " "Node \"ula_inst\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|dataa " "Node \"ula_inst\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|sumout " "Node \"ula_inst\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datad " "Node \"ula_inst\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|datab " "Node \"ula_inst\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|dataa " "Node \"ula_inst\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|sumout " "Node \"ula_inst\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datad " "Node \"ula_inst\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|datab " "Node \"ula_inst\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|dataa " "Node \"ula_inst\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|sumout " "Node \"ula_inst\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datad " "Node \"ula_inst\|Mux6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|datad " "Node \"ula_inst\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|datad " "Node \"ula_inst\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|sumout " "Node \"ula_inst\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datad " "Node \"ula_inst\|Mux10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|cout " "Node \"ula_inst\|Add1~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|cin " "Node \"ula_inst\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|datad " "Node \"controle_inst\|Selector3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|combout " "Node \"controle_inst\|Selector3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector4~0\|datad " "Node \"controle_inst\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector4~0\|combout " "Node \"controle_inst\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datad " "Node \"ula_inst\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|combout " "Node \"ula_inst\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datae " "Node \"ula_inst\|Mux3~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|combout " "Node \"ula_inst\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datab " "Node \"ula_inst\|Mux10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|dataa " "Node \"ula_inst\|Mux3~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|dataa " "Node \"ula_inst\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|dataa " "Node \"ula_inst\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|dataa " "Node \"ula_inst\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|dataa " "Node \"ula_inst\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|dataa " "Node \"ula_inst\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|dataa " "Node \"ula_inst\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datad " "Node \"ula_inst\|Mux3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|combout " "Node \"ula_inst\|Mux3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datac " "Node \"ula_inst\|Mux10~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datab " "Node \"ula_inst\|Mux3~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datab " "Node \"ula_inst\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datab " "Node \"ula_inst\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datab " "Node \"ula_inst\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datab " "Node \"ula_inst\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datab " "Node \"ula_inst\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datab " "Node \"ula_inst\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~0\|datab " "Node \"ula_inst\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~0\|combout " "Node \"ula_inst\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|dataf " "Node \"ula_inst\|Mux4~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector5~0\|datad " "Node \"controle_inst\|Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector5~0\|combout " "Node \"controle_inst\|Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datac " "Node \"ula_inst\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~0\|datab " "Node \"ula_inst\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~0\|combout " "Node \"ula_inst\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|dataf " "Node \"ula_inst\|Mux5~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~0\|datac " "Node \"ula_inst\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~0\|combout " "Node \"ula_inst\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|dataa " "Node \"ula_inst\|Mux3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|dataa " "Node \"ula_inst\|Mux3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~1\|datad " "Node \"ula_inst\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~1\|combout " "Node \"ula_inst\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datab " "Node \"ula_inst\|Mux3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datab " "Node \"ula_inst\|Mux3~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~5\|datad " "Node \"controle_inst\|Selector3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~5\|combout " "Node \"controle_inst\|Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~9\|dataa " "Node \"ula_inst\|Mux3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~9\|combout " "Node \"ula_inst\|Mux3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datae " "Node \"ula_inst\|Mux3~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datae " "Node \"ula_inst\|Mux3~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector10~0\|datad " "Node \"controle_inst\|Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector10~0\|combout " "Node \"controle_inst\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~1\|datac " "Node \"controle_inst\|Selector9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~1\|combout " "Node \"controle_inst\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~1\|datab " "Node \"ula_inst\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~1\|combout " "Node \"ula_inst\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datae " "Node \"ula_inst\|Mux10~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~1\|datab " "Node \"ula_inst\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~1\|combout " "Node \"ula_inst\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datad " "Node \"ula_inst\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datac " "Node \"ula_inst\|Mux3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~0\|dataa " "Node \"ula_inst\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~0\|combout " "Node \"ula_inst\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|dataf " "Node \"ula_inst\|Mux8~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~0\|dataa " "Node \"ula_inst\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~0\|combout " "Node \"ula_inst\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|dataf " "Node \"ula_inst\|Mux9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~0\|dataa " "Node \"ula_inst\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~0\|combout " "Node \"ula_inst\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|dataf " "Node \"ula_inst\|Mux7~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|dataa " "Node \"ula_inst\|Equal1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|datad " "Node \"controle_inst\|Selector8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|datab " "Node \"controle_inst\|Selector9~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|datae " "Node \"controle_inst\|Selector9~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|datac " "Node \"controle_inst\|Selector3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector6~0\|dataf " "Node \"controle_inst\|Selector6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector6~0\|combout " "Node \"controle_inst\|Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|datad " "Node \"ula_inst\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~0\|datab " "Node \"ula_inst\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~0\|combout " "Node \"ula_inst\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|dataf " "Node \"ula_inst\|Mux6~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|cout " "Node \"ula_inst\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|cin " "Node \"ula_inst\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151032275 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 29 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 65 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1733151032275 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "184 " "Design contains combinational loop of 184 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1733151032278 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733151032281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733151032281 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733151032281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733151032292 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733151032387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151033908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733151034604 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733151035734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151035734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733151036924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22" {  } { { "loc" "" { Generic "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22"} { { 12 { 0 ""} 0 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733151039168 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733151039168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733151040092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733151040092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151040097 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733151043488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733151043504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733151043842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733151043842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733151044141 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733151046075 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733151046275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733151046368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 247 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6281 " "Peak virtual memory: 6281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151046825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 11:50:46 2024 " "Processing ended: Mon Dec  2 11:50:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151046825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151046825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151046825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733151046825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733151048275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151048276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:50:48 2024 " "Processing started: Mon Dec  2 11:50:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151048276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733151048276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733151048276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733151048953 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733151052447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151052751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 11:50:52 2024 " "Processing ended: Mon Dec  2 11:50:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151052751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151052751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151052751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733151052751 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733151053491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733151054200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151054200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:50:53 2024 " "Processing started: Mon Dec  2 11:50:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151054200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733151054200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733151054200 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733151054325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733151054886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733151054886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151054924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151054924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733151055222 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151055222 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733151055223 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733151055223 ""}
{ "Warning" "WSTA_SCC_LOOP" "184 " "Found combinational loop of 184 nodes" { { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|datad " "Node \"ula_inst\|Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|sumout " "Node \"ula_inst\|Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datae " "Node \"ula_inst\|Mux10~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|combout " "Node \"ula_inst\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datac " "Node \"ula_inst\|Equal1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|combout " "Node \"ula_inst\|Equal1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|dataf " "Node \"ula_inst\|Equal1~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|combout " "Node \"ula_inst\|Equal1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|dataa " "Node \"controle_inst\|Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|combout " "Node \"controle_inst\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|datad " "Node \"ula_inst\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|sumout " "Node \"ula_inst\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datae " "Node \"ula_inst\|Mux7~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|combout " "Node \"ula_inst\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|dataa " "Node \"ula_inst\|Equal1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|cout " "Node \"ula_inst\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|cin " "Node \"ula_inst\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|cout " "Node \"ula_inst\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|cin " "Node \"ula_inst\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|cout " "Node \"ula_inst\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|cin " "Node \"ula_inst\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|cout " "Node \"ula_inst\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|cin " "Node \"ula_inst\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|sumout " "Node \"ula_inst\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datac " "Node \"ula_inst\|Mux3~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|combout " "Node \"ula_inst\|Mux3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|datad " "Node \"controle_inst\|Selector3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|combout " "Node \"controle_inst\|Selector3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector10~0\|datac " "Node \"controle_inst\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector10~0\|combout " "Node \"controle_inst\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector4~0\|datab " "Node \"controle_inst\|Selector4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector4~0\|combout " "Node \"controle_inst\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~0\|datad " "Node \"ula_inst\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~0\|combout " "Node \"ula_inst\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|dataa " "Node \"ula_inst\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|combout " "Node \"ula_inst\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datab " "Node \"ula_inst\|Equal1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datab " "Node \"ula_inst\|Mux3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|combout " "Node \"ula_inst\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|dataa " "Node \"ula_inst\|Mux3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|combout " "Node \"ula_inst\|Mux3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|dataa " "Node \"ula_inst\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datac " "Node \"ula_inst\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datac " "Node \"ula_inst\|Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|combout " "Node \"ula_inst\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datae " "Node \"ula_inst\|Equal1~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datac " "Node \"ula_inst\|Mux10~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datae " "Node \"ula_inst\|Mux6~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|combout " "Node \"ula_inst\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datad " "Node \"ula_inst\|Equal1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datac " "Node \"ula_inst\|Mux5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|combout " "Node \"ula_inst\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|datae " "Node \"ula_inst\|Equal1~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datad " "Node \"ula_inst\|Mux3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datae " "Node \"ula_inst\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|combout " "Node \"ula_inst\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~2\|datac " "Node \"ula_inst\|Equal1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|dataa " "Node \"ula_inst\|Mux3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|combout " "Node \"ula_inst\|Mux3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datab " "Node \"ula_inst\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datad " "Node \"ula_inst\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datab " "Node \"ula_inst\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|dataa " "Node \"ula_inst\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datab " "Node \"ula_inst\|Mux10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datad " "Node \"ula_inst\|Mux6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datab " "Node \"ula_inst\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datab " "Node \"ula_inst\|Mux3~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector5~0\|datac " "Node \"controle_inst\|Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector5~0\|combout " "Node \"controle_inst\|Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~0\|datad " "Node \"ula_inst\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~0\|combout " "Node \"ula_inst\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datad " "Node \"ula_inst\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datad " "Node \"ula_inst\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~1\|datad " "Node \"ula_inst\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~1\|combout " "Node \"ula_inst\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datac " "Node \"ula_inst\|Mux3~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datab " "Node \"ula_inst\|Mux3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~1\|datad " "Node \"controle_inst\|Selector9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~1\|combout " "Node \"controle_inst\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~0\|datab " "Node \"ula_inst\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~0\|combout " "Node \"ula_inst\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datad " "Node \"ula_inst\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~0\|datab " "Node \"ula_inst\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~0\|combout " "Node \"ula_inst\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datab " "Node \"ula_inst\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~0\|datab " "Node \"ula_inst\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~0\|combout " "Node \"ula_inst\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datab " "Node \"ula_inst\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~1\|datab " "Node \"ula_inst\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~1\|combout " "Node \"ula_inst\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|dataa " "Node \"ula_inst\|Mux10~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~1\|datad " "Node \"ula_inst\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~1\|combout " "Node \"ula_inst\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datad " "Node \"ula_inst\|Mux3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datad " "Node \"ula_inst\|Mux3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~5\|datab " "Node \"controle_inst\|Selector3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~5\|combout " "Node \"controle_inst\|Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~2\|datae " "Node \"ula_inst\|Mux3~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~9\|datac " "Node \"ula_inst\|Mux3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~9\|combout " "Node \"ula_inst\|Mux3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|dataf " "Node \"ula_inst\|Mux3~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~0\|datae " "Node \"ula_inst\|Equal0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal0~0\|combout " "Node \"ula_inst\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~6\|datae " "Node \"ula_inst\|Mux3~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~4\|datae " "Node \"ula_inst\|Mux3~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector7~0\|datae " "Node \"controle_inst\|Selector7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|datad " "Node \"controle_inst\|Selector9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|combout " "Node \"controle_inst\|Selector9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~3\|dataa " "Node \"controle_inst\|Selector9~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~3\|combout " "Node \"controle_inst\|Selector9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|dataf " "Node \"ula_inst\|Add0~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|cout " "Node \"ula_inst\|Add0~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|cin " "Node \"ula_inst\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|cout " "Node \"ula_inst\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~13\|cin " "Node \"ula_inst\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|sumout " "Node \"ula_inst\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datad " "Node \"ula_inst\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|sumout " "Node \"ula_inst\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|datac " "Node \"ula_inst\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|datad " "Node \"ula_inst\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|sumout " "Node \"ula_inst\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux9~1\|dataa " "Node \"ula_inst\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|cout " "Node \"ula_inst\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|cin " "Node \"ula_inst\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|cout " "Node \"ula_inst\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|cin " "Node \"ula_inst\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|cout " "Node \"ula_inst\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|cin " "Node \"ula_inst\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|cout " "Node \"ula_inst\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|cin " "Node \"ula_inst\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|cout " "Node \"ula_inst\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|cin " "Node \"ula_inst\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|cout " "Node \"ula_inst\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|cin " "Node \"ula_inst\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|sumout " "Node \"ula_inst\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux3~10\|datae " "Node \"ula_inst\|Mux3~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|sumout " "Node \"ula_inst\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datad " "Node \"ula_inst\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|sumout " "Node \"ula_inst\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|datae " "Node \"ula_inst\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|sumout " "Node \"ula_inst\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datac " "Node \"ula_inst\|Mux6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|sumout " "Node \"ula_inst\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux7~1\|datac " "Node \"ula_inst\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|sumout " "Node \"ula_inst\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux8~1\|datae " "Node \"ula_inst\|Mux8~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|datae " "Node \"controle_inst\|Selector8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|combout " "Node \"controle_inst\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~9\|dataf " "Node \"ula_inst\|Add0~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~9\|dataf " "Node \"ula_inst\|Add1~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|datae " "Node \"controle_inst\|Selector9~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|combout " "Node \"controle_inst\|Selector9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~29\|dataa " "Node \"ula_inst\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|dataa " "Node \"ula_inst\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~17\|sumout " "Node \"ula_inst\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|dataa " "Node \"ula_inst\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|dataa " "Node \"ula_inst\|Add0~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~21\|sumout " "Node \"ula_inst\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux5~1\|dataa " "Node \"ula_inst\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|dataa " "Node \"ula_inst\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~25\|sumout " "Node \"ula_inst\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux4~1\|datae " "Node \"ula_inst\|Mux4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~29\|dataa " "Node \"ula_inst\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|datad " "Node \"ula_inst\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|sumout " "Node \"ula_inst\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux10~2\|datad " "Node \"ula_inst\|Mux10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~1\|cout " "Node \"ula_inst\|Add1~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~5\|cin " "Node \"ula_inst\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~13\|datad " "Node \"ula_inst\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~21\|dataa " "Node \"ula_inst\|Add1~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~25\|dataa " "Node \"ula_inst\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Equal1~1\|dataf " "Node \"ula_inst\|Equal1~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~4\|dataf " "Node \"controle_inst\|Selector9~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector8~0\|dataa " "Node \"controle_inst\|Selector8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector6~0\|dataf " "Node \"controle_inst\|Selector6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector6~0\|combout " "Node \"controle_inst\|Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~0\|datad " "Node \"ula_inst\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~0\|combout " "Node \"ula_inst\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Mux6~1\|datab " "Node \"ula_inst\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add1~17\|datac " "Node \"ula_inst\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector9~2\|dataf " "Node \"controle_inst\|Selector9~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "controle_inst\|Selector3~2\|dataf " "Node \"controle_inst\|Selector3~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~1\|cout " "Node \"ula_inst\|Add0~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""} { "Warning" "WSTA_SCC_NODE" "ula_inst\|Add0~5\|cin " "Node \"ula_inst\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151055224 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 29 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 65 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1733151055224 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "184 " "Design contains combinational loop of 184 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1733151055227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733151055229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733151055229 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733151055231 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733151055240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733151055265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733151055265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.210 " "Worst-case setup slack is -5.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.210             -72.318 clk  " "   -5.210             -72.318 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151055271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk  " "    0.337               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151055278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151055286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151055302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -148.010 clk  " "   -2.636            -148.010 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151055304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151055304 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733151055314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733151055353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733151056358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733151056415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733151056422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733151056422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.347 " "Worst-case setup slack is -5.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.347             -74.732 clk  " "   -5.347             -74.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151056429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk  " "    0.316               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151056447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151056450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151056459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -148.618 clk  " "   -2.636            -148.618 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151056462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151056462 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733151056473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733151056659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733151057544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733151057589 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733151057594 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733151057594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.198 " "Worst-case setup slack is -2.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198             -19.606 clk  " "   -2.198             -19.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151057610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151057617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -109.522 clk  " "   -2.174            -109.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057621 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733151057647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733151057794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733151057795 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733151057795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.906 " "Worst-case setup slack is -1.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -16.952 clk  " "   -1.906             -16.952 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk  " "    0.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151057809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733151057817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -109.613 clk  " "   -2.174            -109.613 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733151057820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733151057820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733151059019 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733151059020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 192 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151059076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 11:50:59 2024 " "Processing ended: Mon Dec  2 11:50:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151059076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151059076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151059076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733151059076 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 492 s " "Quartus Prime Full Compilation was successful. 0 errors, 492 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733151059757 ""}
