/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [13:0] _06_;
  wire [6:0] _07_;
  wire [14:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [7:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [20:0] celloutsig_0_4z;
  wire [31:0] celloutsig_0_51z;
  wire [11:0] celloutsig_0_54z;
  wire [13:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_74z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = _00_ ? celloutsig_0_3z : celloutsig_0_29z;
  assign celloutsig_0_21z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_15z;
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & 1'h0);
  assign celloutsig_0_0z = ~in_data[29];
  assign celloutsig_0_36z = ~celloutsig_0_24z;
  assign celloutsig_1_8z = ~celloutsig_1_5z;
  assign celloutsig_0_17z = ~celloutsig_0_7z;
  assign celloutsig_1_1z = ~((in_data[104] | _01_) & in_data[183]);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[3] | celloutsig_0_0z) & celloutsig_0_4z[10]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_25z = ~((celloutsig_0_13z | celloutsig_0_22z) & celloutsig_0_20z[1]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_1z) & in_data[80]);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_12z) & (celloutsig_0_14z[2] | celloutsig_0_20z[7]));
  assign celloutsig_1_7z = _01_ | ~(celloutsig_1_4z);
  assign celloutsig_0_15z = celloutsig_0_8z | ~(celloutsig_0_13z);
  assign celloutsig_0_6z = celloutsig_0_3z | celloutsig_0_4z[18];
  assign celloutsig_1_19z = celloutsig_1_14z[2] | celloutsig_1_6z;
  assign celloutsig_0_39z = celloutsig_0_29z ^ celloutsig_0_5z[9];
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_5z[4];
  assign celloutsig_1_11z = ~(celloutsig_1_9z ^ celloutsig_1_7z);
  assign celloutsig_0_19z = ~(celloutsig_0_5z[13] ^ celloutsig_0_10z);
  assign celloutsig_0_11z = { in_data[61:50], celloutsig_0_10z } + in_data[77:65];
  assign celloutsig_0_26z = { celloutsig_0_5z[12:8], celloutsig_0_17z, celloutsig_0_19z } + { celloutsig_0_19z, 2'h0, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_0z };
  reg [13:0] _33_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 14'h0000;
    else _33_ <= { celloutsig_0_9z, celloutsig_0_35z, celloutsig_0_15z };
  assign { _06_[13:10], _04_, _00_, _05_[5], _06_[6], _02_, _06_[4:0] } = _33_;
  reg [4:0] _34_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 5'h00;
    else _34_ <= { celloutsig_0_67z, celloutsig_0_67z, celloutsig_0_62z, celloutsig_0_17z, celloutsig_0_15z };
  assign out_data[36:32] = _34_;
  reg [6:0] _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 7'h00;
    else _35_ <= in_data[126:120];
  assign { _07_[6:1], _01_ } = _35_;
  reg [14:0] _36_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _36_ <= 15'h0000;
    else _36_ <= { celloutsig_0_4z[15:3], celloutsig_0_0z, celloutsig_0_8z };
  assign { _08_[14:2], _03_, _08_[0] } = _36_;
  assign celloutsig_0_40z = { celloutsig_0_30z[4:0], celloutsig_0_13z } / { 1'h1, celloutsig_0_34z, celloutsig_0_12z };
  assign celloutsig_1_3z = { _07_[6:1], _01_ } === { in_data[117:112], celloutsig_1_1z };
  assign celloutsig_0_74z = { celloutsig_0_27z[11], celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_12z } >= { celloutsig_0_40z[4:0], celloutsig_0_36z };
  assign celloutsig_0_18z = { celloutsig_0_5z[9:8], 1'h0 } > { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_5z[6:4], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_12z } > celloutsig_0_11z[10:3];
  assign celloutsig_1_4z = ! { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = ! { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_1z = ! in_data[38:30];
  assign celloutsig_0_23z = ! in_data[4:1];
  assign celloutsig_0_35z = { celloutsig_0_4z[19:8], celloutsig_0_6z } || { _08_[7:2], _03_, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[8:4], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } || { celloutsig_0_5z[11:3], celloutsig_0_4z[3], celloutsig_0_5z[1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_5z = in_data[189:187] || celloutsig_1_2z[6:4];
  assign celloutsig_1_17z = { celloutsig_1_2z[6:5], celloutsig_1_7z } || { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_62z = celloutsig_0_5z[11] & ~(celloutsig_0_22z);
  assign celloutsig_0_67z = celloutsig_0_60z[2] & ~(celloutsig_0_4z[5]);
  assign celloutsig_0_24z = in_data[19] & ~(celloutsig_0_19z);
  assign celloutsig_1_2z = in_data[157:149] % { 1'h1, _07_[4], _07_[6:1], _01_ };
  assign celloutsig_0_9z = { in_data[42:33], celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, celloutsig_0_4z[9:0], 1'h0 };
  assign celloutsig_0_16z = { celloutsig_0_4z[18], celloutsig_0_3z, celloutsig_0_10z } % { 1'h1, in_data[47:46] };
  assign celloutsig_0_27z = { celloutsig_0_20z[11:1], celloutsig_0_17z, 1'h0 } % { 1'h1, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_2z } != { celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_60z = celloutsig_0_54z[6:3] | celloutsig_0_54z[6:3];
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_4z } | { celloutsig_1_14z[8:5], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_30z = { celloutsig_0_26z[5:0], celloutsig_0_24z, celloutsig_0_25z } | { celloutsig_0_4z[19:13], celloutsig_0_25z };
  assign celloutsig_0_47z = | celloutsig_0_40z[4:0];
  assign celloutsig_1_9z = | celloutsig_1_2z[5:3];
  assign celloutsig_1_12z = | { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z[5:3], celloutsig_1_1z, in_data[134] };
  assign celloutsig_0_33z = ^ celloutsig_0_5z[11:6];
  assign celloutsig_0_49z = ^ { celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_44z, celloutsig_0_12z };
  assign celloutsig_1_15z = ^ { _07_[4], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_0_34z = celloutsig_0_9z[4:1] >> { celloutsig_0_20z[7:5], celloutsig_0_13z };
  assign celloutsig_0_20z = { celloutsig_0_11z[8:5], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z[4:1], 1'h1, celloutsig_0_6z } << { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_4z = in_data[41:21] <<< { in_data[82:63], celloutsig_0_0z };
  assign celloutsig_0_51z = { _08_[11:8], celloutsig_0_31z[5:1], celloutsig_0_4z[0], celloutsig_0_47z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_19z } <<< { celloutsig_0_26z[1:0], celloutsig_0_8z, celloutsig_0_31z[5:1], celloutsig_0_4z[0], celloutsig_0_39z, celloutsig_0_49z, celloutsig_0_47z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_47z, celloutsig_0_49z, 1'h0, celloutsig_0_31z[5:1], celloutsig_0_4z[0] };
  assign celloutsig_0_54z = { celloutsig_0_51z[18:15], celloutsig_0_24z, 1'h0, celloutsig_0_29z, celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_3z } <<< { _06_[12:10], _04_, _00_, _05_[5], _06_[6], _02_, _06_[4:1] };
  assign celloutsig_1_14z = in_data[150:139] <<< { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z, _07_[6:1], _01_, celloutsig_1_13z };
  assign { celloutsig_0_5z[1], celloutsig_0_5z[13:3] } = { celloutsig_0_3z, in_data[58:48] } | { celloutsig_0_4z[2], celloutsig_0_4z[14:4] };
  assign { celloutsig_0_14z[1], celloutsig_0_14z[4:2] } = ~ { celloutsig_0_6z, celloutsig_0_5z[13:11] };
  assign { celloutsig_0_31z[5:4], celloutsig_0_31z[1], celloutsig_0_31z[3:2] } = { celloutsig_0_30z[7:6], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_1z } | { celloutsig_0_4z[5:4], celloutsig_0_4z[1], celloutsig_0_4z[3:2] };
  assign _05_[4:0] = { celloutsig_0_14z[4:1], 1'h1 };
  assign { _06_[9:7], _06_[5] } = { _04_, _00_, _05_[5], _02_ };
  assign _07_[0] = _01_;
  assign _08_[1] = _03_;
  assign celloutsig_0_14z[0] = 1'h1;
  assign celloutsig_0_31z[0] = celloutsig_0_4z[0];
  assign { celloutsig_0_5z[2], celloutsig_0_5z[0] } = { celloutsig_0_4z[3], celloutsig_0_3z };
  assign { out_data[134:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z };
endmodule
