Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 22:30:52 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 main/checked/queue_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/curval_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 2.090ns (31.821%)  route 4.478ns (68.179%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, unplaced)      0.584     2.920    main/checked/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/checked/queue_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  main/checked/queue_reg[3][2]/Q
                         net (fo=1, unplaced)         0.965     4.341    main/checked/queue_reg_n_0_[3][2]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 f  main/checked/maxval[2]_i_2/O
                         net (fo=1, unplaced)         0.449     5.085    main/checked/maxval[2]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.118     5.203 f  main/checked/maxval[2]_i_1/O
                         net (fo=6, unplaced)         0.481     5.684    main/checked/maxval[2]_i_1_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.808 r  main/checked/read_ptr_min[2]_i_32/O
                         net (fo=1, unplaced)         0.639     6.447    main/checked/read_ptr_min[2]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.954 r  main/checked/read_ptr_min_reg[2]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     6.963    main/checked/read_ptr_min_reg[2]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  main/checked/read_ptr_min_reg[2]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     7.077    main/checked/read_ptr_min_reg[2]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  main/checked/read_ptr_min_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     7.191    main/checked/read_ptr_min_reg[2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  main/checked/read_ptr_min_reg[2]_i_2/CO[3]
                         net (fo=4, unplaced)         0.942     8.247    main/checked/curval1
                         LUT2 (Prop_lut2_I0_O)        0.124     8.371 r  main/checked/curval[31]_i_3/O
                         net (fo=1, unplaced)         0.449     8.820    main/checked/curval[31]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.944 r  main/checked/curval[31]_i_2/O
                         net (fo=32, unplaced)        0.544     9.488    main/checked/curval[31]_i_2_n_0
                         FDSE                                         r  main/checked/curval_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, unplaced)      0.439    12.660    main/checked/clk_100mhz_IBUF_BUFG
                         FDSE                                         r  main/checked/curval_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDSE (Setup_fdse_C_CE)      -0.202    12.538    main/checked/curval_reg[0]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  3.050    




