// Seed: 2224861997
module module_0 ();
  wor id_1 = 1'b0;
  assign id_1 = id_1;
  assign id_1 = 1;
  bit id_2;
  ;
  wire id_3;
  initial begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output tri1 id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire [1  <  -1 : -1] id_5 = id_3;
  wire id_6;
  ;
  wire id_7;
  assign id_1 = -1;
  tri0 id_8 = -1;
endmodule
