{"result": {"query": ":facetid:toc:\"db/conf/hpca/hpca2016.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.91"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "58", "@dc": "58", "@oc": "58", "@id": "40441521", "text": ":facetid:toc:db/conf/hpca/hpca2016.bht"}}, "hits": {"@total": "58", "@computed": "58", "@sent": "58", "@first": "0", "hit": [{"@score": "1", "@id": "2868482", "info": {"authors": {"author": [{"@pid": "30/4954-1", "text": "Daniel Wong 0001"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "02/5812", "text": "Murali Annavaram"}]}, "title": "Approximating warps with intra-warp operand value similarity.", "venue": "HPCA", "pages": "176-187", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/0001KA16", "doi": "10.1109/HPCA.2016.7446063", "ee": "https://doi.org/10.1109/HPCA.2016.7446063", "url": "https://dblp.org/rec/conf/hpca/0001KA16"}, "url": "URL#2868482"}, {"@score": "1", "@id": "2868483", "info": {"authors": {"author": [{"@pid": "20/9131", "text": "Neha Agarwal"}, {"@pid": "12/9118", "text": "David W. Nellans"}, {"@pid": "85/6918", "text": "Eiman Ebrahimi"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}, {"@pid": "178/3195", "text": "John Danskin"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Selective GPU caches to eliminate CPU-GPU HW cache coherence.", "venue": "HPCA", "pages": "494-506", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/AgarwalNEWDK16", "doi": "10.1109/HPCA.2016.7446089", "ee": "https://doi.org/10.1109/HPCA.2016.7446089", "url": "https://dblp.org/rec/conf/hpca/AgarwalNEWDK16"}, "url": "URL#2868483"}, {"@score": "1", "@id": "2868484", "info": {"authors": {"author": [{"@pid": "42/7272", "text": "Nathan Beckmann"}, {"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}]}, "title": "Modeling cache performance beyond LRU.", "venue": "HPCA", "pages": "225-236", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/BeckmannS16", "doi": "10.1109/HPCA.2016.7446067", "ee": "https://doi.org/10.1109/HPCA.2016.7446067", "url": "https://dblp.org/rec/conf/hpca/BeckmannS16"}, "url": "URL#2868484"}, {"@score": "1", "@id": "2868485", "info": {"authors": {"author": [{"@pid": "37/4871", "text": "Mahdi Nazm Bojnordi"}, {"@pid": "i/EnginIpek", "text": "Engin Ipek"}]}, "title": "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning.", "venue": "HPCA", "pages": "1-13", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/BojnordiI16", "doi": "10.1109/HPCA.2016.7446049", "ee": "https://doi.org/10.1109/HPCA.2016.7446049", "url": "https://dblp.org/rec/conf/hpca/BojnordiI16"}, "url": "URL#2868485"}, {"@score": "1", "@id": "2868486", "info": {"authors": {"author": [{"@pid": "72/6329", "text": "Kevin K. Chang"}, {"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.", "venue": "HPCA", "pages": "568-580", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ChangNLGQM16", "doi": "10.1109/HPCA.2016.7446095", "ee": "https://doi.org/10.1109/HPCA.2016.7446095", "url": "https://dblp.org/rec/conf/hpca/ChangNLGQM16"}, "url": "URL#2868486"}, {"@score": "1", "@id": "2868487", "info": {"authors": {"author": [{"@pid": "140/2315", "text": "Yajing Chen"}, {"@pid": "177/3928", "text": "Shengshuo Lu"}, {"@pid": "77/6653", "text": "Hun-Seok Kim"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}]}, "title": "A low power software-defined-radio baseband processor for the Internet of Things.", "venue": "HPCA", "pages": "40-51", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ChenLKBDM16", "doi": "10.1109/HPCA.2016.7446052", "ee": "https://doi.org/10.1109/HPCA.2016.7446052", "url": "https://dblp.org/rec/conf/hpca/ChenLKBDM16"}, "url": "URL#2868487"}, {"@score": "1", "@id": "2868488", "info": {"authors": {"author": [{"@pid": "151/4519", "text": "Sui Chen"}, {"@pid": "16/6199-1", "text": "Lu Peng 0001"}]}, "title": "Efficient GPU hardware transactional memory through early conflict resolution.", "venue": "HPCA", "pages": "274-284", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ChenP16", "doi": "10.1109/HPCA.2016.7446071", "ee": "https://doi.org/10.1109/HPCA.2016.7446071", "url": "https://dblp.org/rec/conf/hpca/ChenP16"}, "url": "URL#2868488"}, {"@score": "1", "@id": "2868489", "info": {"authors": {"author": [{"@pid": "146/3426", "text": "Yigit Demir"}, {"@pid": "h/NikolaosHardavellas", "text": "Nikos Hardavellas"}]}, "title": "SLaC: Stage laser control for a flattened butterfly network.", "venue": "HPCA", "pages": "321-332", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/DemirH16", "doi": "10.1109/HPCA.2016.7446075", "ee": "https://doi.org/10.1109/HPCA.2016.7446075", "url": "https://dblp.org/rec/conf/hpca/DemirH16"}, "url": "URL#2868489"}, {"@score": "1", "@id": "2868490", "info": {"authors": {"author": [{"@pid": "32/7673", "text": "Jianbo Dong"}, {"@pid": "79/3631-1", "text": "Rui Hou 0001"}, {"@pid": "40/1854", "text": "Michael C. Huang 0001"}, {"@pid": "j/TaoJiang-10", "text": "Tao Jiang 0010"}, {"@pid": "178/3210", "text": "Boyan Zhao"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}, {"@pid": "51/2659", "text": "Haibin Wang"}, {"@pid": "178/3187", "text": "Xiaosong Cui"}, {"@pid": "52/5615-2", "text": "Lixin Zhang 0002"}]}, "title": "Venice: Exploring server architectures for effective resource sharing.", "venue": "HPCA", "pages": "507-518", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/DongHH0ZMWCZ16", "doi": "10.1109/HPCA.2016.7446090", "ee": "https://doi.org/10.1109/HPCA.2016.7446090", "url": "https://dblp.org/rec/conf/hpca/DongHH0ZMWCZ16"}, "url": "URL#2868490"}, {"@score": "1", "@id": "2868491", "info": {"authors": {"author": [{"@pid": "98/3478", "text": "Kshitij A. Doshi"}, {"@pid": "129/2850", "text": "Ellis Giles"}, {"@pid": "73/1597", "text": "Peter J. Varman"}]}, "title": "Atomic persistence for SCM with a non-intrusive backend controller.", "venue": "HPCA", "pages": "77-89", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/DoshiGV16", "doi": "10.1109/HPCA.2016.7446055", "ee": "https://doi.org/10.1109/HPCA.2016.7446055", "url": "https://dblp.org/rec/conf/hpca/DoshiGV16"}, "url": "URL#2868491"}, {"@score": "1", "@id": "2868492", "info": {"authors": {"author": [{"@pid": "87/7944", "text": "Yuelu Duan"}, {"@pid": "44/1517", "text": "David A. Koufaty"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "SCsafe: Logging sequential consistency violations continuously and precisely.", "venue": "HPCA", "pages": "249-260", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/DuanKT16", "doi": "10.1109/HPCA.2016.7446069", "ee": "https://doi.org/10.1109/HPCA.2016.7446069", "url": "https://dblp.org/rec/conf/hpca/DuanKT16"}, "url": "URL#2868492"}, {"@score": "1", "@id": "2868493", "info": {"authors": {"author": [{"@pid": "118/5388", "text": "Josu\u00e9 Feliu"}, {"@pid": "99/4678", "text": "Stijn Eyerman"}, {"@pid": "59/6649", "text": "Julio Sahuquillo"}, {"@pid": "79/1638", "text": "Salvador Petit"}]}, "title": "Symbiotic job scheduling on the IBM POWER8.", "venue": "HPCA", "pages": "669-680", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/FeliuESP16", "doi": "10.1109/HPCA.2016.7446103", "ee": "https://doi.org/10.1109/HPCA.2016.7446103", "url": "https://dblp.org/rec/conf/hpca/FeliuESP16"}, "url": "URL#2868493"}, {"@score": "1", "@id": "2868494", "info": {"authors": {"author": [{"@pid": "123/7057", "text": "Andrew Ferraiuolo"}, {"@pid": "72/628-8", "text": "Yao Wang 0008"}, {"@pid": "23/3719", "text": "Danfeng Zhang"}, {"@pid": "m/AndrewCMyers", "text": "Andrew C. Myers"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.", "venue": "HPCA", "pages": "382-393", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/FerraiuoloWZMS16", "doi": "10.1109/HPCA.2016.7446080", "ee": "https://doi.org/10.1109/HPCA.2016.7446080", "url": "https://dblp.org/rec/conf/hpca/FerraiuoloWZMS16"}, "url": "URL#2868494"}, {"@score": "1", "@id": "2868495", "info": {"authors": {"author": [{"@pid": "61/7672-1", "text": "Mingyu Gao 0001"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christos Kozyrakis"}]}, "title": "HRL: Efficient and flexible reconfigurable logic for near-data processing.", "venue": "HPCA", "pages": "126-137", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/GaoK16", "doi": "10.1109/HPCA.2016.7446059", "ee": "https://doi.org/10.1109/HPCA.2016.7446059", "url": "https://dblp.org/rec/conf/hpca/GaoK16"}, "url": "URL#2868495"}, {"@score": "1", "@id": "2868496", "info": {"authors": {"author": [{"@pid": "77/11343", "text": "Benjamin Gaudette"}, {"@pid": "26/9655", "text": "Carole-Jean Wu"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.", "venue": "HPCA", "pages": "52-63", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/GaudetteWV16", "doi": "10.1109/HPCA.2016.7446053", "ee": "https://doi.org/10.1109/HPCA.2016.7446053", "url": "https://dblp.org/rec/conf/hpca/GaudetteWV16"}, "url": "URL#2868496"}, {"@score": "1", "@id": "2868498", "info": {"authors": {"author": [{"@pid": "178/3211", "text": "Bhargava Gopireddy"}, {"@pid": "68/11180", "text": "Choungki Song"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "53/4349", "text": "Aditya Agrawal"}, {"@pid": "59/823", "text": "Asit K. Mishra"}]}, "title": "ScalCore: Designing a core for voltage scalability.", "venue": "HPCA", "pages": "681-693", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/GopireddySTKAM16", "doi": "10.1109/HPCA.2016.7446104", "ee": "https://doi.org/10.1109/HPCA.2016.7446104", "url": "https://dblp.org/rec/conf/hpca/GopireddySTKAM16"}, "url": "URL#2868498"}, {"@score": "1", "@id": "2868499", "info": {"authors": {"author": [{"@pid": "49/5740", "text": "Matthew Halpern"}, {"@pid": "72/8314-1", "text": "Yuhao Zhu 0001"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "Mobile CPU&apos;s rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.", "venue": "HPCA", "pages": "64-76", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/HalpernZR16", "doi": "10.1109/HPCA.2016.7446054", "ee": "https://doi.org/10.1109/HPCA.2016.7446054", "url": "https://dblp.org/rec/conf/hpca/HalpernZR16"}, "url": "URL#2868499"}, {"@score": "1", "@id": "2868500", "info": {"authors": {"author": [{"@pid": "147/4013", "text": "Hasan Hassan"}, {"@pid": "118/8979", "text": "Gennady Pekhimenko"}, {"@pid": "163/0027", "text": "Nandita Vijaykumar"}, {"@pid": "117/0561", "text": "Vivek Seshadri"}, {"@pid": "00/10253", "text": "Donghyuk Lee"}, {"@pid": "48/389", "text": "Oguz Ergin"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "ChargeCache: Reducing DRAM latency by exploiting row access locality.", "venue": "HPCA", "pages": "581-593", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/HassanPVSLEM16", "doi": "10.1109/HPCA.2016.7446096", "ee": "https://doi.org/10.1109/HPCA.2016.7446096", "url": "https://dblp.org/rec/conf/hpca/HassanPVSLEM16"}, "url": "URL#2868500"}, {"@score": "1", "@id": "2868501", "info": {"authors": {"author": [{"@pid": "178/3196", "text": "Sina Hassani"}, {"@pid": "117/3152", "text": "Gabriel Southern"}, {"@pid": "81/6097", "text": "Jose Renau"}]}, "title": "LiveSim: Going live with microarchitecture simulation.", "venue": "HPCA", "pages": "606-617", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/HassaniSR16", "doi": "10.1109/HPCA.2016.7446098", "ee": "https://doi.org/10.1109/HPCA.2016.7446098", "url": "https://dblp.org/rec/conf/hpca/HassaniSR16"}, "url": "URL#2868501"}, {"@score": "1", "@id": "2868502", "info": {"authors": {"author": [{"@pid": "92/7061", "text": "Andrew Herdrich"}, {"@pid": "178/3193", "text": "Edwin Verplanke"}, {"@pid": "178/3188", "text": "Priya Autee"}, {"@pid": "93/399", "text": "Ramesh Illikkal"}, {"@pid": "93/4391", "text": "Chris Gianos"}, {"@pid": "65/7863", "text": "Ronak Singhal"}, {"@pid": "i/RaviRIyer", "text": "Ravi R. Iyer 0001"}]}, "title": "Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family.", "venue": "HPCA", "pages": "657-668", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/HerdrichVAIGSI16", "doi": "10.1109/HPCA.2016.7446102", "ee": "https://doi.org/10.1109/HPCA.2016.7446102", "url": "https://dblp.org/rec/conf/hpca/HerdrichVAIGSI16"}, "url": "URL#2868502"}, {"@score": "1", "@id": "2868503", "info": {"authors": {"author": [{"@pid": "48/3904", "text": "Mohammad A. Islam 0001"}, {"@pid": "146/8107", "text": "Xiaoqi Ren"}, {"@pid": "60/4548", "text": "Shaolei Ren"}, {"@pid": "56/4447", "text": "Adam Wierman"}, {"@pid": "18/5637", "text": "Xiaorui Wang"}]}, "title": "A market approach for handling power emergencies in multi-tenant data center.", "venue": "HPCA", "pages": "432-443", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/IslamRRWW16", "doi": "10.1109/HPCA.2016.7446084", "ee": "https://doi.org/10.1109/HPCA.2016.7446084", "url": "https://dblp.org/rec/conf/hpca/IslamRRWW16"}, "url": "URL#2868503"}, {"@score": "1", "@id": "2868504", "info": {"authors": {"author": [{"@pid": "130/7699", "text": "Hakbeom Jang"}, {"@pid": "33/2253", "text": "Yongjun Lee"}, {"@pid": "181/2684", "text": "Jongwon Kim"}, {"@pid": "147/1001", "text": "Youngsok Kim"}, {"@pid": "04/2187", "text": "Jangwoo Kim"}, {"@pid": "57/1613", "text": "Jinkyu Jeong"}, {"@pid": "21/4685", "text": "Jae W. Lee"}]}, "title": "Efficient footprint caching for Tagless DRAM Caches.", "venue": "HPCA", "pages": "237-248", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/JangLKKKJL16", "doi": "10.1109/HPCA.2016.7446068", "ee": "https://doi.org/10.1109/HPCA.2016.7446068", "url": "https://dblp.org/rec/conf/hpca/JangLKKKJL16"}, "url": "URL#2868504"}, {"@score": "1", "@id": "2868505", "info": {"authors": {"author": [{"@pid": "130/7707-2", "text": "Xun Jian 0002"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "98/4371-2", "text": "Rakesh Kumar 0002"}]}, "title": "Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems.", "venue": "HPCA", "pages": "555-567", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/JianS016", "doi": "10.1109/HPCA.2016.7446094", "ee": "https://doi.org/10.1109/HPCA.2016.7446094", "url": "https://dblp.org/rec/conf/hpca/JianS016"}, "url": "URL#2868505"}, {"@score": "1", "@id": "2868506", "info": {"authors": {"author": [{"@pid": "178/3216", "text": "Zhen Hang Jiang"}, {"@pid": "67/5667", "text": "Yunsi Fei"}, {"@pid": "k/DavidRKaeli", "text": "David R. Kaeli"}]}, "title": "A complete key recovery timing attack on a GPU.", "venue": "HPCA", "pages": "394-405", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/JiangFK16", "doi": "10.1109/HPCA.2016.7446081", "ee": "https://doi.org/10.1109/HPCA.2016.7446081", "url": "https://dblp.org/rec/conf/hpca/JiangFK16"}, "url": "URL#2868506"}, {"@score": "1", "@id": "2868507", "info": {"authors": {"author": [{"@pid": "41/9693", "text": "Vasileios Karakostas"}, {"@pid": "17/9796", "text": "Jayneel Gandhi"}, {"@pid": "41/1128", "text": "Adri\u00e1n Cristal"}, {"@pid": "h/MarkDHill", "text": "Mark D. Hill"}, {"@pid": "m/KSMcKinley", "text": "Kathryn S. McKinley"}, {"@pid": "96/6762", "text": "Mario Nemirovsky"}, {"@pid": "s/MichaelMSwift", "text": "Michael M. Swift"}, {"@pid": "79/1809", "text": "Osman S. Unsal"}]}, "title": "Energy-efficient address translation.", "venue": "HPCA", "pages": "631-643", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/KarakostasGCHMN16", "doi": "10.1109/HPCA.2016.7446100", "ee": "https://doi.org/10.1109/HPCA.2016.7446100", "url": "https://dblp.org/rec/conf/hpca/KarakostasGCHMN16"}, "url": "URL#2868507"}, {"@score": "1", "@id": "2868508", "info": {"authors": {"author": [{"@pid": "139/7142", "text": "Miguel Angel Lastras-Monta\u00f1o"}, {"@pid": "46/7684", "text": "Amirali Ghofrani"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "A low-power hybrid reconfigurable architecture for resistive random-access memories.", "venue": "HPCA", "pages": "102-113", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/Lastras-Montano16", "doi": "10.1109/HPCA.2016.7446057", "ee": "https://doi.org/10.1109/HPCA.2016.7446057", "url": "https://dblp.org/rec/conf/hpca/Lastras-Montano16"}, "url": "URL#2868508"}, {"@score": "1", "@id": "2868509", "info": {"authors": {"author": [{"@pid": "144/4723", "text": "Minseok Lee"}, {"@pid": "81/10063", "text": "Gwangsun Kim"}, {"@pid": "39/6945", "text": "John Kim"}, {"@pid": "123/2272", "text": "Woong Seo"}, {"@pid": "123/2313", "text": "Yeon-Gon Cho"}, {"@pid": "33/9419", "text": "Soojung Ryu"}]}, "title": "iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.", "venue": "HPCA", "pages": "370-381", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LeeKKSCR16", "doi": "10.1109/HPCA.2016.7446079", "ee": "https://doi.org/10.1109/HPCA.2016.7446079", "url": "https://dblp.org/rec/conf/hpca/LeeKKSCR16"}, "url": "URL#2868509"}, {"@score": "1", "@id": "2868510", "info": {"authors": {"author": [{"@pid": "120/9078", "text": "Keunsoo Kim"}, {"@pid": "24/11139", "text": "Sangpil Lee"}, {"@pid": "162/1154", "text": "Myung Kuk Yoon"}, {"@pid": "47/4693", "text": "Gunjae Koo"}, {"@pid": "r/WonWooRo", "text": "Won Woo Ro"}, {"@pid": "02/5812", "text": "Murali Annavaram"}]}, "title": "Warped-preexecution: A GPU pre-execution approach for improving latency hiding.", "venue": "HPCA", "pages": "163-175", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LeeRKKYA16", "doi": "10.1109/HPCA.2016.7446062", "ee": "https://doi.org/10.1109/HPCA.2016.7446062", "url": "https://dblp.org/rec/conf/hpca/LeeRKKYA16"}, "url": "URL#2868510"}, {"@score": "1", "@id": "2868511", "info": {"authors": {"author": [{"@pid": "150/6829", "text": "Zimo Li"}, {"@pid": "157/2774", "text": "Joshua San Miguel"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}]}, "title": "The runahead network-on-chip.", "venue": "HPCA", "pages": "333-344", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LiMJ16", "doi": "10.1109/HPCA.2016.7446076", "ee": "https://doi.org/10.1109/HPCA.2016.7446076", "url": "https://dblp.org/rec/conf/hpca/LiMJ16"}, "url": "URL#2868511"}, {"@score": "1", "@id": "2868512", "info": {"authors": {"author": [{"@pid": "37/4190-183", "text": "Yang Li 0183"}, {"@pid": "18/5410-3", "text": "Di Wang 0003"}, {"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "03/2134-1", "text": "Jie Liu 0001"}, {"@pid": "18/4286", "text": "Sriram Govindan"}, {"@pid": "145/7390", "text": "Sean James"}, {"@pid": "01/1649", "text": "Eric Peterson"}, {"@pid": "178/3221", "text": "John Siegler"}, {"@pid": "117/0573", "text": "Rachata Ausavarungnirun"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "SizeCap: Efficiently handling power surges in fuel cell powered data centers.", "venue": "HPCA", "pages": "444-456", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LiWGLGJPSAM16", "doi": "10.1109/HPCA.2016.7446085", "ee": "https://doi.org/10.1109/HPCA.2016.7446085", "url": "https://dblp.org/rec/conf/hpca/LiWGLGJPSAM16"}, "url": "URL#2868512"}, {"@score": "1", "@id": "2868513", "info": {"authors": {"author": [{"@pid": "151/7530", "text": "Fangfei Liu"}, {"@pid": "153/5844-1", "text": "Qian Ge 0001"}, {"@pid": "90/10901", "text": "Yuval Yarom"}, {"@pid": "151/7533", "text": "Frank McKeen"}, {"@pid": "50/9079", "text": "Carlos V. Rozas"}, {"@pid": "h/GernotHeiser", "text": "Gernot Heiser"}, {"@pid": "87/4706", "text": "Ruby B. Lee"}]}, "title": "CATalyst: Defeating last-level cache side channel attacks in cloud computing.", "venue": "HPCA", "pages": "406-418", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LiuGYMRHL16", "doi": "10.1109/HPCA.2016.7446082", "ee": "https://doi.org/10.1109/HPCA.2016.7446082", "url": "https://dblp.org/rec/conf/hpca/LiuGYMRHL16"}, "url": "URL#2868513"}, {"@score": "1", "@id": "2868514", "info": {"authors": {"author": [{"@pid": "34/5417", "text": "Liang Luo"}, {"@pid": "178/3217", "text": "Akshitha Sriraman"}, {"@pid": "178/3214", "text": "Brooke Fugate"}, {"@pid": "62/4126", "text": "Shiliang Hu"}, {"@pid": "78/3196", "text": "Gilles Pokam"}, {"@pid": "52/2708", "text": "Chris J. Newburn"}, {"@pid": "83/3984", "text": "Joseph Devietti"}]}, "title": "LASER: Light, Accurate Sharing dEtection and Repair.", "venue": "HPCA", "pages": "261-273", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/LuoSFHPND16", "doi": "10.1109/HPCA.2016.7446070", "ee": "https://doi.org/10.1109/HPCA.2016.7446070", "url": "https://dblp.org/rec/conf/hpca/LuoSFHPND16"}, "url": "URL#2868514"}, {"@score": "1", "@id": "2868516", "info": {"authors": {"author": [{"@pid": "161/0102-1", "text": "Divya Mahajan 0001"}, {"@pid": "115/5952", "text": "Jongse Park"}, {"@pid": "21/10373", "text": "Emmanuel Amaro"}, {"@pid": "173/9814", "text": "Hardik Sharma"}, {"@pid": "44/8745", "text": "Amir Yazdanbakhsh"}, {"@pid": "178/3186", "text": "Joon Kyung Kim"}, {"@pid": "00/809", "text": "Hadi Esmaeilzadeh"}]}, "title": "TABLA: A unified template-based framework for accelerating statistical machine learning.", "venue": "HPCA", "pages": "14-26", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/MahajanPASYKE16", "doi": "10.1109/HPCA.2016.7446050", "ee": "https://doi.org/10.1109/HPCA.2016.7446050", "url": "https://dblp.org/rec/conf/hpca/MahajanPASYKE16"}, "url": "URL#2868516"}, {"@score": "1", "@id": "2868517", "info": {"authors": {"author": [{"@pid": "45/7618", "text": "Madhavan Manivannan"}, {"@pid": "91/4121", "text": "Vassilis Papaefstathiou"}, {"@pid": "29/5335", "text": "Miquel Peric\u00e0s"}, {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}]}, "title": "RADAR: Runtime-assisted dead region management for last-level caches.", "venue": "HPCA", "pages": "644-656", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ManivannanPPS16", "doi": "10.1109/HPCA.2016.7446101", "ee": "https://doi.org/10.1109/HPCA.2016.7446101", "url": "https://dblp.org/rec/conf/hpca/ManivannanPPS16"}, "url": "URL#2868517"}, {"@score": "1", "@id": "2868519", "info": {"authors": {"author": {"@pid": "84/2225", "text": "Pierre Michaud"}}, "title": "Best-offset hardware prefetching.", "venue": "HPCA", "pages": "469-480", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/Michaud16", "doi": "10.1109/HPCA.2016.7446087", "ee": "https://doi.org/10.1109/HPCA.2016.7446087", "url": "https://dblp.org/rec/conf/hpca/Michaud16"}, "url": "URL#2868519"}, {"@score": "1", "@id": "2868520", "info": {"authors": {"author": [{"@pid": "130/6547", "text": "Marco Elver"}, {"@pid": "24/1972", "text": "Vijay Nagarajan"}]}, "title": "McVerSi: A test generation framework for fast memory consistency verification in simulation.", "venue": "HPCA", "pages": "618-630", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/NagarajanE16", "doi": "10.1109/HPCA.2016.7446099", "ee": "https://doi.org/10.1109/HPCA.2016.7446099", "url": "https://dblp.org/rec/conf/hpca/NagarajanE16"}, "url": "URL#2868520"}, {"@score": "1", "@id": "2868521", "info": {"authors": {"author": [{"@pid": "68/6005", "text": "Bin Nie"}, {"@pid": "76/9083", "text": "Devesh Tiwari"}, {"@pid": "06/5843-2", "text": "Saurabh Gupta 0002"}, {"@pid": "s/EvgeniaSmirni", "text": "Evgenia Smirni"}, {"@pid": "157/2854", "text": "James H. Rogers"}]}, "title": "A large-scale study of soft-errors on GPUs in the field.", "venue": "HPCA", "pages": "519-530", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/NieTGSR16", "doi": "10.1109/HPCA.2016.7446091", "ee": "https://doi.org/10.1109/HPCA.2016.7446091", "url": "https://dblp.org/rec/conf/hpca/NieTGSR16"}, "url": "URL#2868521"}, {"@score": "1", "@id": "2868522", "info": {"authors": {"author": [{"@pid": "58/11098", "text": "Tony Nowatzki"}, {"@pid": "162/9963", "text": "Vinay Gangadhar"}, {"@pid": "22/858", "text": "Karthikeyan Sankaralingam"}, {"@pid": "87/680", "text": "Greg Wright"}]}, "title": "Pushing the limits of accelerator efficiency while retaining programmability.", "venue": "HPCA", "pages": "27-39", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/NowatzkiGSW16", "doi": "10.1109/HPCA.2016.7446051", "ee": "https://doi.org/10.1109/HPCA.2016.7446051", "url": "https://dblp.org/rec/conf/hpca/NowatzkiGSW16"}, "url": "URL#2868522"}, {"@score": "1", "@id": "2868523", "info": {"authors": {"author": [{"@pid": "158/0880", "text": "Poovaiah M. Palangappa"}, {"@pid": "31/26", "text": "Kartik Mohanram"}]}, "title": "CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.", "venue": "HPCA", "pages": "90-101", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/PalangappaM16", "doi": "10.1109/HPCA.2016.7446056", "ee": "https://doi.org/10.1109/HPCA.2016.7446056", "url": "https://dblp.org/rec/conf/hpca/PalangappaM16"}, "url": "URL#2868523"}, {"@score": "1", "@id": "2868524", "info": {"authors": {"author": [{"@pid": "178/3197", "text": "Sunjae Park"}, {"@pid": "77/4185", "text": "Milos Prvulovic"}, {"@pid": "43/3660", "text": "Christopher J. Hughes"}]}, "title": "PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory.", "venue": "HPCA", "pages": "285-296", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ParkPH16", "doi": "10.1109/HPCA.2016.7446072", "ee": "https://doi.org/10.1109/HPCA.2016.7446072", "url": "https://dblp.org/rec/conf/hpca/ParkPH16"}, "url": "URL#2868524"}, {"@score": "1", "@id": "2868525", "info": {"authors": {"author": [{"@pid": "118/8979", "text": "Gennady Pekhimenko"}, {"@pid": "14/1037", "text": "Evgeny Bolotin"}, {"@pid": "163/0027", "text": "Nandita Vijaykumar"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "65/4120", "text": "Todd C. Mowry"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "A case for toggle-aware compression for GPU systems.", "venue": "HPCA", "pages": "188-200", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/PekhimenkoBVMMK16", "doi": "10.1109/HPCA.2016.7446064", "ee": "https://doi.org/10.1109/HPCA.2016.7446064", "url": "https://dblp.org/rec/conf/hpca/PekhimenkoBVMMK16"}, "url": "URL#2868525"}, {"@score": "1", "@id": "2868527", "info": {"authors": {"author": [{"@pid": "147/1005", "text": "Arthur Perais"}, {"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}]}, "title": "Cost effective physical register sharing.", "venue": "HPCA", "pages": "694-706", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/PeraisS16", "doi": "10.1109/HPCA.2016.7446105", "ee": "https://doi.org/10.1109/HPCA.2016.7446105", "url": "https://dblp.org/rec/conf/hpca/PeraisS16"}, "url": "URL#2868527"}, {"@score": "1", "@id": "2868529", "info": {"authors": {"author": [{"@pid": "178/3209", "text": "Sungyong Seo"}, {"@pid": "76/2253", "text": "Youngjin Cho"}, {"@pid": "178/3201", "text": "Youngkwang Yoo"}, {"@pid": "178/3218", "text": "Otae Bae"}, {"@pid": "178/3215", "text": "Jaegeun Park"}, {"@pid": "178/3199", "text": "Heehyun Nam"}, {"@pid": "76/4758", "text": "Sunmi Lee"}, {"@pid": "178/3204", "text": "Yongmyung Lee"}, {"@pid": "178/3203", "text": "Seungdo Chae"}, {"@pid": "178/3189", "text": "Moonsang Kwon"}, {"@pid": "178/3183", "text": "Jin-Hyeok Choi"}, {"@pid": "04/7001", "text": "Sangyeun Cho"}, {"@pid": "69/665", "text": "Jaeheon Jeong"}, {"@pid": "178/3192", "text": "Duckhyun Chang"}]}, "title": "Design and implementation of a mobile storage leveraging the DRAM interface.", "venue": "HPCA", "pages": "531-542", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/SeoCYBPNLLCKCCJ16", "doi": "10.1109/HPCA.2016.7446092", "ee": "https://doi.org/10.1109/HPCA.2016.7446092", "url": "https://dblp.org/rec/conf/hpca/SeoCYBPNLLCKCCJ16"}, "url": "URL#2868529"}, {"@score": "1", "@id": "2868531", "info": {"authors": {"author": [{"@pid": "131/9759", "text": "William J. Song"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "14/5230", "text": "Sudhakar Yalamanchili"}]}, "title": "Amdahl&apos;s law for lifetime reliability scaling in heterogeneous multicore processors.", "venue": "HPCA", "pages": "594-605", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/SongMY16", "doi": "10.1109/HPCA.2016.7446097", "ee": "https://doi.org/10.1109/HPCA.2016.7446097", "url": "https://dblp.org/rec/conf/hpca/SongMY16"}, "url": "URL#2868531"}, {"@score": "1", "@id": "2868532", "info": {"authors": {"author": [{"@pid": "178/3219", "text": "Elvira Teran"}, {"@pid": "83/9034", "text": "Yingying Tian"}, {"@pid": "75/3158-23", "text": "Zhe Wang 0023"}, {"@pid": "96/2151", "text": "Daniel A. Jim\u00e9nez"}]}, "title": "Minimal disturbance placement and promotion.", "venue": "HPCA", "pages": "201-211", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/TeranTWJ16", "doi": "10.1109/HPCA.2016.7446065", "ee": "https://doi.org/10.1109/HPCA.2016.7446065", "url": "https://dblp.org/rec/conf/hpca/TeranTWJ16"}, "url": "URL#2868532"}, {"@score": "1", "@id": "2868533", "info": {"authors": {"author": [{"@pid": "19/9035", "text": "Renji Thomas"}, {"@pid": "178/3222", "text": "Kristin Barber"}, {"@pid": "53/1705", "text": "Naser Sedaghati"}, {"@pid": "54/40", "text": "Li Zhou"}, {"@pid": "04/3074", "text": "Radu Teodorescu"}]}, "title": "Core tunneling: Variation-aware voltage noise mitigation in GPUs.", "venue": "HPCA", "pages": "151-162", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ThomasBSZT16", "doi": "10.1109/HPCA.2016.7446061", "ee": "https://doi.org/10.1109/HPCA.2016.7446061", "url": "https://dblp.org/rec/conf/hpca/ThomasBSZT16"}, "url": "URL#2868533"}, {"@score": "1", "@id": "2868534", "info": {"authors": {"author": [{"@pid": "35/7092-54", "text": "Wei Wang 0054"}, {"@pid": "d/JWDavidson", "text": "Jack W. Davidson"}, {"@pid": "s/MaryLouSoffa", "text": "Mary Lou Soffa"}]}, "title": "Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.", "venue": "HPCA", "pages": "419-431", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WangDS16", "doi": "10.1109/HPCA.2016.7446083", "ee": "https://doi.org/10.1109/HPCA.2016.7446083", "url": "https://dblp.org/rec/conf/hpca/WangDS16"}, "url": "URL#2868534"}, {"@score": "1", "@id": "2868535", "info": {"authors": {"author": [{"@pid": "80/7163", "text": "Donglin Wang"}, {"@pid": "165/4515", "text": "Xueliang Du"}, {"@pid": "178/3182", "text": "Leizu Yin"}, {"@pid": "37/3102", "text": "Chen Lin"}, {"@pid": "02/1694", "text": "Hong Ma"}, {"@pid": "78/158", "text": "Weili Ren"}, {"@pid": "77/3045", "text": "Huijuan Wang"}, {"@pid": "81/3525", "text": "Xingang Wang"}, {"@pid": "178/3220", "text": "Shaolin Xie"}, {"@pid": "181/2817", "text": "Lei Wang"}, {"@pid": "86/11300", "text": "Zijun Liu"}, {"@pid": "12/5838", "text": "Tao Wang"}, {"@pid": "178/3206", "text": "Zhonghua Pu"}, {"@pid": "178/3198", "text": "Guangxin Ding"}, {"@pid": "29/8528", "text": "Mengchen Zhu"}, {"@pid": "59/8387", "text": "Lipeng Yang"}, {"@pid": "178/3191", "text": "Ruoshan Guo"}, {"@pid": "68/1980", "text": "Zhiwei Zhang"}, {"@pid": "09/1280", "text": "Xiao Lin"}, {"@pid": "80/4735", "text": "Jie Hao"}, {"@pid": "178/3224", "text": "Yongyong Yang"}, {"@pid": "178/3205", "text": "Wenqin Sun"}, {"@pid": "178/3225", "text": "Fabiao Zhou"}, {"@pid": "178/3213", "text": "NuoZhou Xiao"}, {"@pid": "27/3913", "text": "Qian Cui"}, {"@pid": "31/6481", "text": "Xiaoqin Wang"}]}, "title": "MaPU: A novel mathematical computing architecture.", "venue": "HPCA", "pages": "457-468", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WangDYLMRWWXWLW16", "doi": "10.1109/HPCA.2016.7446086", "ee": "https://doi.org/10.1109/HPCA.2016.7446086", "url": "https://dblp.org/rec/conf/hpca/WangDYLMRWWXWLW16"}, "url": "URL#2868535"}, {"@score": "1", "@id": "2868536", "info": {"authors": {"author": [{"@pid": "41/9144", "text": "Ze-ke Wang"}, {"@pid": "h/BingshengHe", "text": "Bingsheng He"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}, {"@pid": "168/6430", "text": "Shunning Jiang"}]}, "title": "A performance analysis framework for optimizing OpenCL applications on FPGAs.", "venue": "HPCA", "pages": "114-125", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WangHZJ16", "doi": "10.1109/HPCA.2016.7446058", "ee": "https://doi.org/10.1109/HPCA.2016.7446058", "url": "https://dblp.org/rec/conf/hpca/WangHZJ16"}, "url": "URL#2868536"}, {"@score": "1", "@id": "2868537", "info": {"authors": {"author": [{"@pid": "79/8205", "text": "Zhenning Wang"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}, {"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "99/6797", "text": "Minyi Guo"}]}, "title": "Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing.", "venue": "HPCA", "pages": "358-369", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WangYMCZG16", "doi": "10.1109/HPCA.2016.7446078", "ee": "https://doi.org/10.1109/HPCA.2016.7446078", "url": "https://dblp.org/rec/conf/hpca/WangYMCZG16"}, "url": "URL#2868537"}, {"@score": "1", "@id": "2868538", "info": {"authors": {"author": [{"@pid": "w/HaoWang-11", "text": "Hao Wang 0011"}, {"@pid": "84/6889-48", "text": "Jie Zhang 0048"}, {"@pid": "178/3184", "text": "Sharmila Shridhar"}, {"@pid": "173/7146", "text": "Gieseo Park"}, {"@pid": "115/6279", "text": "Myoungsoo Jung"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}]}, "title": "DUANG: Fast and lightweight page migration in asymmetric memory systems.", "venue": "HPCA", "pages": "481-493", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WangZSPJK16", "doi": "10.1109/HPCA.2016.7446088", "ee": "https://doi.org/10.1109/HPCA.2016.7446088", "url": "https://dblp.org/rec/conf/hpca/WangZSPJK16"}, "url": "URL#2868538"}, {"@score": "1", "@id": "2868539", "info": {"authors": {"author": [{"@pid": "62/6354", "text": "Matthew A. Watkins"}, {"@pid": "58/11098", "text": "Tony Nowatzki"}, {"@pid": "178/3185", "text": "Anthony Carno"}]}, "title": "Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.", "venue": "HPCA", "pages": "138-150", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/WatkinsNC16", "doi": "10.1109/HPCA.2016.7446060", "ee": "https://doi.org/10.1109/HPCA.2016.7446060", "url": "https://dblp.org/rec/conf/hpca/WatkinsNC16"}, "url": "URL#2868539"}, {"@score": "1", "@id": "2868540", "info": {"authors": {"author": [{"@pid": "25/4120-9", "text": "Yuan Yao 0009"}, {"@pid": "57/5135", "text": "Zhonghai Lu"}]}, "title": "DVFS for NoCs in CMPs: A thread voting approach.", "venue": "HPCA", "pages": "309-320", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/YaoL16", "doi": "10.1109/HPCA.2016.7446074", "ee": "https://doi.org/10.1109/HPCA.2016.7446074", "url": "https://dblp.org/rec/conf/hpca/YaoL16"}, "url": "URL#2868540"}, {"@score": "1", "@id": "2868542", "info": {"authors": {"author": [{"@pid": "82/9927", "text": "Jieming Yin"}, {"@pid": "127/2990", "text": "Onur Kayiran"}, {"@pid": "90/8857", "text": "Matthew Poremba"}, {"@pid": "61/5482", "text": "Natalie D. Enright Jerger"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "Efficient synthetic traffic models for large, complex SoCs.", "venue": "HPCA", "pages": "297-308", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/YinKPJL16", "doi": "10.1109/HPCA.2016.7446073", "ee": "https://doi.org/10.1109/HPCA.2016.7446073", "url": "https://dblp.org/rec/conf/hpca/YinKPJL16"}, "url": "URL#2868542"}, {"@score": "1", "@id": "2868543", "info": {"authors": {"author": [{"@pid": "34/5178", "text": "Hongil Yoon"}, {"@pid": "s/GurindarSSohi", "text": "Gurindar S. Sohi"}]}, "title": "Revisiting virtual L1 caches: A practical design using dynamic synonym remapping.", "venue": "HPCA", "pages": "212-224", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/YoonS16", "doi": "10.1109/HPCA.2016.7446066", "ee": "https://doi.org/10.1109/HPCA.2016.7446066", "url": "https://dblp.org/rec/conf/hpca/YoonS16"}, "url": "URL#2868543"}, {"@score": "1", "@id": "2868545", "info": {"authors": {"author": [{"@pid": "135/8227", "text": "XianWei Zhang"}, {"@pid": "z/YoutaoZhang", "text": "Youtao Zhang"}, {"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}]}, "title": "Restore truncation for performance improvement in future DRAM systems.", "venue": "HPCA", "pages": "543-554", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ZhangZCY16", "doi": "10.1109/HPCA.2016.7446093", "ee": "https://doi.org/10.1109/HPCA.2016.7446093", "url": "https://dblp.org/rec/conf/hpca/ZhangZCY16"}, "url": "URL#2868545"}, {"@score": "1", "@id": "2868546", "info": {"authors": {"author": [{"@pid": "135/8089", "text": "Tianhao Zheng"}, {"@pid": "12/9118", "text": "David W. Nellans"}, {"@pid": "138/4163", "text": "Arslan Zulfiqar"}, {"@pid": "47/3509", "text": "Mark Stephenson"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}]}, "title": "Towards high performance paged memory for GPUs.", "venue": "HPCA", "pages": "345-357", "year": "2016", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hpca/ZhengNZSK16", "doi": "10.1109/HPCA.2016.7446077", "ee": "https://doi.org/10.1109/HPCA.2016.7446077", "url": "https://dblp.org/rec/conf/hpca/ZhengNZSK16"}, "url": "URL#2868546"}, {"@score": "1", "@id": "2972139", "info": {"title": "2016 IEEE International Symposium on High Performance Computer Architecture, HPCA 2016, Barcelona, Spain, March 12-16, 2016", "venue": "HPCA", "publisher": "IEEE Computer Society", "year": "2016", "type": "Editorship", "key": "conf/hpca/2016", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7440961/proceeding", "url": "https://dblp.org/rec/conf/hpca/2016"}, "url": "URL#2972139"}]}}}