#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffbab9b830 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffbab588a0 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffbab588e0 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000001000>;
P_0x7fffbab58920 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffbab58960 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffbab589a0 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffbab589e0 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffbab58a20 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffbab58a60 .param/str "TRACE_FILE" 0 2 37, "prog0.mem";
P_0x7fffbab58aa0 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000100>;
v0x7fffbabd0b10_0 .var/i "address_file", 31 0;
v0x7fffbabd0bb0_0 .var "address_in", 31 0;
v0x7fffbabd0c80_0 .var "clk", 0 0;
v0x7fffbabd0d50_0 .var "data_in", 31 0;
v0x7fffbabd0df0_0 .net "data_out", 31 0, v0x7fffbabcfca0_0;  1 drivers
v0x7fffbabd0ee0_0 .var "enable", 0 0;
v0x7fffbabd0fd0_0 .net "hit", 0 0, L_0x7fffbabd65e0;  1 drivers
v0x7fffbabd1070_0 .var/i "miss_count", 31 0;
v0x7fffbabd1110_0 .var "rst", 0 0;
v0x7fffbabd11b0_0 .var/i "scan_file", 31 0;
v0x7fffbabd1250_0 .var/i "total_count", 31 0;
E_0x7fffbab3e7c0 .event negedge, v0x7fffbabc0d50_0;
S_0x7fffbab8bf80 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffbab9b830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffbab643e0 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffbab64420 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000001000>;
P_0x7fffbab64460 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffbab644a0 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffbab644e0 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffbab64520 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffbab64560 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffbab645a0 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000100>;
v0x7fffbabcf5a0_0 .net *"_ivl_11", 6 0, L_0x7fffbabd6720;  1 drivers
v0x7fffbabcf680_0 .net "address_in", 31 0, v0x7fffbabd0bb0_0;  1 drivers
v0x7fffbabcf760_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  1 drivers
v0x7fffbabcf830 .array "data", 0 7;
v0x7fffbabcf830_0 .net v0x7fffbabcf830 0, 31 0, L_0x7fffbab8ef10; 1 drivers
v0x7fffbabcf830_1 .net v0x7fffbabcf830 1, 31 0, L_0x7fffbab80330; 1 drivers
v0x7fffbabcf830_2 .net v0x7fffbabcf830 2, 31 0, L_0x7fffbabd2fb0; 1 drivers
v0x7fffbabcf830_3 .net v0x7fffbabcf830 3, 31 0, L_0x7fffbabd3910; 1 drivers
v0x7fffbabcf830_4 .net v0x7fffbabcf830 4, 31 0, L_0x7fffbabd4270; 1 drivers
v0x7fffbabcf830_5 .net v0x7fffbabcf830 5, 31 0, L_0x7fffbabd4c20; 1 drivers
v0x7fffbabcf830_6 .net v0x7fffbabcf830 6, 31 0, L_0x7fffbabd5610; 1 drivers
v0x7fffbabcf830_7 .net v0x7fffbabcf830 7, 31 0, L_0x7fffbabd62d0; 1 drivers
v0x7fffbabcfaa0_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  1 drivers
v0x7fffbabcfca0_0 .var "data_out", 31 0;
v0x7fffbabcfd40_0 .net "enable", 0 0, v0x7fffbabd0ee0_0;  1 drivers
v0x7fffbabcfde0_0 .var "enables", 7 0;
v0x7fffbabcfe80_0 .net "hit_out", 0 0, L_0x7fffbabd65e0;  alias, 1 drivers
v0x7fffbabcff20_0 .var "hits", 7 0;
v0x7fffbabcfff0_0 .net "match", 3 0, v0x7fffbabcf470_0;  1 drivers
v0x7fffbabd0090_0 .net "rst", 0 0, v0x7fffbabd1110_0;  1 drivers
v0x7fffbabd0130_0 .net "set_idx", 5 0, L_0x7fffbabd6870;  1 drivers
v0x7fffbabd01d0_0 .net "tag", 21 0, L_0x7fffbabd6910;  1 drivers
v0x7fffbabd0380 .array "tags", 0 7;
v0x7fffbabd0380_0 .net v0x7fffbabd0380 0, 21 0, L_0x7fffbab93db0; 1 drivers
v0x7fffbabd0380_1 .net v0x7fffbabd0380 1, 21 0, L_0x7fffbab851d0; 1 drivers
v0x7fffbabd0380_2 .net v0x7fffbabd0380 2, 21 0, L_0x7fffbabd2c80; 1 drivers
v0x7fffbabd0380_3 .net v0x7fffbabd0380 3, 21 0, L_0x7fffbabd35e0; 1 drivers
v0x7fffbabd0380_4 .net v0x7fffbabd0380 4, 21 0, L_0x7fffbabd3f40; 1 drivers
v0x7fffbabd0380_5 .net v0x7fffbabd0380 5, 21 0, L_0x7fffbabd48f0; 1 drivers
v0x7fffbabd0380_6 .net v0x7fffbabd0380 6, 21 0, L_0x7fffbabd52e0; 1 drivers
v0x7fffbabd0380_7 .net v0x7fffbabd0380 7, 21 0, L_0x7fffbabd0790; 1 drivers
v0x7fffbabd05e0 .array "valids", 0 7;
v0x7fffbabd05e0_0 .net v0x7fffbabd05e0 0, 0 0, L_0x7fffbab98c50; 1 drivers
v0x7fffbabd05e0_1 .net v0x7fffbabd05e0 1, 0 0, L_0x7fffbab8a070; 1 drivers
v0x7fffbabd05e0_2 .net v0x7fffbabd05e0 2, 0 0, L_0x7fffbab7b3d0; 1 drivers
v0x7fffbabd05e0_3 .net v0x7fffbabd05e0 3, 0 0, L_0x7fffbabd32f0; 1 drivers
v0x7fffbabd05e0_4 .net v0x7fffbabd05e0 4, 0 0, L_0x7fffbabd3c50; 1 drivers
v0x7fffbabd05e0_5 .net v0x7fffbabd05e0 5, 0 0, L_0x7fffbabd4600; 1 drivers
v0x7fffbabd05e0_6 .net v0x7fffbabd05e0 6, 0 0, L_0x7fffbabd4ff0; 1 drivers
v0x7fffbabd05e0_7 .net v0x7fffbabd05e0 7, 0 0, L_0x7fffbabd59a0; 1 drivers
v0x7fffbabd0850_0 .var/i "w", 31 0;
v0x7fffbabd0a00_0 .net "way", 3 0, L_0x7fffbabd1310;  1 drivers
E_0x7fffbab3c990 .event edge, v0x7fffbabc0c70_0, v0x7fffbab89370_0;
E_0x7fffbab37b70 .event edge, v0x7fffbabc0e10_0, v0x7fffbabc2520_0;
L_0x7fffbabd1c40 .part v0x7fffbabcfde0_0, 0, 1;
L_0x7fffbabd2520 .part v0x7fffbabcfde0_0, 1, 1;
L_0x7fffbabd3070 .part v0x7fffbabcfde0_0, 2, 1;
L_0x7fffbabd3a20 .part v0x7fffbabcfde0_0, 3, 1;
L_0x7fffbabd4380 .part v0x7fffbabcfde0_0, 4, 1;
L_0x7fffbabd4d30 .part v0x7fffbabcfde0_0, 5, 1;
L_0x7fffbabd5720 .part v0x7fffbabcfde0_0, 6, 1;
L_0x7fffbabd63e0 .part v0x7fffbabcfde0_0, 7, 1;
L_0x7fffbabd65e0 .reduce/or v0x7fffbabcff20_0;
L_0x7fffbabd6720 .part v0x7fffbabd0bb0_0, 4, 7;
L_0x7fffbabd6870 .part L_0x7fffbabd6720, 0, 6;
L_0x7fffbabd6910 .part v0x7fffbabd0bb0_0, 10, 22;
S_0x7fffbab91af0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
S_0x7fffbab92850 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffbab91af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 4 "way_in";
    .port_info 5 /OUTPUT 4 "next_out";
P_0x7fffbaafe620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000001000>;
P_0x7fffbaafe660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000110>;
P_0x7fffbaafe6a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000100>;
v0x7fffbab930b0_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbab8e210 .array/i "counts", 511 0, 31 0;
v0x7fffbab89370_0 .net "enable", 0 0, v0x7fffbabd0ee0_0;  alias, 1 drivers
v0x7fffbab844d0_0 .var/i "i", 31 0;
v0x7fffbab7f630_0 .var/i "j", 31 0;
v0x7fffbab7a6d0_0 .var "min_idx", 5 0;
v0x7fffbabc0b90_0 .var "new_idx", 5 0;
v0x7fffbabc0c70_0 .net "next_out", 3 0, L_0x7fffbabd1310;  alias, 1 drivers
v0x7fffbabc0d50_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc0e10_0 .net "set_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc0ef0_0 .var/i "tick", 31 0;
v0x7fffbabc0fd0_0 .net "way_in", 3 0, v0x7fffbabcf470_0;  alias, 1 drivers
E_0x7fffbabaa080 .event edge, v0x7fffbab89370_0, v0x7fffbabc0fd0_0, v0x7fffbabc0e10_0;
E_0x7fffbab7c250 .event posedge, v0x7fffbab930b0_0;
L_0x7fffbabd1310 .part v0x7fffbabc0b90_0, 0, 4;
S_0x7fffbab90e20 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc11b0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffbab96990 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbab90e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc12c0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc1300 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc1340 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbab98c50 .functor BUFZ 1, L_0x7fffbabd13b0, C4<0>, C4<0>, C4<0>;
L_0x7fffbab93db0 .functor BUFZ 22, L_0x7fffbabd16d0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbab8ef10 .functor BUFZ 32, L_0x7fffbabd1980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc1480_0 .net *"_ivl_0", 0 0, L_0x7fffbabd13b0;  1 drivers
v0x7fffbabc16f0_0 .net *"_ivl_10", 7 0, L_0x7fffbabd1770;  1 drivers
L_0x7f59e99e0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc17d0_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0060;  1 drivers
v0x7fffbabc1890_0 .net *"_ivl_16", 31 0, L_0x7fffbabd1980;  1 drivers
v0x7fffbabc1970_0 .net *"_ivl_18", 7 0, L_0x7fffbabd1a20;  1 drivers
v0x7fffbabc1aa0_0 .net *"_ivl_2", 7 0, L_0x7fffbabd14d0;  1 drivers
L_0x7f59e99e00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc1b80_0 .net *"_ivl_21", 1 0, L_0x7f59e99e00a8;  1 drivers
L_0x7f59e99e0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc1c60_0 .net *"_ivl_5", 1 0, L_0x7f59e99e0018;  1 drivers
v0x7fffbabc1d40_0 .net *"_ivl_8", 21 0, L_0x7fffbabd16d0;  1 drivers
v0x7fffbabc1e20_0 .var/i "block", 31 0;
v0x7fffbabc1f00_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabc1fa0 .array "data", 0 63, 31 0;
v0x7fffbabc2040_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabc2120_0 .net "data_out", 31 0, L_0x7fffbab8ef10;  alias, 1 drivers
v0x7fffbabc2200_0 .net "enable", 0 0, L_0x7fffbabd1c40;  1 drivers
v0x7fffbabc22c0_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc23b0_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc2480 .array "tag", 0 63, 21 0;
v0x7fffbabc2520_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabc25e0_0 .net "tag_out", 21 0, L_0x7fffbab93db0;  alias, 1 drivers
v0x7fffbabc26c0 .array "valid", 0 63, 0 0;
v0x7fffbabc2760_0 .net "valid_out", 0 0, L_0x7fffbab98c50;  alias, 1 drivers
E_0x7fffbab20b80 .event posedge, v0x7fffbabc2200_0;
L_0x7fffbabd13b0 .array/port v0x7fffbabc26c0, L_0x7fffbabd14d0;
L_0x7fffbabd14d0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0018;
L_0x7fffbabd16d0 .array/port v0x7fffbabc2480, L_0x7fffbabd1770;
L_0x7fffbabd1770 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0060;
L_0x7fffbabd1980 .array/port v0x7fffbabc1fa0, L_0x7fffbabd1a20;
L_0x7fffbabd1a20 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e00a8;
S_0x7fffbab976f0 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc2990 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffbab95cc0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbab976f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc2aa0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc2ae0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc2b20 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbab8a070 .functor BUFZ 1, L_0x7fffbabd1ce0, C4<0>, C4<0>, C4<0>;
L_0x7fffbab851d0 .functor BUFZ 22, L_0x7fffbabd1f60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbab80330 .functor BUFZ 32, L_0x7fffbabd2260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc2cc0_0 .net *"_ivl_0", 0 0, L_0x7fffbabd1ce0;  1 drivers
v0x7fffbabc2f60_0 .net *"_ivl_10", 7 0, L_0x7fffbabd2000;  1 drivers
L_0x7f59e99e0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc3040_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0138;  1 drivers
v0x7fffbabc3130_0 .net *"_ivl_16", 31 0, L_0x7fffbabd2260;  1 drivers
v0x7fffbabc3210_0 .net *"_ivl_18", 7 0, L_0x7fffbabd2300;  1 drivers
v0x7fffbabc3340_0 .net *"_ivl_2", 7 0, L_0x7fffbabd1d80;  1 drivers
L_0x7f59e99e0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc3420_0 .net *"_ivl_21", 1 0, L_0x7f59e99e0180;  1 drivers
L_0x7f59e99e00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc3500_0 .net *"_ivl_5", 1 0, L_0x7f59e99e00f0;  1 drivers
v0x7fffbabc35e0_0 .net *"_ivl_8", 21 0, L_0x7fffbabd1f60;  1 drivers
v0x7fffbabc36c0_0 .var/i "block", 31 0;
v0x7fffbabc37a0_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabc3840 .array "data", 0 63, 31 0;
v0x7fffbabc3900_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabc39c0_0 .net "data_out", 31 0, L_0x7fffbab80330;  alias, 1 drivers
v0x7fffbabc3a80_0 .net "enable", 0 0, L_0x7fffbabd2520;  1 drivers
v0x7fffbabc3b40_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc3c50_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc3d40 .array "tag", 0 63, 21 0;
v0x7fffbabc3e00_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabc3ec0_0 .net "tag_out", 21 0, L_0x7fffbab851d0;  alias, 1 drivers
v0x7fffbabc3f80 .array "valid", 0 63, 0 0;
v0x7fffbabc4020_0 .net "valid_out", 0 0, L_0x7fffbab8a070;  alias, 1 drivers
E_0x7fffbab9f830 .event posedge, v0x7fffbabc3a80_0;
L_0x7fffbabd1ce0 .array/port v0x7fffbabc3f80, L_0x7fffbabd1d80;
L_0x7fffbabd1d80 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e00f0;
L_0x7fffbabd1f60 .array/port v0x7fffbabc3d40, L_0x7fffbabd2000;
L_0x7fffbabd2000 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0138;
L_0x7fffbabd2260 .array/port v0x7fffbabc3840, L_0x7fffbabd2300;
L_0x7fffbabd2300 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0180;
S_0x7fffbabc4250 .scope generate, "genblk4[2]" "genblk4[2]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc4400 .param/l "i" 0 3 90, +C4<010>;
S_0x7fffbabc44e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabc4250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc46c0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc4700 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc4740 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbab7b3d0 .functor BUFZ 1, L_0x7fffbabd2610, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd2c80 .functor BUFZ 22, L_0x7fffbabd2aa0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd2fb0 .functor BUFZ 32, L_0x7fffbabd2d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc4880_0 .net *"_ivl_0", 0 0, L_0x7fffbabd2610;  1 drivers
v0x7fffbabc4b20_0 .net *"_ivl_10", 7 0, L_0x7fffbabd2b40;  1 drivers
L_0x7f59e99e0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc4c00_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0210;  1 drivers
v0x7fffbabc4cf0_0 .net *"_ivl_16", 31 0, L_0x7fffbabd2d90;  1 drivers
v0x7fffbabc4dd0_0 .net *"_ivl_18", 7 0, L_0x7fffbabd2e30;  1 drivers
v0x7fffbabc4f00_0 .net *"_ivl_2", 7 0, L_0x7fffbabd26b0;  1 drivers
L_0x7f59e99e0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc4fe0_0 .net *"_ivl_21", 1 0, L_0x7f59e99e0258;  1 drivers
L_0x7f59e99e01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc50c0_0 .net *"_ivl_5", 1 0, L_0x7f59e99e01c8;  1 drivers
v0x7fffbabc51a0_0 .net *"_ivl_8", 21 0, L_0x7fffbabd2aa0;  1 drivers
v0x7fffbabc5280_0 .var/i "block", 31 0;
v0x7fffbabc5360_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabc5400 .array "data", 0 63, 31 0;
v0x7fffbabc54c0_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabc5580_0 .net "data_out", 31 0, L_0x7fffbabd2fb0;  alias, 1 drivers
v0x7fffbabc5660_0 .net "enable", 0 0, L_0x7fffbabd3070;  1 drivers
v0x7fffbabc5720_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc57e0_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc5990 .array "tag", 0 63, 21 0;
v0x7fffbabc5a50_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabc5b60_0 .net "tag_out", 21 0, L_0x7fffbabd2c80;  alias, 1 drivers
v0x7fffbabc5c40 .array "valid", 0 63, 0 0;
v0x7fffbabc5ce0_0 .net "valid_out", 0 0, L_0x7fffbab7b3d0;  alias, 1 drivers
E_0x7fffbab24eb0 .event posedge, v0x7fffbabc5660_0;
L_0x7fffbabd2610 .array/port v0x7fffbabc5c40, L_0x7fffbabd26b0;
L_0x7fffbabd26b0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e01c8;
L_0x7fffbabd2aa0 .array/port v0x7fffbabc5990, L_0x7fffbabd2b40;
L_0x7fffbabd2b40 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0210;
L_0x7fffbabd2d90 .array/port v0x7fffbabc5400, L_0x7fffbabd2e30;
L_0x7fffbabd2e30 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0258;
S_0x7fffbabc5f10 .scope generate, "genblk4[3]" "genblk4[3]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc6110 .param/l "i" 0 3 90, +C4<011>;
S_0x7fffbabc61f0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabc5f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc63d0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc6410 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc6450 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbabd32f0 .functor BUFZ 1, L_0x7fffbabd3110, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd35e0 .functor BUFZ 22, L_0x7fffbabd3400, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd3910 .functor BUFZ 32, L_0x7fffbabd36f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc6590_0 .net *"_ivl_0", 0 0, L_0x7fffbabd3110;  1 drivers
v0x7fffbabc6800_0 .net *"_ivl_10", 7 0, L_0x7fffbabd34a0;  1 drivers
L_0x7f59e99e02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc68e0_0 .net *"_ivl_13", 1 0, L_0x7f59e99e02e8;  1 drivers
v0x7fffbabc69a0_0 .net *"_ivl_16", 31 0, L_0x7fffbabd36f0;  1 drivers
v0x7fffbabc6a80_0 .net *"_ivl_18", 7 0, L_0x7fffbabd3790;  1 drivers
v0x7fffbabc6bb0_0 .net *"_ivl_2", 7 0, L_0x7fffbabd31b0;  1 drivers
L_0x7f59e99e0330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc6c90_0 .net *"_ivl_21", 1 0, L_0x7f59e99e0330;  1 drivers
L_0x7f59e99e02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc6d70_0 .net *"_ivl_5", 1 0, L_0x7f59e99e02a0;  1 drivers
v0x7fffbabc6e50_0 .net *"_ivl_8", 21 0, L_0x7fffbabd3400;  1 drivers
v0x7fffbabc6f30_0 .var/i "block", 31 0;
v0x7fffbabc7010_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabc70b0 .array "data", 0 63, 31 0;
v0x7fffbabc7170_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabc7230_0 .net "data_out", 31 0, L_0x7fffbabd3910;  alias, 1 drivers
v0x7fffbabc7310_0 .net "enable", 0 0, L_0x7fffbabd3a20;  1 drivers
v0x7fffbabc73d0_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc7490_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc7640 .array "tag", 0 63, 21 0;
v0x7fffbabc7700_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabc77c0_0 .net "tag_out", 21 0, L_0x7fffbabd35e0;  alias, 1 drivers
v0x7fffbabc78a0 .array "valid", 0 63, 0 0;
v0x7fffbabc7940_0 .net "valid_out", 0 0, L_0x7fffbabd32f0;  alias, 1 drivers
E_0x7fffbab2c9b0 .event posedge, v0x7fffbabc7310_0;
L_0x7fffbabd3110 .array/port v0x7fffbabc78a0, L_0x7fffbabd31b0;
L_0x7fffbabd31b0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e02a0;
L_0x7fffbabd3400 .array/port v0x7fffbabc7640, L_0x7fffbabd34a0;
L_0x7fffbabd34a0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e02e8;
L_0x7fffbabd36f0 .array/port v0x7fffbabc70b0, L_0x7fffbabd3790;
L_0x7fffbabd3790 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0330;
S_0x7fffbabc7b20 .scope generate, "genblk4[4]" "genblk4[4]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc3c00 .param/l "i" 0 3 90, +C4<0100>;
S_0x7fffbabc7d60 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabc7b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc7ef0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc7f30 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc7f70 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbabd3c50 .functor BUFZ 1, L_0x7fffbabd3ac0, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd3f40 .functor BUFZ 22, L_0x7fffbabd3d60, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd4270 .functor BUFZ 32, L_0x7fffbabd4050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc8170_0 .net *"_ivl_0", 0 0, L_0x7fffbabd3ac0;  1 drivers
v0x7fffbabc83c0_0 .net *"_ivl_10", 7 0, L_0x7fffbabd3e00;  1 drivers
L_0x7f59e99e03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc84a0_0 .net *"_ivl_13", 1 0, L_0x7f59e99e03c0;  1 drivers
v0x7fffbabc8590_0 .net *"_ivl_16", 31 0, L_0x7fffbabd4050;  1 drivers
v0x7fffbabc8670_0 .net *"_ivl_18", 7 0, L_0x7fffbabd40f0;  1 drivers
v0x7fffbabc87a0_0 .net *"_ivl_2", 7 0, L_0x7fffbabd3b60;  1 drivers
L_0x7f59e99e0408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc8880_0 .net *"_ivl_21", 1 0, L_0x7f59e99e0408;  1 drivers
L_0x7f59e99e0378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabc8960_0 .net *"_ivl_5", 1 0, L_0x7f59e99e0378;  1 drivers
v0x7fffbabc8a40_0 .net *"_ivl_8", 21 0, L_0x7fffbabd3d60;  1 drivers
v0x7fffbabc8b20_0 .var/i "block", 31 0;
v0x7fffbabc8c00_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabc8ca0 .array "data", 0 63, 31 0;
v0x7fffbabc8d60_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabc8eb0_0 .net "data_out", 31 0, L_0x7fffbabd4270;  alias, 1 drivers
v0x7fffbabc8f90_0 .net "enable", 0 0, L_0x7fffbabd4380;  1 drivers
v0x7fffbabc9050_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabc9110_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabc92c0 .array "tag", 0 63, 21 0;
v0x7fffbabc9380_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabc9440_0 .net "tag_out", 21 0, L_0x7fffbabd3f40;  alias, 1 drivers
v0x7fffbabc9520 .array "valid", 0 63, 0 0;
v0x7fffbabc95c0_0 .net "valid_out", 0 0, L_0x7fffbabd3c50;  alias, 1 drivers
E_0x7fffbab2cd90 .event posedge, v0x7fffbabc8f90_0;
L_0x7fffbabd3ac0 .array/port v0x7fffbabc9520, L_0x7fffbabd3b60;
L_0x7fffbabd3b60 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0378;
L_0x7fffbabd3d60 .array/port v0x7fffbabc92c0, L_0x7fffbabd3e00;
L_0x7fffbabd3e00 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e03c0;
L_0x7fffbabd4050 .array/port v0x7fffbabc8ca0, L_0x7fffbabd40f0;
L_0x7fffbabd40f0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0408;
S_0x7fffbabc97a0 .scope generate, "genblk4[5]" "genblk4[5]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc4e70 .param/l "i" 0 3 90, +C4<0101>;
S_0x7fffbabc99e0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabc97a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabc9b70 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabc9bb0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabc9bf0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbabd4600 .functor BUFZ 1, L_0x7fffbabd4420, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd48f0 .functor BUFZ 22, L_0x7fffbabd4710, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd4c20 .functor BUFZ 32, L_0x7fffbabd4a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabc9df0_0 .net *"_ivl_0", 0 0, L_0x7fffbabd4420;  1 drivers
v0x7fffbabca090_0 .net *"_ivl_10", 7 0, L_0x7fffbabd47b0;  1 drivers
L_0x7f59e99e0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabca170_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0498;  1 drivers
v0x7fffbabca260_0 .net *"_ivl_16", 31 0, L_0x7fffbabd4a00;  1 drivers
v0x7fffbabca340_0 .net *"_ivl_18", 7 0, L_0x7fffbabd4aa0;  1 drivers
v0x7fffbabca470_0 .net *"_ivl_2", 7 0, L_0x7fffbabd44c0;  1 drivers
L_0x7f59e99e04e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabca550_0 .net *"_ivl_21", 1 0, L_0x7f59e99e04e0;  1 drivers
L_0x7f59e99e0450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabca630_0 .net *"_ivl_5", 1 0, L_0x7f59e99e0450;  1 drivers
v0x7fffbabca710_0 .net *"_ivl_8", 21 0, L_0x7fffbabd4710;  1 drivers
v0x7fffbabca7f0_0 .var/i "block", 31 0;
v0x7fffbabca8d0_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabca970 .array "data", 0 63, 31 0;
v0x7fffbabcaa30_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabcaaf0_0 .net "data_out", 31 0, L_0x7fffbabd4c20;  alias, 1 drivers
v0x7fffbabcabd0_0 .net "enable", 0 0, L_0x7fffbabd4d30;  1 drivers
v0x7fffbabcac90_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabcad50_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabcaf00 .array "tag", 0 63, 21 0;
v0x7fffbabcafc0_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabcb080_0 .net "tag_out", 21 0, L_0x7fffbabd48f0;  alias, 1 drivers
v0x7fffbabcb160 .array "valid", 0 63, 0 0;
v0x7fffbabcb200_0 .net "valid_out", 0 0, L_0x7fffbabd4600;  alias, 1 drivers
E_0x7fffbab473c0 .event posedge, v0x7fffbabcabd0_0;
L_0x7fffbabd4420 .array/port v0x7fffbabcb160, L_0x7fffbabd44c0;
L_0x7fffbabd44c0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0450;
L_0x7fffbabd4710 .array/port v0x7fffbabcaf00, L_0x7fffbabd47b0;
L_0x7fffbabd47b0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0498;
L_0x7fffbabd4a00 .array/port v0x7fffbabca970, L_0x7fffbabd4aa0;
L_0x7fffbabd4aa0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e04e0;
S_0x7fffbabcb3e0 .scope generate, "genblk4[6]" "genblk4[6]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabcb590 .param/l "i" 0 3 90, +C4<0110>;
S_0x7fffbabcb670 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabcb3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabcb850 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabcb890 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabcb8d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbabd4ff0 .functor BUFZ 1, L_0x7fffbabd4e10, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd52e0 .functor BUFZ 22, L_0x7fffbabd5100, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd5610 .functor BUFZ 32, L_0x7fffbabd53f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabcba40_0 .net *"_ivl_0", 0 0, L_0x7fffbabd4e10;  1 drivers
v0x7fffbabcbce0_0 .net *"_ivl_10", 7 0, L_0x7fffbabd51a0;  1 drivers
L_0x7f59e99e0570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcbdc0_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0570;  1 drivers
v0x7fffbabcbeb0_0 .net *"_ivl_16", 31 0, L_0x7fffbabd53f0;  1 drivers
v0x7fffbabcbf90_0 .net *"_ivl_18", 7 0, L_0x7fffbabd5490;  1 drivers
v0x7fffbabcc0c0_0 .net *"_ivl_2", 7 0, L_0x7fffbabd4eb0;  1 drivers
L_0x7f59e99e05b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcc1a0_0 .net *"_ivl_21", 1 0, L_0x7f59e99e05b8;  1 drivers
L_0x7f59e99e0528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcc280_0 .net *"_ivl_5", 1 0, L_0x7f59e99e0528;  1 drivers
v0x7fffbabcc360_0 .net *"_ivl_8", 21 0, L_0x7fffbabd5100;  1 drivers
v0x7fffbabcc440_0 .var/i "block", 31 0;
v0x7fffbabcc520_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabcc5c0 .array "data", 0 63, 31 0;
v0x7fffbabcc680_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabcc740_0 .net "data_out", 31 0, L_0x7fffbabd5610;  alias, 1 drivers
v0x7fffbabcc820_0 .net "enable", 0 0, L_0x7fffbabd5720;  1 drivers
v0x7fffbabcc8e0_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabcc9a0_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabccb50 .array "tag", 0 63, 21 0;
v0x7fffbabccc10_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabcccd0_0 .net "tag_out", 21 0, L_0x7fffbabd52e0;  alias, 1 drivers
v0x7fffbabccdb0 .array "valid", 0 63, 0 0;
v0x7fffbabcce50_0 .net "valid_out", 0 0, L_0x7fffbabd4ff0;  alias, 1 drivers
E_0x7fffbab57860 .event posedge, v0x7fffbabcc820_0;
L_0x7fffbabd4e10 .array/port v0x7fffbabccdb0, L_0x7fffbabd4eb0;
L_0x7fffbabd4eb0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0528;
L_0x7fffbabd5100 .array/port v0x7fffbabccb50, L_0x7fffbabd51a0;
L_0x7fffbabd51a0 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0570;
L_0x7fffbabd53f0 .array/port v0x7fffbabcc5c0, L_0x7fffbabd5490;
L_0x7fffbabd5490 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e05b8;
S_0x7fffbabcd030 .scope generate, "genblk4[7]" "genblk4[7]" 3 90, 3 90 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
P_0x7fffbabc60c0 .param/l "i" 0 3 90, +C4<0111>;
S_0x7fffbabcd270 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffbabcd030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffbabcd450 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffbabcd490 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffbabcd4d0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffbabd59a0 .functor BUFZ 1, L_0x7fffbabd57c0, C4<0>, C4<0>, C4<0>;
L_0x7fffbabd0790 .functor BUFZ 22, L_0x7fffbabd5ab0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffbabd62d0 .functor BUFZ 32, L_0x7fffbabd60f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffbabcd6d0_0 .net *"_ivl_0", 0 0, L_0x7fffbabd57c0;  1 drivers
v0x7fffbabcd9b0_0 .net *"_ivl_10", 7 0, L_0x7fffbabd5b50;  1 drivers
L_0x7f59e99e0648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcda90_0 .net *"_ivl_13", 1 0, L_0x7f59e99e0648;  1 drivers
v0x7fffbabcdb80_0 .net *"_ivl_16", 31 0, L_0x7fffbabd60f0;  1 drivers
v0x7fffbabcdc60_0 .net *"_ivl_18", 7 0, L_0x7fffbabd6190;  1 drivers
v0x7fffbabcdd90_0 .net *"_ivl_2", 7 0, L_0x7fffbabd5860;  1 drivers
L_0x7f59e99e0690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcde70_0 .net *"_ivl_21", 1 0, L_0x7f59e99e0690;  1 drivers
L_0x7f59e99e0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbabcdf50_0 .net *"_ivl_5", 1 0, L_0x7f59e99e0600;  1 drivers
v0x7fffbabce030_0 .net *"_ivl_8", 21 0, L_0x7fffbabd5ab0;  1 drivers
v0x7fffbabce110_0 .var/i "block", 31 0;
v0x7fffbabce1f0_0 .net "clk", 0 0, v0x7fffbabd0c80_0;  alias, 1 drivers
v0x7fffbabce3a0 .array "data", 0 63, 31 0;
v0x7fffbabce460_0 .net "data_in", 31 0, v0x7fffbabd0d50_0;  alias, 1 drivers
v0x7fffbabce520_0 .net "data_out", 31 0, L_0x7fffbabd62d0;  alias, 1 drivers
v0x7fffbabce600_0 .net "enable", 0 0, L_0x7fffbabd63e0;  1 drivers
v0x7fffbabce6c0_0 .net "index_in", 5 0, L_0x7fffbabd6870;  alias, 1 drivers
v0x7fffbabce890_0 .net "rst", 0 0, v0x7fffbabd1110_0;  alias, 1 drivers
v0x7fffbabceb50 .array "tag", 0 63, 21 0;
v0x7fffbabcec10_0 .net "tag_in", 21 0, L_0x7fffbabd6910;  alias, 1 drivers
v0x7fffbabcecd0_0 .net "tag_out", 21 0, L_0x7fffbabd0790;  alias, 1 drivers
v0x7fffbabcedb0 .array "valid", 0 63, 0 0;
v0x7fffbabcee50_0 .net "valid_out", 0 0, L_0x7fffbabd59a0;  alias, 1 drivers
E_0x7fffbabcd8d0 .event posedge, v0x7fffbabce600_0;
L_0x7fffbabd57c0 .array/port v0x7fffbabcedb0, L_0x7fffbabd5860;
L_0x7fffbabd5860 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0600;
L_0x7fffbabd5ab0 .array/port v0x7fffbabceb50, L_0x7fffbabd5b50;
L_0x7fffbabd5b50 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0648;
L_0x7fffbabd60f0 .array/port v0x7fffbabce3a0, L_0x7fffbabd6190;
L_0x7fffbabd6190 .concat [ 6 2 0 0], L_0x7fffbabd6870, L_0x7f59e99e0690;
S_0x7fffbabcf030 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffbab8bf80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /INPUT 8 "in";
P_0x7fffbaba9260 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000001000>;
P_0x7fffbaba92a0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000100>;
v0x7fffbabcf370_0 .net "in", 7 0, v0x7fffbabcff20_0;  1 drivers
v0x7fffbabcf470_0 .var "out", 3 0;
E_0x7fffbabcf2f0 .event edge, v0x7fffbabcf370_0;
    .scope S_0x7fffbab92850;
T_0 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc0d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc0ef0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbabc0b90_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbab844d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffbab844d0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbab7f630_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffbab7f630_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffbab844d0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x7fffbab7f630_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffbab8e210, 4, 0;
    %load/vec4 v0x7fffbab7f630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbab7f630_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffbab844d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbab844d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffbabc0ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc0ef0_0, 0, 32;
    %load/vec4 v0x7fffbabc0fd0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffbabc0ef0_0;
    %load/vec4 v0x7fffbabc0e10_0;
    %pad/u 12;
    %pad/u 15;
    %muli 8, 0, 15;
    %pad/u 16;
    %load/vec4 v0x7fffbabc0fd0_0;
    %pad/u 5;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffbab8e210, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffbab92850;
T_1 ;
    %wait E_0x7fffbabaa080;
    %load/vec4 v0x7fffbab89370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffbabc0fd0_0;
    %pad/u 6;
    %store/vec4 v0x7fffbabc0b90_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffbab7a6d0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbab844d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbab844d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffbabc0e10_0;
    %pad/u 12;
    %pad/u 15;
    %muli 8, 0, 15;
    %pad/u 16;
    %load/vec4 v0x7fffbab844d0_0;
    %pad/s 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbab8e210, 4;
    %load/vec4 v0x7fffbabc0e10_0;
    %pad/u 12;
    %pad/u 15;
    %muli 8, 0, 15;
    %pad/u 16;
    %load/vec4 v0x7fffbab7a6d0_0;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffbab8e210, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffbab844d0_0;
    %pad/s 6;
    %store/vec4 v0x7fffbab7a6d0_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x7fffbab844d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbab844d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffbabc0ef0_0;
    %load/vec4 v0x7fffbabc0e10_0;
    %pad/u 12;
    %pad/u 15;
    %muli 8, 0, 15;
    %pad/u 16;
    %load/vec4 v0x7fffbab7a6d0_0;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbab8e210, 0, 4;
    %load/vec4 v0x7fffbab7a6d0_0;
    %assign/vec4 v0x7fffbabc0b90_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffbab96990;
T_2 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc1e20_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffbabc1e20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabc1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc26c0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabc1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc2480, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabc1e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc1fa0, 0, 4;
    %load/vec4 v0x7fffbabc1e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc1e20_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffbab96990;
T_3 ;
    %wait E_0x7fffbab20b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabc22c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc26c0, 0, 4;
    %load/vec4 v0x7fffbabc2520_0;
    %load/vec4 v0x7fffbabc22c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc2480, 0, 4;
    %load/vec4 v0x7fffbabc2040_0;
    %load/vec4 v0x7fffbabc22c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc1fa0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffbab95cc0;
T_4 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc3c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc36c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffbabc36c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabc36c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3f80, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabc36c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabc36c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3840, 0, 4;
    %load/vec4 v0x7fffbabc36c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc36c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffbab95cc0;
T_5 ;
    %wait E_0x7fffbab9f830;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabc3b40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3f80, 0, 4;
    %load/vec4 v0x7fffbabc3e00_0;
    %load/vec4 v0x7fffbabc3b40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3d40, 0, 4;
    %load/vec4 v0x7fffbabc3900_0;
    %load/vec4 v0x7fffbabc3b40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc3840, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffbabc44e0;
T_6 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc57e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc5280_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fffbabc5280_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabc5280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5c40, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabc5280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabc5280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5400, 0, 4;
    %load/vec4 v0x7fffbabc5280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc5280_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffbabc44e0;
T_7 ;
    %wait E_0x7fffbab24eb0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabc5720_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5c40, 0, 4;
    %load/vec4 v0x7fffbabc5a50_0;
    %load/vec4 v0x7fffbabc5720_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5990, 0, 4;
    %load/vec4 v0x7fffbabc54c0_0;
    %load/vec4 v0x7fffbabc5720_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc5400, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffbabc61f0;
T_8 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc7490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc6f30_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fffbabc6f30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabc6f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc78a0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabc6f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc7640, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabc6f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc70b0, 0, 4;
    %load/vec4 v0x7fffbabc6f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc6f30_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffbabc61f0;
T_9 ;
    %wait E_0x7fffbab2c9b0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabc73d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc78a0, 0, 4;
    %load/vec4 v0x7fffbabc7700_0;
    %load/vec4 v0x7fffbabc73d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc7640, 0, 4;
    %load/vec4 v0x7fffbabc7170_0;
    %load/vec4 v0x7fffbabc73d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc70b0, 0, 4;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffbabc7d60;
T_10 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabc9110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabc8b20_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x7fffbabc8b20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabc8b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc9520, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabc8b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc92c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabc8b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc8ca0, 0, 4;
    %load/vec4 v0x7fffbabc8b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabc8b20_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffbabc7d60;
T_11 ;
    %wait E_0x7fffbab2cd90;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabc9050_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc9520, 0, 4;
    %load/vec4 v0x7fffbabc9380_0;
    %load/vec4 v0x7fffbabc9050_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc92c0, 0, 4;
    %load/vec4 v0x7fffbabc8d60_0;
    %load/vec4 v0x7fffbabc9050_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabc8ca0, 0, 4;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffbabc99e0;
T_12 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabcad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabca7f0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x7fffbabca7f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabca7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcb160, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabca7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcaf00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabca7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabca970, 0, 4;
    %load/vec4 v0x7fffbabca7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabca7f0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffbabc99e0;
T_13 ;
    %wait E_0x7fffbab473c0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabcac90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcb160, 0, 4;
    %load/vec4 v0x7fffbabcafc0_0;
    %load/vec4 v0x7fffbabcac90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcaf00, 0, 4;
    %load/vec4 v0x7fffbabcaa30_0;
    %load/vec4 v0x7fffbabcac90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabca970, 0, 4;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffbabcb670;
T_14 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabcc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabcc440_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x7fffbabcc440_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabcc440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabccdb0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabcc440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabccb50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabcc440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcc5c0, 0, 4;
    %load/vec4 v0x7fffbabcc440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabcc440_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffbabcb670;
T_15 ;
    %wait E_0x7fffbab57860;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabcc8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabccdb0, 0, 4;
    %load/vec4 v0x7fffbabccc10_0;
    %load/vec4 v0x7fffbabcc8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabccb50, 0, 4;
    %load/vec4 v0x7fffbabcc680_0;
    %load/vec4 v0x7fffbabcc8e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcc5c0, 0, 4;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffbabcd270;
T_16 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabce890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabce110_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fffbabce110_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffbabce110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcedb0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffbabce110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabceb50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffbabce110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabce3a0, 0, 4;
    %load/vec4 v0x7fffbabce110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabce110_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffbabcd270;
T_17 ;
    %wait E_0x7fffbabcd8d0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffbabce6c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabcedb0, 0, 4;
    %load/vec4 v0x7fffbabcec10_0;
    %load/vec4 v0x7fffbabce6c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabceb50, 0, 4;
    %load/vec4 v0x7fffbabce460_0;
    %load/vec4 v0x7fffbabce6c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbabce3a0, 0, 4;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffbabcf030;
T_18 ;
    %wait E_0x7fffbabcf2f0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffbabcf470_0, 0, 4;
T_18.0 ;
    %load/vec4 v0x7fffbabcf470_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffbabcf370_0;
    %load/vec4 v0x7fffbabcf470_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_18.1, 8;
    %load/vec4 v0x7fffbabcf470_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffbabcf470_0, 0, 4;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffbab8bf80;
T_19 ;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabd0090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffbabcff20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffbabcfde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbabcfca0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fffbabcfd40_0;
    %pad/u 8;
    %ix/getv 4, v0x7fffbabd0a00_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbabcfde0_0, 0;
    %load/vec4 v0x7fffbabcfd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %load/vec4 v0x7fffbabd0a00_0;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x7fffbabcfff0_0;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffbabcf830, 4;
    %assign/vec4 v0x7fffbabcfca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabd0850_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fffbabd0850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x7fffbabd01d0_0;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %load/vec4a v0x7fffbabd0380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %load/vec4a v0x7fffbabd05e0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %store/vec4 v0x7fffbabcff20_0, 4, 1;
    %load/vec4 v0x7fffbabd0850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabd0850_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fffbab8bf80;
T_20 ;
    %wait E_0x7fffbab37b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabd0850_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7fffbabd0850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x7fffbabd01d0_0;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %load/vec4a v0x7fffbabd0380, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %load/vec4a v0x7fffbabd05e0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffbabd0850_0;
    %store/vec4 v0x7fffbabcff20_0, 4, 1;
    %load/vec4 v0x7fffbabd0850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffbabd0850_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fffbab8bf80;
T_21 ;
    %wait E_0x7fffbab3c990;
    %load/vec4 v0x7fffbabcfd40_0;
    %pad/u 8;
    %ix/getv 4, v0x7fffbabd0a00_0;
    %shiftl 4;
    %assign/vec4 v0x7fffbabcfde0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fffbab9b830;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabd1070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbabd1250_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x7fffbab9b830;
T_23 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbab8bf80 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7fffbab9b830;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbabd0c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbabd1110_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbabd0c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbabd1110_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbabd0c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbabd1110_0, 0, 1;
T_24.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffbabd0c80_0;
    %inv;
    %store/vec4 v0x7fffbabd0c80_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0x7fffbab9b830;
T_25 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffbab58a60, "r" {0 0 0};
    %store/vec4 v0x7fffbabd0b10_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffbabd0b10_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffbabd0b10_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_25.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x7fffbab9b830;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbabd0ee0_0, 0;
    %wait E_0x7fffbab3e7c0;
T_26.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffbabd0b10_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffbabd1070_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffbabd1250_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffbabd1070_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffbabd1250_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffbab645a0 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffbab64520 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffbab64560 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffbab588e0 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffbab589a0 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_26.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffbabd0b10_0, "%x\012", v0x7fffbabd0bb0_0 {0 0 0};
    %store/vec4 v0x7fffbabd11b0_0, 0, 32;
    %wait E_0x7fffbab7c250;
    %load/vec4 v0x7fffbabd1250_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbabd1250_0, 0;
    %load/vec4 v0x7fffbabd0fd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.3, 6;
    %load/vec4 v0x7fffbabd1070_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffbabd1070_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffbabd0d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbabd0ee0_0, 0;
T_26.3 ;
    %wait E_0x7fffbab7c250;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbabd0ee0_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
