SCHM0103

HEADER
{
 FREEID 1325
 VARIABLES
 {
  #ARCHITECTURE="Sxem"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="Sxem"
  #LANGUAGE="VHDL"
  AUTHOR="Макарон"
  COMPANY="Makar"
  CREATIONDATE="5/23/2013"
  PAGECOUNT="2"
  TITLE="Sxem"
 }
 SYMBOL "#default" "IP" "IP"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369302232"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,110,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DIN(63:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DL(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DR(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MUX32" "MUX32"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369302263"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,90,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,30,175,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,90,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,54,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="A(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="M(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="B(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CS"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "XOR32" "XOR32"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369307969"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,94,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,94,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="I1(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="XR(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="I2(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "fsx" "fsx"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369307982"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,105,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,110,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DR(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FO(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Key(47:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "reg32" "reg32"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369308033"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,65,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (74,30,155,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,97,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (180,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DO(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DI(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IP_INV" "IP_INV"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369313002"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,102,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,105,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DL(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DOUT(63:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DR(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "keydiagr" "keydiagr"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369823522"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,65,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (92,30,135,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,55,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (107,70,135,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,66,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (82,110,135,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (81,150,135,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,190,135,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,230,135,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DTO"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DR"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (160,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FR"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RST"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (160,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="KCLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (160,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RCLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (160,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SHE"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (160,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SHS"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "DMX32" "DMX32"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369825501"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,54,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,97,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CS"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AO(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DI(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BO(31:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "key_store" "key_store"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1369826908"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,65,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (76,30,155,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,101,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,66,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,66,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (180,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RK(47:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Ke(63:0)"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SHE"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SHS"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="BlockDataIN(63:0)"
    #SYMBOL="BusInput"
   }
   COORD (440,460)
   VERTEXES ( (2,20) )
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (147,444,385,479)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 1
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
   }
   COORD (660,1300)
   VERTEXES ( (2,1107) )
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (547,1284,605,1319)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 5
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="DR"
    #SYMBOL="Input"
   }
   COORD (920,1340)
   VERTEXES ( (2,603) )
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (821,1324,865,1359)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 7
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IP"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="IP"
   }
   COORD (480,420)
   VERTEXES ( (2,21), (4,848), (6,911) )
   PINPROP 6,"#PIN_STATE","0"
  }
  TEXT  12, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (480,384,519,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 11
  }
  TEXT  16, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (480,540,508,575)
   MARGINS (1,1)
   PARENT 11
  }
  VTX  20, 0, 0
  {
   COORD (440,460)
  }
  VTX  21, 0, 0
  {
   COORD (480,460)
  }
  NET BUS  22, 0, 0
  BUS  23, 0, 0
  {
   NET 22
   VTX 20, 21
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX32"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="MUX32"
   }
   COORD (840,420)
   VERTEXES ( (2,849), (4,851), (6,931), (8,937) )
   PINPROP 8,"#PIN_STATE","0"
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (840,384,879,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 24
  }
  TEXT  29, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (860,580,957,615)
   MARGINS (1,1)
   PARENT 24
  }
  NET BUS  35, 0, 0
  INSTANCE  77, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MUX32"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="MUX32"
   }
   COORD (820,660)
   VERTEXES ( (4,250), (8,720), (2,912), (6,919) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  78, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (820,624,859,659)
   ALIGN 8
   MARGINS (1,1)
   PARENT 77
  }
  TEXT  82, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (840,820,937,855)
   MARGINS (1,1)
   PARENT 77
  }
  INSTANCE  86, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="XOR32"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="XOR32"
   }
   COORD (1040,900)
   ORIENTATION 2
   VERTEXES ( (2,363), (4,918), (6,1152) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  87, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1001,864,1040,899)
   ALIGN 10
   MARGINS (1,1)
   PARENT 86
   ORIENTATION 2
  }
  TEXT  91, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (943,1020,1040,1055)
   ALIGN 2
   MARGINS (1,1)
   PARENT 86
   ORIENTATION 2
  }
  INSTANCE  95, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="fsx"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="fsx"
   }
   COORD (1420,1040)
   ORIENTATION 4
   VERTEXES ( (2,349), (6,646), (4,1151) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  96, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1381,1041,1420,1076)
   ALIGN 2
   MARGINS (1,1)
   PARENT 95
   ORIENTATION 4
  }
  TEXT  100, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1382,885,1420,920)
   ALIGN 10
   MARGINS (1,1)
   PARENT 95
   ORIENTATION 4
  }
  INSTANCE  104, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="reg32"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="reg32"
   }
   COORD (1220,420)
   VERTEXES ( (4,749), (6,850), (2,868) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  105, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,384,1259,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 104
  }
  TEXT  109, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1220,540,1296,575)
   MARGINS (1,1)
   PARENT 104
  }
  INSTANCE  113, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="reg32"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="reg32"
   }
   COORD (1220,620)
   VERTEXES ( (6,251), (4,669), (2,786) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  114, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1220,584,1259,619)
   ALIGN 8
   MARGINS (1,1)
   PARENT 113
  }
  TEXT  118, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1260,760,1336,795)
   MARGINS (1,1)
   PARENT 113
  }
  INSTANCE  191, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IP_INV"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="IP_INV"
   }
   COORD (1920,520)
   VERTEXES ( (6,279), (2,287), (4,574) )
   PINPROP 4,"#PIN_STATE","0"
  }
  TEXT  192, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1920,484,1975,519)
   ALIGN 8
   MARGINS (1,1)
   PARENT 191
  }
  TEXT  196, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1920,640,2011,675)
   MARGINS (1,1)
   PARENT 191
  }
  NET BUS  244, 0, 0
  VTX  250, 0, 0
  {
   COORD (1020,700)
  }
  VTX  251, 0, 0
  {
   COORD (1220,700)
  }
  NET BUS  252, 0, 0
  BUS  253, 0, 0
  {
   NET 252
   VTX 250, 251
  }
  NET BUS  256, 0, 0
  VTX  278, 0, 0
  {
   COORD (1700,660)
  }
  VTX  279, 0, 0
  {
   COORD (1920,600)
  }
  NET BUS  280, 0, 0
  VTX  281, 0, 0
  {
   COORD (1900,660)
  }
  BUS  282, 0, 0
  {
   NET 280
   VTX 278, 281
  }
  VTX  283, 0, 0
  {
   COORD (1900,600)
  }
  BUS  284, 0, 0
  {
   NET 280
   VTX 281, 283
  }
  BUS  285, 0, 0
  {
   NET 280
   VTX 283, 279
  }
  VTX  286, 0, 0
  {
   COORD (1700,460)
  }
  VTX  287, 0, 0
  {
   COORD (1920,560)
  }
  NET BUS  288, 0, 0
  VTX  289, 0, 0
  {
   COORD (1900,460)
  }
  BUS  290, 0, 0
  {
   NET 288
   VTX 286, 289
  }
  VTX  291, 0, 0
  {
   COORD (1900,560)
  }
  BUS  292, 0, 0
  {
   NET 288
   VTX 289, 291
  }
  BUS  293, 0, 0
  {
   NET 288
   VTX 291, 287
  }
  VTX  338, 0, 0
  {
   COORD (1700,700)
  }
  VTX  340, 0, 0
  {
   COORD (1720,700)
  }
  BUS  341, 0, 0
  {
   NET 353
   VTX 338, 340
  }
  VTX  342, 0, 0
  {
   COORD (1720,880)
  }
  BUS  343, 0, 0
  {
   NET 353
   VTX 340, 342
  }
  VTX  349, 0, 0
  {
   COORD (1420,1000)
  }
  VTX  350, 0, 0
  {
   COORD (1720,1000)
  }
  BUS  351, 0, 0
  {
   NET 353
   VTX 349, 350
  }
  BUS  352, 0, 0
  {
   NET 353
   VTX 350, 342
  }
  NET BUS  353, 0, 0
  VTX  362, 0, 0
  {
   COORD (1700,500)
  }
  VTX  363, 0, 0
  {
   COORD (1040,940)
  }
  NET BUS  364, 0, 0
  VTX  365, 0, 0
  {
   COORD (1720,500)
  }
  BUS  366, 0, 0
  {
   NET 364
   VTX 362, 365
  }
  VTX  367, 0, 0
  {
   COORD (1720,600)
  }
  BUS  368, 0, 0
  {
   NET 364
   VTX 365, 367
  }
  VTX  369, 0, 0
  {
   COORD (1060,600)
  }
  BUS  370, 0, 0
  {
   NET 364
   VTX 367, 369
  }
  VTX  371, 0, 0
  {
   COORD (1060,940)
  }
  BUS  372, 0, 0
  {
   NET 364
   VTX 369, 371
  }
  BUS  373, 0, 0
  {
   NET 364
   VTX 371, 363
  }
  NET BUS  376, 0, 0
  INSTANCE  521, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="keydiagr"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="keydiagr"
   }
   COORD (1160,1260)
   VERTEXES ( (6,602), (16,622), (18,634), (4,715), (12,759), (14,898), (8,943), (2,1106), (10,1148) )
   PINPROP 10,"#PIN_STATE","0"
  }
  TEXT  522, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1160,1224,1215,1259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 521
  }
  TEXT  526, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1160,1540,1270,1575)
   MARGINS (1,1)
   PARENT 521
  }
  INSTANCE  555, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #LIBRARY="#terminals"
    #REFERENCE="KEYIN(63:0)"
    #SYMBOL="BusInput"
   }
   COORD (480,1120)
   VERTEXES ( (2,560) )
  }
  TEXT  556, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (266,1103,429,1138)
   ALIGN 6
   MARGINS (1,1)
   PARENT 555
  }
  VTX  560, 0, 0
  {
   COORD (480,1120)
  }
  VTX  561, 0, 0
  {
   COORD (780,1160)
  }
  NET BUS  562, 0, 0
  VTX  563, 0, 0
  {
   COORD (740,1120)
  }
  BUS  564, 0, 0
  {
   NET 562
   VTX 560, 563
  }
  VTX  565, 0, 0
  {
   COORD (740,1160)
  }
  BUS  566, 0, 0
  {
   NET 562
   VTX 563, 565
  }
  BUS  567, 0, 0
  {
   NET 562
   VTX 565, 561
  }
  INSTANCE  568, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="BlockDataOUT(63:0)"
    #SYMBOL="BusOutput"
   }
   COORD (2300,560)
   VERTEXES ( (2,573) )
  }
  TEXT  569, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2352,543,2625,578)
   ALIGN 4
   MARGINS (1,1)
   PARENT 568
  }
  VTX  573, 0, 0
  {
   COORD (2300,560)
  }
  VTX  574, 0, 0
  {
   COORD (2180,560)
  }
  NET BUS  575, 0, 0
  BUS  576, 0, 0
  {
   NET 575
   VTX 573, 574
  }
  NET WIRE  581, 0, 0
  NET WIRE  589, 0, 0
  VTX  602, 0, 0
  {
   COORD (1160,1340)
  }
  VTX  603, 0, 0
  {
   COORD (920,1340)
  }
  WIRE  604, 0, 0
  {
   NET 581
   VTX 602, 603
  }
  VTX  622, 0, 0
  {
   COORD (1320,1460)
  }
  VTX  623, 0, 0
  {
   COORD (780,1200)
  }
  NET WIRE  624, 0, 0
  VTX  625, 0, 0
  {
   COORD (1340,1460)
  }
  WIRE  626, 0, 0
  {
   NET 624
   VTX 622, 625
  }
  VTX  627, 0, 0
  {
   COORD (1340,1560)
  }
  WIRE  628, 0, 0
  {
   NET 624
   VTX 625, 627
  }
  VTX  629, 0, 0
  {
   COORD (760,1560)
  }
  WIRE  630, 0, 0
  {
   NET 624
   VTX 627, 629
  }
  VTX  631, 0, 0
  {
   COORD (760,1200)
  }
  WIRE  632, 0, 0
  {
   NET 624
   VTX 629, 631
  }
  WIRE  633, 0, 0
  {
   NET 624
   VTX 631, 623
  }
  VTX  634, 0, 0
  {
   COORD (1320,1500)
  }
  VTX  635, 0, 0
  {
   COORD (780,1240)
  }
  NET WIRE  636, 0, 0
  VTX  637, 0, 0
  {
   COORD (1360,1500)
  }
  WIRE  638, 0, 0
  {
   NET 636
   VTX 634, 637
  }
  VTX  639, 0, 0
  {
   COORD (1360,1580)
  }
  WIRE  640, 0, 0
  {
   NET 636
   VTX 637, 639
  }
  VTX  641, 0, 0
  {
   COORD (740,1580)
  }
  WIRE  642, 0, 0
  {
   NET 636
   VTX 639, 641
  }
  VTX  643, 0, 0
  {
   COORD (740,1240)
  }
  WIRE  644, 0, 0
  {
   NET 636
   VTX 641, 643
  }
  WIRE  645, 0, 0
  {
   NET 636
   VTX 643, 635
  }
  VTX  646, 0, 0
  {
   COORD (1420,960)
  }
  VTX  647, 0, 0
  {
   COORD (960,1120)
  }
  NET BUS  648, 0, 0
  VTX  649, 0, 0
  {
   COORD (1440,960)
  }
  BUS  650, 0, 0
  {
   NET 648
   VTX 646, 649
  }
  VTX  651, 0, 0
  {
   COORD (1440,1120)
  }
  BUS  652, 0, 0
  {
   NET 648
   VTX 649, 651
  }
  BUS  653, 0, 0
  {
   NET 648
   VTX 651, 647
  }
  VTX  654, 0, 0
  {
   COORD (1480,660)
  }
  VTX  669, 0, 0
  {
   COORD (1400,660)
  }
  VTX  670, 0, 0
  {
   COORD (1420,700)
  }
  VTX  671, 0, 0
  {
   COORD (1480,700)
  }
  VTX  672, 0, 0
  {
   COORD (1420,660)
  }
  BUS  673, 0, 0
  {
   NET 1277
   VTX 669, 672
  }
  BUS  674, 0, 0
  {
   NET 1277
   VTX 672, 670
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  675, 0, 0
  {
   NET 1277
   VTX 671, 670
  }
  NET WIRE  686, 0, 0
  VTX  702, 0, 0
  {
   COORD (1460,660)
  }
  WIRE  703, 0, 0
  {
   NET 686
   VTX 654, 702
  }
  VTX  715, 0, 0
  {
   COORD (1320,1300)
  }
  VTX  716, 0, 0
  {
   COORD (1460,1300)
  }
  WIRE  717, 0, 0
  {
   NET 686
   VTX 715, 716
  }
  WIRE  718, 0, 0
  {
   NET 686
   VTX 702, 716
  }
  VTX  720, 0, 0
  {
   COORD (820,780)
  }
  NET WIRE  721, 0, 0
  WIRE  730, 0, 0
  {
   NET 721
   VTX 940, 720
  }
  VTX  749, 0, 0
  {
   COORD (1400,460)
  }
  VTX  750, 0, 0
  {
   COORD (1480,500)
  }
  VTX  751, 0, 0
  {
   COORD (1440,460)
  }
  BUS  752, 0, 0
  {
   NET 1276
   VTX 749, 751
  }
  VTX  753, 0, 0
  {
   COORD (1440,500)
  }
  BUS  754, 0, 0
  {
   NET 1276
   VTX 751, 753
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  755, 0, 0
  {
   NET 1276
   VTX 753, 750
  }
  NET WIRE  756, 0, 0
  NET WIRE  757, 0, 0
  VTX  758, 0, 0
  {
   COORD (780,1120)
  }
  VTX  759, 0, 0
  {
   COORD (1320,1380)
  }
  VTX  760, 0, 0
  {
   COORD (760,1120)
  }
  WIRE  761, 0, 0
  {
   NET 756
   VTX 758, 760
  }
  VTX  762, 0, 0
  {
   COORD (760,1040)
  }
  WIRE  763, 0, 0
  {
   NET 756
   VTX 760, 762
  }
  VTX  764, 0, 0
  {
   COORD (1200,1040)
  }
  WIRE  765, 0, 0
  {
   NET 756
   VTX 762, 764
  }
  VTX  766, 0, 0
  {
   COORD (1200,1240)
  }
  WIRE  767, 0, 0
  {
   NET 756
   VTX 764, 766
  }
  VTX  768, 0, 0
  {
   COORD (1360,1240)
  }
  WIRE  769, 0, 0
  {
   NET 756
   VTX 766, 768
  }
  VTX  770, 0, 0
  {
   COORD (1360,1380)
  }
  WIRE  771, 0, 0
  {
   NET 756
   VTX 768, 770
  }
  WIRE  772, 0, 0
  {
   NET 756
   VTX 770, 759
  }
  VTX  786, 0, 0
  {
   COORD (1220,660)
  }
  VTX  848, 0, 0
  {
   COORD (700,460)
  }
  VTX  849, 0, 0
  {
   COORD (840,460)
  }
  VTX  850, 0, 0
  {
   COORD (1220,500)
  }
  VTX  851, 0, 0
  {
   COORD (1040,460)
  }
  BUS  854, 0, 0
  {
   NET 35
   VTX 848, 849
  }
  VTX  855, 0, 0
  {
   COORD (1060,500)
  }
  BUS  856, 0, 0
  {
   NET 256
   VTX 850, 855
  }
  VTX  857, 0, 0
  {
   COORD (1060,460)
  }
  BUS  858, 0, 0
  {
   NET 256
   VTX 855, 857
  }
  BUS  859, 0, 0
  {
   NET 256
   VTX 857, 851
  }
  VTX  868, 0, 0
  {
   COORD (1220,460)
  }
  VTX  869, 0, 0
  {
   COORD (1160,460)
  }
  WIRE  870, 0, 0
  {
   NET 1306
   VTX 868, 869
  }
  WIRE  872, 0, 0
  {
   NET 1306
   VTX 869, 909
  }
  VTX  898, 0, 0
  {
   COORD (1320,1420)
  }
  VTX  901, 0, 0
  {
   COORD (1160,1100)
  }
  WIRE  902, 0, 0
  {
   NET 1306
   VTX 909, 901
  }
  VTX  903, 0, 0
  {
   COORD (1380,1100)
  }
  WIRE  904, 0, 0
  {
   NET 1306
   VTX 901, 903
  }
  VTX  905, 0, 0
  {
   COORD (1380,1420)
  }
  WIRE  906, 0, 0
  {
   NET 1306
   VTX 903, 905
  }
  WIRE  907, 0, 0
  {
   NET 1306
   VTX 905, 898
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  909, 0, 0
  {
   COORD (1160,660)
  }
  WIRE  910, 0, 0
  {
   NET 1306
   VTX 786, 909
  }
  VTX  911, 0, 0
  {
   COORD (700,500)
  }
  VTX  912, 0, 0
  {
   COORD (820,700)
  }
  VTX  913, 0, 0
  {
   COORD (720,500)
  }
  BUS  914, 0, 0
  {
   NET 244
   VTX 911, 913
  }
  VTX  915, 0, 0
  {
   COORD (720,700)
  }
  BUS  916, 0, 0
  {
   NET 244
   VTX 913, 915
  }
  BUS  917, 0, 0
  {
   NET 244
   VTX 915, 912
  }
  VTX  918, 0, 0
  {
   COORD (820,940)
  }
  VTX  919, 0, 0
  {
   COORD (820,740)
  }
  VTX  920, 0, 0
  {
   COORD (720,940)
  }
  BUS  921, 0, 0
  {
   NET 376
   VTX 918, 920
  }
  VTX  922, 0, 0
  {
   COORD (720,740)
  }
  BUS  923, 0, 0
  {
   NET 376
   VTX 920, 922
  }
  BUS  924, 0, 0
  {
   NET 376
   VTX 922, 919
  }
  VTX  931, 0, 0
  {
   COORD (840,500)
  }
  VTX  932, 0, 0
  {
   COORD (760,880)
  }
  BUS  933, 0, 0
  {
   NET 353
   VTX 342, 932
  }
  VTX  934, 0, 0
  {
   COORD (760,500)
  }
  BUS  935, 0, 0
  {
   NET 353
   VTX 932, 934
  }
  BUS  936, 0, 0
  {
   NET 353
   VTX 934, 931
  }
  VTX  937, 0, 0
  {
   COORD (840,540)
  }
  VTX  938, 0, 0
  {
   COORD (800,540)
  }
  WIRE  939, 0, 0
  {
   NET 721
   VTX 937, 938
  }
  VTX  940, 0, 0
  {
   COORD (800,780)
  }
  WIRE  941, 0, 0
  {
   NET 721
   VTX 938, 940
  }
  VTX  943, 0, 0
  {
   COORD (1320,1340)
  }
  VTX  944, 0, 0
  {
   COORD (1340,1340)
  }
  WIRE  945, 0, 0
  {
   NET 721
   VTX 943, 944
  }
  VTX  946, 0, 0
  {
   COORD (1340,1060)
  }
  WIRE  947, 0, 0
  {
   NET 721
   VTX 944, 946
  }
  VTX  948, 0, 0
  {
   COORD (800,1060)
  }
  WIRE  949, 0, 0
  {
   NET 721
   VTX 946, 948
  }
  WIRE  950, 0, 0
  {
   NET 721
   VTX 948, 940
  }
  INSTANCE  951, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DMX32"
    #LIBRARY="des"
    #REFERENCE="U8"
    #SYMBOL="DMX32"
   }
   COORD (1480,620)
   VERTEXES ( (2,654), (4,278), (6,671), (8,338) )
  }
  TEXT  952, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1480,584,1519,619)
   ALIGN 8
   MARGINS (1,1)
   PARENT 951
  }
  TEXT  956, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1480,740,1577,775)
   MARGINS (1,1)
   PARENT 951
  }
  INSTANCE  960, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DMX32"
    #LIBRARY="des"
    #REFERENCE="U9"
    #SYMBOL="DMX32"
   }
   COORD (1480,420)
   VERTEXES ( (4,286), (6,750), (8,362), (2,969) )
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  961, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1480,384,1519,419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 960
  }
  TEXT  965, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1480,540,1577,575)
   MARGINS (1,1)
   PARENT 960
  }
  VTX  969, 0, 0
  {
   COORD (1480,460)
  }
  VTX  970, 0, 0
  {
   COORD (1460,460)
  }
  WIRE  971, 0, 0
  {
   NET 686
   VTX 969, 970
  }
  WIRE  972, 0, 0
  {
   NET 686
   VTX 970, 702
  }
  INSTANCE  1059, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="key_store"
    #LIBRARY="des"
    #REFERENCE="U11"
    #SYMBOL="key_store"
   }
   COORD (780,1080)
   VERTEXES ( (2,758), (4,647), (6,561), (8,623), (10,635) )
  }
  TEXT  1060, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (780,1044,835,1079)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1059
  }
  TEXT  1064, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (780,1280,906,1315)
   MARGINS (1,1)
   PARENT 1059
  }
  VTX  1106, 0, 0
  {
   COORD (1160,1300)
  }
  VTX  1107, 0, 0
  {
   COORD (660,1300)
  }
  WIRE  1108, 0, 0
  {
   NET 757
   VTX 1106, 1107
  }
  INSTANCE  1119, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RST"
    #SYMBOL="Input"
   }
   COORD (640,1380)
   VERTEXES ( (2,1149) )
  }
  TEXT  1120, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (528,1363,589,1398)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1119
  }
  VTX  1148, 0, 0
  {
   COORD (1160,1380)
  }
  VTX  1149, 0, 0
  {
   COORD (640,1380)
  }
  WIRE  1150, 0, 0
  {
   NET 589
   VTX 1148, 1149
  }
  VTX  1151, 0, 0
  {
   COORD (1200,1000)
  }
  VTX  1152, 0, 0
  {
   COORD (1040,980)
  }
  NET BUS  1153, 0, 0
  VTX  1154, 0, 0
  {
   COORD (1060,1000)
  }
  BUS  1155, 0, 0
  {
   NET 1153
   VTX 1151, 1154
  }
  VTX  1156, 0, 0
  {
   COORD (1060,980)
  }
  BUS  1157, 0, 0
  {
   NET 1153
   VTX 1154, 1156
  }
  BUS  1158, 0, 0
  {
   NET 1153
   VTX 1156, 1152
  }
  TEXT  1272, 0, 0
  {
   TEXT "$#NAME"
   RECT (1340,366,1512,395)
   ALIGN 4
   MARGINS (1,1)
   PARENT 754
  }
  NET BUS  1276, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CurStateL(31:0)"
   }
  }
  NET BUS  1277, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="CurStateR(31:0)"
   }
  }
  TEXT  1278, 0, 0
  {
   TEXT "$#NAME"
   RECT (1422,666,1598,695)
   ALIGN 4
   MARGINS (1,1)
   PARENT 674
  }
  NET WIRE  1306, 0, 0
  {
   VARIABLES
   {
    #NAME="RCLK"
   }
  }
  TEXT  1307, 0, 0
  {
   TEXT "$#NAME"
   RECT (1318,1390,1383,1419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 907
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3307,2338)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1195063014"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  1311, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (2247,1964,2364,2017)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1312, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (2427,1968,3097,2028)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1313, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (2248,2022,2319,2075)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1314, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (2417,2018,3087,2078)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  1315, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2227,1958), (3107,1958) )
   FILL (1,(0,0,0),0)
  }
  LINE  1316, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2227,2018), (3107,2018) )
   FILL (1,(0,0,0),0)
  }
  LINE  1317, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2407,1958), (2407,2138) )
  }
  LINE  1318, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (3107,2138), (3107,1818), (2227,1818), (2227,2138), (3107,2138) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1319, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (2247,1838,2542,1939)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  1320, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2547,1818), (2547,1958) )
  }
  LINE  1321, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2227,2078), (3107,2078) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1322, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (2247,2082,2326,2135)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1323, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (2417,2078,3087,2138)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  1324, 0, 0
  {
   PAGEALIGN 10
   RECT (2567,1838,3087,1940)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

