-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 13:19:48 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v3
  Current state: extract
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
    $PROJECT_HOME/src/utils.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      60 2523469    2523475            0  0        ? 
    Design Total:                                     60 2523469    2523475            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                         Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ------------------------------------------------------ ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                   
    BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                    
    ccs_in(14,32)                                               0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                               0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                        0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                       0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                       
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028()          97.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350()          64.000     0.000      0.000            0.000 0.320          1           1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb()              6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                     
    mgc_add(13,0,13,0,13)                                      13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(13,0,2,1,14)                                       13.000     0.000     13.000           12.000 1.080          1           0 
    mgc_add(14,0,14,0,14)                                      14.000     0.000     14.000           13.000 1.095          3           3 
    mgc_add(15,0,14,0,15)                                      15.000     0.000     15.000           14.000 1.110          1           0 
    mgc_add(15,0,15,0,15)                                      15.000     0.000     15.000           14.000 1.110          1           0 
    mgc_add(18,0,1,1,19)                                       18.000     0.000     18.000           17.000 1.155          1           0 
    mgc_add(18,0,15,1,19)                                      18.000     0.000     18.000           17.000 1.155          0           1 
    mgc_add(32,0,32,0,32)                                      32.000     0.000     32.000           31.000 1.365          3           2 
    mgc_add(4,0,1,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           0 
    mgc_add(4,0,2,1,4)                                          4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,5,0,5)                                          5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_and(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          41 
    mgc_and(1,3)                                                1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(13,2)                                              13.000     0.000     13.000            0.000 0.550          0           1 
    mgc_and(14,2)                                              14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_and(2,2)                                                2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(32,2)                                              32.000     0.000     32.000            0.000 0.550          0           1 
    mgc_mul(14,0,14,0,14)                                     608.000     1.000      0.000            0.000 3.871          1           1 
    mgc_mux(1,1,2)                                              1.000     0.000      1.000            0.000 0.080          0           2 
    mgc_mux(13,1,2)                                            13.000     0.000     13.000            0.000 0.080          0           1 
    mgc_mux(14,1,2)                                            14.000     0.000     14.000            0.000 0.080          0           3 
    mgc_mux(32,1,2)                                            32.000     0.000     32.000            0.000 0.080          0           8 
    mgc_mux(4,1,2)                                              4.000     0.000      4.000            0.000 0.080          0           3 
    mgc_mux1hot(1,4)                                            1.830     0.000      1.830            0.000 1.500          0           1 
    mgc_mux1hot(13,3)                                          18.802     0.000     18.802            0.000 0.550          0           1 
    mgc_mux1hot(13,5)                                          28.787     0.000     28.787            0.000 1.500          0           1 
    mgc_mux1hot(14,3)                                          20.249     0.000     20.249            0.000 0.550          0           3 
    mgc_mux1hot(18,4)                                          32.946     0.000     32.946            0.000 1.500          0           1 
    mgc_nand(1,3)                                               1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                                1.000     0.000      1.000            0.000 0.550          0          14 
    mgc_nor(1,3)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,5)                                                1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_not(1)                                                  0.000     0.000      0.000            0.000 0.000          0          30 
    mgc_not(14)                                                 0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                                 0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                  0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                 1.000     0.000      1.000            0.000 0.550          0          16 
    mgc_or(1,3)                                                 1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_or(1,4)                                                 1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,6)                                                 1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(14,2)                                               14.000     0.000     14.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                  0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(13,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(14,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(15,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(15,0,0,1,1,1,1)                                 0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                                 0.000     0.000      0.000            0.000 0.320          0          11 
    mgc_reg_pos(4,0,0,0,0,1,1)                                  0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_shift_l(1,0,4,13)                                      11.280     0.000     11.280            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,14)                                      12.109     0.000     12.109            0.000 0.550          1           0 
    mgc_shift_l(1,0,4,15)                                      12.929     0.000     12.929            0.000 0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                    
    mgc_io_sync(0)                                              0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                         
    TOTAL AREA (After Assignment):                           7846.320     1.000    784.000          125.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   7312.0          8656.7          7853.3        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           7312.0 (100%)   8649.7 (100%)   7846.3 (100%) 
      MUX:                 0.0           601.8   (7%)    468.1   (6%) 
      FUNC:             7312.0 (100%)   7912.0  (91%)   7219.2  (92%) 
      LOGIC:               0.0           136.0   (2%)    159.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             7.0   (0%)      7.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             7.0 (100%)      7.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                       Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                              32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                         COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                           32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                         COMP_LOOP:twiddle_help.sva                            
    VEC_LOOP:j#1.sva                                       32         Y           Y      VEC_LOOP:j#1.sva                                      
                                                                                         VEC_LOOP:modulo_sub(return)#1.sva                     
                                                                                         VEC_LOOP:modulo_sub(return).sva                       
    VEC_LOOP:j#1.sva#1                                     32         Y           Y      VEC_LOOP:j#1.sva#1                                    
    VEC_LOOP:mult(vec)#1.sva                               32         Y                  VEC_LOOP:mult(vec)#1.sva                              
                                                                                         VEC_LOOP:mult(vec).sva                                
    factor1#1.sva                                          32         Y           Y      factor1#1.sva                                         
                                                                                         factor1.sva                                           
    p.sva                                                  32         Y           Y      p.sva                                                 
    twiddle:rsci.qa_d.bfwt(31:0)                           32         Y           Y      twiddle:rsci.qa_d.bfwt(31:0)                          
    twiddle_h:rsci.qa_d.bfwt(31:0)                         32         Y           Y      twiddle_h:rsci.qa_d.bfwt(31:0)                        
    vec:rsci.qa_d.bfwt(31:0)                               32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                              32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                              15         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(14:0).sva#1                                 15         Y           Y      VEC_LOOP:j(14:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.itm                       14         Y           Y      COMP_LOOP-2:twiddle_f:lshift.itm                      
                                                                                         VEC_LOOP:acc#1.cse.sva                                
                                                                                         VEC_LOOP:j(14:0).sva(13:0)                            
    VEC_LOOP:acc#10.cse#1.sva                              14         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                         VEC_LOOP:acc#10.cse.sva                               
    COMP_LOOP:k(14:1).sva(12:0)                            13         Y           Y      COMP_LOOP:k(14:1).sva(12:0)                           
    VEC_LOOP:acc.psp.sva                                   13         Y           Y      VEC_LOOP:acc.psp.sva                                  
    STAGE_LOOP:i(3:0).sva                                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm          1         Y           Y      COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18).itm        
                                                                                         run_ac_sync_tmp_dobj.sva                              
    complete:rsci.bcwt                                      1                            complete:rsci.bcwt                                    
    core.wten.reg                                           1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                             1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#2).cse                                    1         Y                  reg(ensig.cgo#2).cse                                  
    reg(ensig.cgo).cse                                      1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                                  1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                              1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                       1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                                1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                                  1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                           1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                                      1         Y           Y      run:rsci.ivld.bfwt                                    
    twiddle:rsci.bcwt                                       1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                                     1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                           1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                         1                            vec:rsci.bcwt#1                                       
                                                                                                                                               
    Total:                                                457            450         410 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.90) 
    
  Timing Report
    Critical Path
      Max Delay:  8.615601
      Slack:      1.3843990000000002
      
      Path                                                                                 Startpoint                                                                         Endpoint                                           Delay  Slack  
      ------------------------------------------------------------------------------------ ---------------------------------------------------------------------------------- -------------------------------------------------- ------ ------
      1                                                                                    inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) mgc_reg_pos_1_0_0_1_1_0_0                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2              mgc_not_1                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      2                                                                                    inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 8.6156 1.3844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                mgc_reg_pos_1_0_0_1_1_1_1                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt                                                                                                                                          0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#7              mgc_and_1_2                                                                                                                           0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                          0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.9700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 2.5200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 2.5200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.0000 8.6156 
                                                                                                                                                                                                                                               
      3                                                                                    inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy    inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.7456 2.2544 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/if:and#5              mgc_and_1_2                                                                                                                           0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                          0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.biwt                                                                                                                                                             0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.6500 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.6500 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  0.8700 7.7456 
                                                                                                                                                                                                                                               
      4                                                                                    inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.5156 2.4844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                mgc_reg_pos_1_0_0_1_1_1_1                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt).cse                                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.oswt                                                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.oswt                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:not#3                mgc_not_1                                                                                                                             0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:not#3.itm                                                                                                                                                  0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.1000 7.5156 
                                                                                                                                                                                                                                               
      5                                                                                    inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.5156 2.4844 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) mgc_reg_pos_1_0_0_1_1_0_0                                                                                                             0.3200 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                            0.0000 0.3200 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/if:or#2                 mgc_or_1_3                                                                                                                            0.5500 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                        0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                         0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core/complete:rsci.wen_comp                                                                                                                                                                       0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/core.wen                                                                                                                                                                             0.0000 0.8700 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.4200 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.4200 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.1000 7.5156 
                                                                                                                                                                                                                                               
      6                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(7)#1.itm                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#66                                                  mgc_or_1_6                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#66.rmff                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.4200 7.1956 
                                                                                                                                                                                                                                               
      7                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#1                                                                                                                                                                         0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(8)#1.itm                                                                                                                                                                     0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#66                                                  mgc_or_1_6                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#66.rmff                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.4200 7.1956 
                                                                                                                                                                                                                                               
      8                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(18).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#66                                                  mgc_or_1_6                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#66.rmff                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.4200 7.1956 
                                                                                                                                                                                                                                               
      9                                                                                    inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17)                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(17).itm                                                                                                                                                                      0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#66                                                  mgc_or_1_6                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#66.rmff                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.4200 7.1956 
                                                                                                                                                                                                                                               
      10                                                                                   inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp 7.1956 2.8044 
                                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                                             Delta  Delay  
        --------                                                                           ---------                                                                                                                             -----  -----  
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst              inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                  0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                   0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#1                                                                                                                                                                        0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(16)#1.itm                                                                                                                                                                    0.0000 0.0000 
        inPlaceNTT_DIT_precomp:core/or#66                                                  mgc_or_1_6                                                                                                                            0.5500 0.5500 
        inPlaceNTT_DIT_precomp:core/or#66.rmff                                                                                                                                                                                   0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/ensig.cgo_iro#2                                                                                                                                                                      0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4                                  mgc_or_1_2                                                                                                                            0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:or#4.itm                                                                                                                                                                    0.0000 0.5500 
        inPlaceNTT_DIT_precomp:core:wait_dp/VEC_LOOP:and#13                                mgc_and_1_2                                                                                                                           0.5500 1.1000 
        inPlaceNTT_DIT_precomp:core:wait_dp/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                  0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp.ccs_ccore_en                                                                                                                                                          0.0000 1.1000 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mult():cmp                                 mult                                                                                                                                  1.4200 7.1956 
                                                                                                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                             Port                                                        Slack (Delay) Messages 
      ---------------------------------------------------------------------------------------------------- --------------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(run:rsci.oswt)                                                       slc(fsm_output)(0)#2.itm                                  10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt)                                                       or#41.rmff                                                 7.8000  2.2000          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsci.oswt#1)                                                     or#42.cse                                                  8.9000  1.1000          
      inPlaceNTT_DIT_precomp:core/reg(twiddle:rsci.oswt)                                                   or#57.rmff                                                 9.1300  0.8700          
      inPlaceNTT_DIT_precomp:core/reg(complete:rsci.oswt)                                                  and#112.itm                                                7.1450  2.8550          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                            slc(fsm_output)(25)#6.itm                                 10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo)                                                           or#64.rmff                                                 6.9050  3.0950          
      inPlaceNTT_DIT_precomp:core/reg(ensig.cgo#2)                                                         or#66.rmff                                                 2.8044  7.1956          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                                                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                          8.5750  1.4250          
      inPlaceNTT_DIT_precomp:core/reg(p)                                                                   p:rsci.idat                                               10.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                                               z.out#1                                                    6.9250  3.0750          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(14:1).sva(12:0))                                         COMP_LOOP:k:COMP_LOOP:k:and.itm                            7.4850  2.5150          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift)                                        COMP_LOOP:twiddle_f:and.itm                                6.9250  3.0750          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)                                                        VEC_LOOP:VEC_LOOP:and.itm                                  9.0500  0.9500          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                            twiddle_h:rsci.qa_d.mxwt                                   7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                               twiddle:rsci.qa_d.mxwt                                     7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(18))                          VEC_LOOP:VEC_LOOP:mux.itm                                  4.8000  5.2000          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc#10)                                                     z.out#4                                                    7.4900  2.5100          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:acc.psp)                                                    VEC_LOOP:slc(z.out#2)(12-0)#1.itm                          8.0350  1.9650          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j#1)#1                                                      z.out#7                                                    4.8000  5.2000          
      inPlaceNTT_DIT_precomp:core/reg(factor1#1)                                                           VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(31-0).itm                 7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:mult(vec)#1)                                                VEC_LOOP:slc(vec:rsci.qa_d.mxwt)(63-32).itm                7.5200  2.4800          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j(14:0))                                                    VEC_LOOP:slc(z.out#6)(14-0).itm                            4.8800  5.1200          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                  if:nor.itm                                                 6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                             run:rsci.ivld                                              9.9200  0.0800          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                          VEC_LOOP:nor.itm                                           6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                        VEC_LOOP:nor#2.itm                                         6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                     VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm                     7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                   VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm                      7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)              COMP_LOOP:twiddle_f:nor.itm                                6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qa_d.bfwt)#1       COMP_LOOP:twiddle_f:slc(twiddle:rsci.qa_d)(31-0).itm       7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)        COMP_LOOP:twiddle_help:nor.itm                             6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qa_d.bfwt)#1 COMP_LOOP:twiddle_help:slc(twiddle_h:rsci.qa_d)(31-0).itm  7.6000  2.4000          
      inPlaceNTT_DIT_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                   if:nor#3.itm                                               6.9300  3.0700          
      inPlaceNTT_DIT_precomp:core:staller/reg(core.wten)                                                   not#1.itm                                                  8.0300  1.9700          
      inPlaceNTT_DIT_precomp                                                                               run:rsc.rdy                                                9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adra                                               6.0350  3.9650          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.da                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.wea                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.adrb                                               6.0350  3.9650          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.db                                                 8.8700  1.1300          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.web                                                6.4300  3.5700          
      inPlaceNTT_DIT_precomp                                                                               vec:rsc.triosy.lz                                          9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               p:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               r:rsc.triosy.lz                                            9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adra                                           3.1043  6.8957          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.da                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.wea                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.adrb                                           3.1043  6.8957          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.db                                             9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.web                                            9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle:rsc.triosy.lz                                      9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adra                                         3.1043  6.8957          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.da                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.wea                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.adrb                                         3.1043  6.8957          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.db                                           9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.web                                          9.5000  0.5000          
      inPlaceNTT_DIT_precomp                                                                               twiddle_h:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIT_precomp                                                                               complete:rsc.vld                                           9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         5     1 
    -                                                         4     1 
    -                                                        32     2 
    -                                                        19     1 
    -                                                        14     3 
    and                                                               
    -                                                        32     1 
    -                                                         2     1 
    -                                                        14     1 
    -                                                        13     1 
    -                                                         1    43 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                        15     1 
    -                                                        13     1 
    modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028                   
    -                                                        32     1 
    modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350                   
    -                                                        32     1 
    mul                                                               
    -                                                        14     1 
    mult_211a0e259bca55d0a7d87e37cf4e500170bb                         
    -                                                        32     1 
    mux                                                               
    -                                                         4     3 
    -                                                        32     8 
    -                                                        14     3 
    -                                                        13     1 
    -                                                         1     2 
    mux1h                                                             
    -                                                        18     1 
    -                                                        14     3 
    -                                                        13     2 
    -                                                         1     1 
    nand                                                              
    -                                                         1     1 
    nor                                                               
    -                                                         1    16 
    not                                                               
    -                                                         4     2 
    -                                                        32     1 
    -                                                        14     2 
    -                                                         1    30 
    or                                                                
    -                                                        14     1 
    -                                                         1    24 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         4     1 
    -                                                        32    11 
    -                                                        15     2 
    -                                                        14     2 
    -                                                        13     2 
    -                                                         1    17 
    
  End of Report
