# 3. Sequential Logic

* Covers SR latches, D latches, D flip-flops, JK flip-flops, T flip-flops.
* Why: FPGAs are inherently synchronous. State machines and pipelines depend on these.
* Skills: Understand setup/hold time, clock skew, metastability.
