// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2020 SomLabs
 *
 */

/dts-v1/;

#include "imx8mm.dtsi"

/ {

    model = "SoMLabs VisionSOM i.MX8MM Torbett Design for Aesthetic Technology";

 /* dummy regulator for simple-panel driver */
    dummy: regulator-dummy {
        compatible = "regulator-fixed";
        regulator-name = "dummy";
        regulator-always-on;
    };

    reserved-memory {
        #address-cells = <2>;
        #size-cells = <2>;
        ranges;

        rpmsg_reserved: rpmsg@0xb8000000 {
            no-map;
            reg = <0 0xb8000000 0 0x400000>;
        };
    };

    chosen {
        bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
        stdout-path = &uart4;
    };

    leds {      /* dedicated led for system status */
        compatible = "gpio-leds";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_gpio_led>;

        status {
            label = "status";
            gpios = <&gpio1 4 0>;
            linux,default-trigger = "heartbeat";
        };
    };

    wlan_pwrseq: wlanpwrseq {
        compatible = "mmc-pwrseq-simple";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_wlan_en>;
        reset-gpios = <&gpio2 20 GPIO_ACTIVE_LOW>;
    };

    regulators {
        compatible = "simple-bus";
        #address-cells = <1>;
        #size-cells = <0>;

        reg_ext_3v3: regulator-ext-3v3 {
            compatible = "regulator-fixed";
            regulator-name = "EXT_PWREN";
            regulator-min-microvolt = <3300000>;
            regulator-max-microvolt = <3300000>;
            enable-active-high;
            startup-delay-us = <300000>;
            gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
        };

    };

    panel: panel {
		compatible = "panel-lvds";

		height-mm = <136>;
		width-mm = <217>;

		data-mapping = "vesa-24";

		panel-timing {
			clock-frequency = <75000000>;
			hactive = <1280>;
			vactive = <800>;
			hback-porch = <40>;
			hfront-porch = <40>;
			hsync-len = <48>;
			vback-porch = <29>;
			vfront-porch = <13>;
			vsync-len = <3>;
		};

        port {
            lvds_panel_in: endpoint {
                remote-endpoint = <&sn65dsi83_lvds_out>;
            };
        };
    };

    reg_usb_otg1_vbus: regulator@2 {
        compatible = "regulator-fixed";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_otg1>;
        regulator-name = "usb_otg1_vbus";
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
        enable-active-high;
    };

    reg_usb_otg2_vbus: regulator@3 {
        compatible = "regulator-fixed";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_usb_otg2>;
        regulator-name = "usb_otg2_vbus";
        regulator-min-microvolt = <5000000>;
        regulator-max-microvolt = <5000000>;
        gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
        enable-active-high;
    };

    panel_backlight: panel-backlight {
        compatible = "pwm-backlight";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_panel_backlight_en>;
        pwms = <&pwm2 0 25000 0>;

        brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                             10 11 12 13 14 15 16 17 18 19
                             20 21 22 23 24 25 26 27 28 29
                             30 31 32 33 34 35 36 37 38 39
                             40 41 42 43 44 45 46 47 48 49
                             50 51 52 53 54 55 56 57 58 59
                             60 61 62 63 64 65 66 67 68 69
                             70 71 72 73 74 75 76 77 78 79
                             80 81 82 83 84 85 86 87 88 89
                             90 91 92 93 94 95 96 97 98 99
                             100>;
        default-brightness-level = <80>;

        enable-gpios = <&gpio5 5 0>;
    };

};

&pwm2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_panel_backlight_pwm>;
    status = "okay";
};


&iomuxc {

    pinctrl_mipi2lvds_std: mipi2lvds {
        fsl,pins = <
            MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28       0x19        /* enable */
        >;
    };

  pinctrl_usb_otg1: usbotg1 {
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12              0x19
            MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13              0x1c4   /* overcurrent */
        >;
    };

    pinctrl_usb_otg2: usbotg2 {
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14              0x19
            MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15              0x1c4   /* overcurrent */
        >;
    };

    pinctrl_gpio_leds_cb: gpioledscb {          /* 4x LEDs on  carrier board */
        fsl,pins = <
            MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4                0x19
            MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5                0x19
            MX8MM_IOMUXC_SAI1_RXD4_GPIO4_IO6                0x19
            MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7                0x19
        >;
    };

    pinctrl_gpio_buttons_cb: gpiobuttonscb {      /* 4x buttons on  carrier board */
        fsl,pins = <
            MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0                0x19
            MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1                 0x19
            MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2                0x19
            MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3                0x19
        >;
    };

    pinctrl_fec1: fec1grp {                       /* ethernet phy */
        fsl,pins = <
            MX8MM_IOMUXC_ENET_MDC_ENET1_MDC                 0x3
            MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO               0x3
            MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3           0x1f
            MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2           0x1f
            MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1           0x1f
            MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0           0x1f
            MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3           0x91
            MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2           0x91
            MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1           0x91
            MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0           0x91
            MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC           0x1f
            MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC           0x91
            MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL     0x91
            MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL     0x1f
            MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0               0x19    /* PHY reset */
        >;
    };

    pinctrl_usdhc1_gpio: usdhc1grpgpio {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10             0x84
            MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3               0x41
        >;
    };

    pinctrl_usdhc1: usdhc1grp {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x96
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd6
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd6
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd6
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd6
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd6
        >;
    };

    pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x94
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd4
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd4
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd4
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd4
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd4
        >;
    };

    pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK                 0x96
            MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD                 0xd6
            MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0             0xd6
            MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1             0xd6
            MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2             0xd6
            MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3             0xd6
        >;
    };

    pinctrl_i2c1: i2c1grp {
        fsl,pins = <
            MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL                  0x40000083
            MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA                  0x40000083
        >;
        };

    pinctrl_i2c2: i2c2grp {
        fsl,pins = <
            MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL                  0x40000083
            MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA                  0x40000083
        >;
    };

    pinctrl_i2c2_gpio: i2c2grp-gpio {
        fsl,pins = <
            MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16                0x083
            MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17                0x083
        >;
   };

      pinctrl_gpio_led: gpioledgrp {          /* dedicated sys-led output */
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4       0x19
        >;
    };

    pinctrl_i2c4: i2c4grp {                 /* PMIC I2C */
        fsl,pins = <
            MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL          0x400000c3
            MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA          0x400000c3
        >;
    };

    pinctrl_i2c4_gpio: i2c4grp-gpio {       /* PMIC I2C in GPIO mode */
        fsl,pins = <
            MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20        0xc3
            MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21        0xc3
        >;
    };

    pinctrl_pmic: pmicirq {                 /* PMIC interrupt */
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1       0x141
        >;
    };

    pinctrl_uart2: uart2grp {
        fsl,pins = <
            MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX     0
            MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX     0
        >;
    };

    pinctrl_uart4: uart4grp {
        fsl,pins = <
            MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX     0
            MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX     0
        >;
    };

    pinctrl_wlan_en: wlanen {               /* WLAN enable */
        fsl,pins = <
            MX8MM_IOMUXC_SD2_WP_GPIO2_IO20          0x100
        >;
    };

    pinctrl_usdhc2: usdhc2grp {             /* WLAN - USDHC2 */
        fsl,pins = <
            MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK         0x190
            MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD         0x1d0
            MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0     0x1d0
            MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1     0x1d0
            MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2     0x1d0
            MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3     0x1d0
        >;
    };

    pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK         0x194
            MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD         0x1d4
            MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0     0x1d4
            MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1     0x1d4
            MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2     0x1d4
            MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3     0x1d4
        >;
    };

    pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
        fsl,pins = <
            MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK         0x196
            MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD         0x1d6
            MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0     0x1d6
            MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1     0x1d6
            MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2     0x1d6
            MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3     0x1d6
        >;
    };

    pinctrl_wlan_hwake: wlanhwake {
        fsl,pins = <
            MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12        0x111
        >;
    };

    pinctrl_usdhc3: usdhc3grp {             /* USDHC3 - internal uSD/eMMC */
        fsl,pins = <
            MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK       0x190
            MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD       0x1d0
            MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0   0x1d0
            MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1   0x1d0
            MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2   0x1d0
            MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3   0x1d0
            MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4     0x1d0
            MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5    0x1d0
            MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6    0x1d0
            MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7      0x1d0
            MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE   0x190

        >;
    };

    pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
        fsl,pins = <
            MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK       0x194
            MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD       0x1d4
            MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0   0x1d4
            MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1   0x1d4
            MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2   0x1d4
            MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3   0x1d4
            MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4     0x1d0
            MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5    0x1d0
            MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6    0x1d0
            MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7      0x1d0
            MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE   0x190
        >;
    };

    pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
        fsl,pins = <
            MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK       0x196
            MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD       0x1d6
            MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0   0x1d6
            MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1   0x1d6
            MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2   0x1d6
            MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3   0x1d6
            MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4     0x1d0
            MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5    0x1d0
            MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6    0x1d0
            MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7      0x1d0
            MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE   0x190
        >;
    };

    pinctrl_wdog: wdoggrp {
        fsl,pins = <
            MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B    0xc6
        >;
    };

    pinctrl_panel_backlight_en: panel_backlight_en {
        fsl,pins = <
            MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5            0x19
        >;
    };

    pinctrl_panel_backlight_pwm: panel_backlight_pwm {
        fsl,pins = <
            MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT                  0x19
        >;
    };

    pinctrl_touch: touchgpio {
        fsl,pins = <
            MX8MM_IOMUXC_UART1_TXD_GPIO5_IO23               0x81    /* interrupt */
            MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3                 0x19    /* reset */
        >;
    };

};



&usbotg1 {
    dr_mode = "otg";
    vbus-supply = <&reg_usb_otg1_vbus>;
    picophy,pre-emp-curr-control = <3>;
    picophy,dc-vol-level-adjust = <7>;
    status = "okay";
};

&usbotg2 {
    dr_mode = "host";
    vbus-supply = <&reg_usb_otg2_vbus>;
    picophy,pre-emp-curr-control = <3>;
    picophy,dc-vol-level-adjust = <7>;
    status = "okay";
};


&usdhc1 {           /* uSD slot */
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
    pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
    pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
    fsl,delay-line = <8>;
    bus-width = <4>;
    no-1-8-v;
    cd-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
    status = "okay";
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_fec1>;
    phy-mode = "rgmii-id";
    phy-handle = <&ethphy0>;
    phy-reset-gpios = <&gpio1 0 0>; /* GPIO1_0 */
    fsl,magic-packet;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <0>;
        };
    };
};

&lcdif {
    status = "okay";
};

&mipi_dsi {
    status = "okay";
    
    panel@0 {
        pinctrl-names = "default";
        compatible = "powertip,ph128800t004";
        power-supply = <&dummy>;
        reg = <0>;
        backlight = <&panel_backlight>;
        status = "okay";
    };
    
    port@1 {
        mipi_dsi_out: endpoint {
            remote-endpoint = <&sn65dsi83_in>;
            attach-bridge;
        };
    };
};


&i2c2 {
    
    
    clock-frequency = <400000>;
//    pinctrl-names = "default";
//    pinctrl-0 = <&pinctrl_i2c2>;
//    pinctrl-1 = <&pinctrl_i2c2_gpio>;
//    scl-gpios = <&gpio5 16 GPIO_ACTIVE_HIGH>;
//    sda-gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
    status = "okay";


    ph128800t004_touch: ilitek-ili251x@41 {
        compatible = "ilitek,ili251x";
        reg = <0x41>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_touch>;
        interrupt-parent = <&gpio5>;
        interrupts = <&gpio5 23 IRQ_TYPE_EDGE_FALLING>;
        reset-gpios = <&gpio5 3 GPIO_ACTIVE_LOW>;
        touchscreen-size-x = <16384>;
        touchscreen-size-y = <9600>;
    };

    /* MIPI-DSI to LVDS adapter */
    mipi_dsi_lvds: sn65dsi83@2c {
        compatible = "ti,sn65dsi83";
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_mipi2lvds_std>;


        enable-gpios = <&gpio5 22 GPIO_ACTIVE_HIGH>;
        	compatible = "ti,sn65dsi83";

		ti,dsi-lanes = <4>;
		ti,lvds-format = <2>;
		ti,lvds-bpp = <24>;
		ti,width-mm = <217>;
		ti,height-mm = <136>;
		enable-gpios = <&gpio5 20 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_lvds>;
		status = "okay";

		display-timings {
			lvds {
				clock-frequency = <75000000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <40>;
				hfront-porch = <40>;
				vback-porch = <29>;
				vfront-porch = <13>;
				hsync-len = <48>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
			};
           

		};
};

&gpu {
    status = "okay";
}

&i2c4 {
    clock-frequency = <400000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c4>;
    pinctrl-1 = <&pinctrl_i2c4_gpio>;
    scl-gpios = <&gpio5 20 GPIO_ACTIVE_HIGH>;
    sda-gpios = <&gpio5 21 GPIO_ACTIVE_HIGH>;
    status = "okay";

    pmic: pca9450@25 {
        reg = <0x25>;
        compatible = "nxp,pca9450";
        /* PMIC PCA9450 PMIC_nINT GPIO1_IO1 */
        pinctrl-0 = <&pinctrl_pmic>;
        gpio_intr = <&gpio1 1 GPIO_ACTIVE_LOW>;

        regulators {
            #address-cells = <1>;
            #size-cells = <0>;

            pca9450,pmic-buck2-uses-i2c-dvs;
            /* Run/Standby voltage */
            pca9450,pmic-buck2-dvs-voltage = <950000>, <850000>;

            buck1_reg: regulator@0 {
                reg = <0>;
                regulator-compatible = "buck1";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <2187500>;
                regulator-boot-on;
                regulator-always-on;
                regulator-ramp-delay = <3125>;
            };

            buck2_reg: regulator@1 {
                reg = <1>;
                regulator-compatible = "buck2";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <2187500>;
                regulator-boot-on;
                regulator-always-on;
                regulator-ramp-delay = <3125>;
            };

            buck3_reg: regulator@2 {
                reg = <2>;
                regulator-compatible = "buck3";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <2187500>;
                regulator-boot-on;
                regulator-always-on;
            };

            buck4_reg: regulator@3 {
                reg = <3>;
                regulator-compatible = "buck4";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <3400000>;
                regulator-boot-on;
                regulator-always-on;
            };

            buck5_reg: regulator@4 {
                reg = <4>;
                regulator-compatible = "buck5";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <3400000>;
                regulator-boot-on;
                regulator-always-on;
            };

            buck6_reg: regulator@5 {
                reg = <5>;
                regulator-compatible = "buck6";
                regulator-min-microvolt = <600000>;
                regulator-max-microvolt = <3400000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo1_reg: regulator@6 {
                reg = <6>;
                regulator-compatible = "ldo1";
                regulator-min-microvolt = <1600000>;
                regulator-max-microvolt = <3300000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo2_reg: regulator@7 {
                reg = <7>;
                regulator-compatible = "ldo2";
                regulator-min-microvolt = <800000>;
                regulator-max-microvolt = <1150000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo3_reg: regulator@8 {
                reg = <8>;
                regulator-compatible = "ldo3";
                regulator-min-microvolt = <800000>;
                regulator-max-microvolt = <3300000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo4_reg: regulator@9 {
                reg = <9>;
                regulator-compatible = "ldo4";
                regulator-min-microvolt = <800000>;
                regulator-max-microvolt = <3300000>;
                regulator-boot-on;
                regulator-always-on;
            };

            ldo5_reg: regulator@10 {
                reg = <10>;
                regulator-compatible = "ldo5";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <3300000>;
            };
        };
    };
};

&mu {
    status = "okay";
};

&uart2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart2>;
    status = "okay";
};

&uart4 { /* console */
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_uart4>;
    status = "okay";
};

&usdhc2 {           /* WLAN module */
    #address-cells = <1>;
    #size-cells = <0>;
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_wlan_hwake>;
    pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_wlan_hwake>;
    pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_wlan_hwake>;
    bus-width = <4>;
    pm-ignore-notify;
    keep-power-in-suspend;
    non-removable;
    status = "okay";
    cap-power-off-card;
    mmc-pwrseq = <&wlan_pwrseq>;

    brcmf: bcrmf@1 {
        reg = <1>;
        compatible = "brcm,bcm4329-fmac";
        //interrupt-parent = <&gpio2>;
        //interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
        //interrupt-names = "host-wake";
    };
};

/*
 *  Internal uSD/eMMC - by default configured for SD card.
 *  Reconfiguration for eMMC is done by u-boot based on boot source.
 *  Due to this, pinmux must be set for 8-bit mode
 *  'non-removable' is set even for SD card, because it is system device and it is expected
 *  not to be removed in run time.
 */
&usdhc3 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc3>;
    pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
    bus-width = <4>;
    no-1-8-v;
    non-removable;
    status = "okay";
};

&wdog1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_wdog>;
    fsl,ext-reset-output;
    status = "okay";
};

&A53_0 {
    cpu-supply = <&buck2_reg>;
};

&gpu {
    status = "okay";
};

&vpu_g1 {
    status = "okay";
};

&vpu_g2 {
    status = "okay";
};

&vpu_h1 {
    status = "okay";
};

