✔ [2/94] Built LeanRV64D.Sail.IntRange
✔ [3/94] Built LeanRV64D.Sail.BitVec
✔ [4/94] Built LeanRV64D.Sail.Sail
✔ [5/94] Built LeanRV64D.Defs
✔ [6/94] Built LeanRV64D.Specialization
✔ [7/94] Built LeanRV64D.RiscvExtras
✔ [8/94] Built LeanRV64D.Option
✔ [9/94] Built LeanRV64D.Flow
✔ [10/94] Built LeanRV64D.Arith
✔ [11/94] Built LeanRV64D.String
✔ [12/94] Built LeanRV64D.Mapping
✔ [13/94] Built LeanRV64D.Vector
✔ [14/94] Built LeanRV64D.HexBits
✔ [15/94] Built LeanRV64D.HexBitsSigned
✔ [16/94] Built LeanRV64D.DecBits
✔ [17/94] Built LeanRV64D.Prelude
✔ [18/94] Built LeanRV64D.RiscvErrors
✔ [19/94] Built LeanRV64D.RiscvXlen
✔ [20/94] Built LeanRV64D.RiscvFlen
✔ [21/94] Built LeanRV64D.RiscvVlen
✔ [22/94] Built LeanRV64D.PreludeMemAddrtype
✔ [23/94] Built LeanRV64D.PreludeMemMetadata
✔ [24/94] Built LeanRV64D.Result
✔ [25/94] Built LeanRV64D.Common
✔ [26/94] Built LeanRV64D.ReadWrite
✔ [27/94] Built LeanRV64D.PreludeMem
✔ [28/94] Built LeanRV64D.Arithmetic
✔ [29/94] Built LeanRV64D.RiscvExtensions
✔ [30/94] Built LeanRV64D.RiscvTypesExt
✔ [31/94] Built LeanRV64D.RiscvTypes
✔ [32/94] Built LeanRV64D.RiscvVmemTypes
✔ [33/94] Built LeanRV64D.RiscvRegType
✔ [34/94] Built LeanRV64D.RiscvFregType
✔ [35/94] Built LeanRV64D.RiscvRegs
✔ [36/94] Built LeanRV64D.RiscvPcAccess
✖ [37/94] Building LeanRV64D.RiscvSysRegs
trace: .> LEAN_PATH=/home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean /home/runner/.elan/toolchains/leanprover--lean4-nightly---nightly-2025-04-07/bin/lean --tstack=400000 /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvSysRegs.lean -R /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D -o /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvSysRegs.olean -i /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvSysRegs.ilean -c /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/ir/LeanRV64D/RiscvSysRegs.c --json
error: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvSysRegs.lean:891:4: fail to show termination for
  LeanRV64D.Functions.currentlyEnabled
with errors
failed to infer structural recursion:
Cannot use parameter merge_var:
  the type extension does not have a `.brecOn` recursor


failed to prove termination, possible solutions:
  - Use `have`-expressions to prove the remaining goals
  - Use `termination_by` to specify a different well-founded relation
  - Use `decreasing_by` to specify your own tactic for discharging this kind of goal
⊢ sizeOf Ext_C < sizeOf Ext_Zca
error: Lean exited with code 1
Some required builds logged failures:
- LeanRV64D.RiscvSysRegs
