run
-opt_level 2
-opt_mode speed
-ifmt mixed
-ifn "C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\matrix_mul_ip_core_s_int_g_v1_00_a\devl\synthesis\matrix_mul_ip_core_s_int_g_xst.prj"
-top matrix_mul_ip_core_s_int_g
-p virtex6
-ofn "C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\matrix_mul_ip_core_s_int_g_v1_00_a\devl\synthesis\matrix_mul_ip_core_s_int_g_xst.ngc"
-iobuf NO
-rtlview YES
-hierarchy_separator /
-work_lib matrix_mul_ip_core_s_int_g_v1_00_a
