-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
-- Date        : Tue Mar 19 00:22:39 2019
-- Host        : xilinux running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /media/sf_shared/PROGH2-final_v2/src/blockdesign/blockdesign/ip/blockdesign_blk_mem_gen_0_0/blockdesign_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : blockdesign_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_mux;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair3";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(8),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(9),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(10),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(11),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(12),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(13),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(14),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(15),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"908F8F8E8E8D8C8C8B8B8A8A8989888787868685858484838282818180807F7F",
      INIT_01 => X"A1A1A0A09F9E9E9D9D9C9C9B9B9A9A9999989797969695959494939292919190",
      INIT_02 => X"B2B1B1B0B0AFAFAEAEADADACACABABAAAAA9A9A8A8A7A6A6A5A5A4A4A3A3A2A2",
      INIT_03 => X"C2C1C1C0C0BFBFBEBEBDBDBCBCBBBBBABAB9B9B8B8B7B7B6B6B5B5B4B4B3B3B2",
      INIT_04 => X"D0D0CFCFCECECECDCDCCCCCBCBCACACAC9C9C8C8C7C7C6C6C5C5C4C4C4C3C3C2",
      INIT_05 => X"DDDDDCDCDBDBDBDADAD9D9D9D8D8D8D7D7D6D6D6D5D5D4D4D3D3D3D2D2D1D1D1",
      INIT_06 => X"E8E8E7E7E7E6E6E6E5E5E5E4E4E4E3E3E3E2E2E2E1E1E1E0E0DFDFDFDEDEDEDD",
      INIT_07 => X"F1F1F0F0F0F0EFEFEFEEEEEEEEEDEDEDEDECECECEBEBEBEBEAEAEAE9E9E9E8E8",
      INIT_08 => X"F7F7F7F7F7F7F6F6F6F6F6F5F5F5F5F5F4F4F4F4F4F3F3F3F3F2F2F2F2F1F1F1",
      INIT_09 => X"FCFCFBFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAFAF9F9F9F9F9F9F9F8F8F8F8F8F8",
      INIT_0A => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFCFCFCFCFCFCFCFC",
      INIT_0B => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_0C => X"FAFAFAFAFAFAFAFAFBFBFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFCFCFCFDFDFD",
      INIT_0D => X"F4F4F4F5F5F5F5F5F6F6F6F6F6F6F7F7F7F7F7F8F8F8F8F8F8F9F9F9F9F9F9F9",
      INIT_0E => X"ECECEDEDEDEDEEEEEEEEEFEFEFEFF0F0F0F0F1F1F1F1F2F2F2F2F3F3F3F3F3F4",
      INIT_0F => X"E2E2E3E3E3E4E4E4E5E5E5E6E6E6E7E7E7E8E8E8E8E9E9E9EAEAEAEBEBEBEBEC",
      INIT_10 => X"D6D6D7D7D7D8D8D9D9D9DADADBDBDBDCDCDDDDDDDEDEDEDFDFDFE0E0E1E1E1E2",
      INIT_11 => X"C8C9C9C9CACACBCBCCCCCDCDCDCECECFCFD0D0D0D1D1D2D2D3D3D3D4D4D5D5D5",
      INIT_12 => X"B9B9BABABBBBBCBCBDBDBEBEBFBFC0C0C1C1C2C2C3C3C4C4C4C5C5C6C6C7C7C8",
      INIT_13 => X"A9A9AAAAABABACACADADAEAEAFAFB0B0B1B1B2B2B3B3B4B4B5B5B6B6B7B7B8B8",
      INIT_14 => X"979898999A9A9B9B9C9C9D9D9E9E9FA0A0A1A1A2A2A3A3A4A4A5A5A6A6A7A8A8",
      INIT_15 => X"868687878888898A8A8B8B8C8C8D8D8E8F8F9090919192929394949595969697",
      INIT_16 => X"7575767777787879797A7A7B7C7C7D7D7E7E7F7F7F8080818182828383848585",
      INIT_17 => X"6364646565666767686869696A6A6B6B6C6D6D6E6E6F6F707071727273737474",
      INIT_18 => X"52535354545555565657575859595A5A5B5B5C5C5D5D5E5E5F5F606161626263",
      INIT_19 => X"4243434444454546464647474848494A4A4B4B4C4C4D4D4E4E4F4F5050515152",
      INIT_1A => X"3334343435353636373738383939393A3A3B3B3C3C3D3D3E3E3F3F4040414142",
      INIT_1B => X"262626272728282829292A2A2B2B2B2C2C2D2D2D2E2E2F2F3030303131323233",
      INIT_1C => X"1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F20202021212122222323232424242525",
      INIT_1D => X"101111111112121213131313141414151515151616161717171818181919191A",
      INIT_1E => X"090909090A0A0A0A0A0B0B0B0B0C0C0C0C0D0D0D0D0D0E0E0E0E0F0F0F101010",
      INIT_1F => X"0404040404040405050505050505060606060606070707070707080808080809",
      INIT_20 => X"0101010101010101010102020202020202020202020203030303030303030304",
      INIT_21 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_22 => X"0303030303020202020202020202020202010101010101010101010101010101",
      INIT_23 => X"0808070707070706060606060605050505050505040404040404040403030303",
      INIT_24 => X"0F0F0E0E0E0E0D0D0D0D0C0C0C0C0B0B0B0B0B0A0A0A0A090909090908080808",
      INIT_25 => X"1818171717161616161515151414141313131312121211111111101010100F0F",
      INIT_26 => X"23232322222221212020201F1F1F1E1E1E1D1D1C1C1C1B1B1B1A1A1A19191918",
      INIT_27 => X"3130302F2F2E2E2E2D2D2C2C2B2B2B2A2A292929282827272726262525252424",
      INIT_28 => X"3F3F3E3E3D3D3C3C3B3B3B3A3A39393838373736363535353434333332323131",
      INIT_29 => X"4F4F4E4E4D4D4C4C4B4B4A4A4949484847474646454544444343424241414040",
      INIT_2A => X"60605F5F5E5D5D5C5C5B5B5A5A59595858575756555554545353525251515050",
      INIT_2B => X"727171706F6F6E6E6D6D6C6C6B6B6A6969686867676666656464636362626161",
      INIT_2C => X"8382828180807F7F7F7E7E7D7D7C7C7B7B7A7979787877777676757474737372",
      INIT_2D => X"9796969594949392929191908F8F8E8D8D8C8C8B8A8A89888887878685858484",
      INIT_2E => X"AAA9A9A8A8A7A6A6A5A5A4A3A3A2A2A1A0A09F9F9E9D9D9C9C9B9A9A99999897",
      INIT_2F => X"BCBCBBBBBAB9B9B8B8B7B7B6B6B5B4B4B3B3B2B2B1B0B0AFAFAEAEADACACABAB",
      INIT_30 => X"CDCCCCCBCBCACAC9C9C8C8C7C7C6C6C5C5C4C4C3C3C2C2C1C1C0BFBFBEBEBDBD",
      INIT_31 => X"DCDBDBDADAD9D9D9D8D8D7D7D6D6D5D5D4D4D4D3D3D2D2D1D1D0D0CFCFCECECD",
      INIT_32 => X"E8E8E7E7E7E6E6E5E5E5E4E4E4E3E3E2E2E2E1E1E1E0E0DFDFDEDEDEDDDDDCDC",
      INIT_33 => X"F2F2F1F1F1F0F0F0F0EFEFEFEEEEEEEEEDEDEDECECECEBEBEBEAEAEAE9E9E9E8",
      INIT_34 => X"F9F9F8F8F8F8F8F7F7F7F7F7F6F6F6F6F6F5F5F5F5F4F4F4F4F4F3F3F3F3F2F2",
      INIT_35 => X"FDFDFCFCFCFCFCFCFCFCFCFCFCFBFBFBFBFBFBFBFBFAFAFAFAFAFAFAF9F9F9F9",
      INIT_36 => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_37 => X"FBFBFBFBFCFCFCFCFCFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_38 => X"F6F6F6F6F6F7F7F7F7F7F8F8F8F8F8F9F9F9F9F9F9FAFAFAFAFAFAFAFBFBFBFB",
      INIT_39 => X"EDEDEEEEEEEFEFEFF0F0F0F0F1F1F1F1F2F2F2F3F3F3F3F4F4F4F4F4F5F5F5F5",
      INIT_3A => X"E2E2E3E3E4E4E4E5E5E5E6E6E7E7E7E8E8E8E9E9E9EAEAEAEBEBEBECECECEDED",
      INIT_3B => X"D4D5D5D6D6D7D7D8D8D8D9D9DADADBDBDCDCDCDDDDDEDEDEDFDFE0E0E0E1E1E2",
      INIT_3C => X"C5C5C6C6C7C7C8C8C9C9CACACBCBCCCCCDCDCECECFCFD0D0D1D1D2D2D3D3D4D4",
      INIT_3D => X"B3B4B4B5B5B6B7B7B8B8B9B9BABBBBBCBCBDBDBEBEBFBFC0C0C1C2C2C3C3C4C4",
      INIT_3E => X"A0A1A2A2A3A3A4A5A5A6A6A7A8A8A9A9AAABABACACADADAEAFAFB0B0B1B2B2B3",
      INIT_3F => X"8D8D8E8F8F909191929293949495959697979899999A9A9B9C9C9D9D9E9F9FA0",
      INIT_40 => X"7A7A7B7C7C7D7E7E7F7F7F808081828283838485858687878888898A8A8B8C8C",
      INIT_41 => X"6667676868696A6A6B6C6C6D6D6E6F6F70707172727374747575767777787979",
      INIT_42 => X"5353545555565657575859595A5A5B5C5C5D5D5E5F5F60606162626364646565",
      INIT_43 => X"414142424343444545464647474848494A4A4B4B4C4C4D4E4E4F4F5050515252",
      INIT_44 => X"303131323233333434353536363737383839393A3A3B3B3C3C3D3D3E3F3F4040",
      INIT_45 => X"222222232324242525252626272728282929292A2A2B2B2C2C2D2D2E2E2F2F30",
      INIT_46 => X"1516161617171718181819191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F20202121",
      INIT_47 => X"0C0C0C0C0D0D0D0E0E0E0E0F0F0F101010101111111212121313131414141515",
      INIT_48 => X"0505050506060606060707070707080808080809090909090A0A0A0A0B0B0B0B",
      INIT_49 => X"0101010102020202020202020202020303030303030303040404040404040505",
      INIT_4A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4B => X"0303030303030302020202020202020202010101010101010101010101010101",
      INIT_4C => X"0909080808080807070707070606060606050505050505050404040404040303",
      INIT_4D => X"111111111010100F0F0F0E0E0E0E0D0D0D0D0C0C0C0B0B0B0B0B0A0A0A0A0909",
      INIT_4E => X"1D1C1C1C1B1B1A1A1A1919191818171717161616151515141414131313121212",
      INIT_4F => X"2B2A2A29292828272726262625252424232323222221212020201F1F1E1E1E1D",
      INIT_50 => X"3A3A39393838373736363535343433333232313130302F2F2E2E2D2D2C2C2B2B",
      INIT_51 => X"4C4B4B4A4A4949484747464645454444434242414140403F3F3E3E3D3D3C3B3B",
      INIT_52 => X"5F5E5E5D5C5C5B5B5A59595858575656555554545352525151504F4F4E4E4D4D",
      INIT_53 => X"72727171706F6F6E6E6D6C6C6B6A6A696968676766666564646362626161605F",
      INIT_54 => X"868685848383828181807F7F7F7E7E7D7C7C7B7B7A7979787777767675747473",
      INIT_55 => X"9C9C9B9A9A99989897969695949393929191908F8F8E8D8D8C8B8A8A89888887",
      INIT_56 => X"B2B1B0B0AFAEAEADACACABABAAA9A9A8A7A7A6A5A5A4A3A3A2A1A0A09F9E9E9D",
      INIT_57 => X"C5C5C4C4C3C2C2C1C1C0BFBFBEBEBDBCBCBBBBBAB9B9B8B7B7B6B5B5B4B4B3B2",
      INIT_58 => X"D7D6D6D5D5D4D4D3D3D2D2D1D1D0CFCFCECECDCDCCCCCBCACAC9C9C8C8C7C6C6",
      INIT_59 => X"E5E5E5E4E4E3E3E3E2E2E1E1E0E0DFDFDEDEDEDDDDDCDCDBDBDADAD9D9D8D8D7",
      INIT_5A => X"F1F1F0F0F0EFEFEFEEEEEEEDEDEDECECECEBEBEBEAEAE9E9E9E8E8E7E7E7E6E6",
      INIT_5B => X"F9F9F8F8F8F8F8F7F7F7F7F7F6F6F6F6F5F5F5F5F4F4F4F4F3F3F3F2F2F2F2F1",
      INIT_5C => X"FDFDFDFDFDFDFCFCFCFCFCFCFCFCFCFCFBFBFBFBFBFBFBFAFAFAFAFAFAF9F9F9",
      INIT_5D => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_5E => X"F9F9FAFAFAFAFAFAFBFBFBFBFBFBFBFCFCFCFCFCFCFCFCFCFCFDFDFDFDFDFDFD",
      INIT_5F => X"F2F2F2F2F3F3F3F4F4F4F4F5F5F5F5F6F6F6F6F7F7F7F7F7F8F8F8F8F9F9F9F9",
      INIT_60 => X"E6E7E7E8E8E8E9E9E9EAEAEBEBEBECECECEDEDEDEEEEEEEFEFEFF0F0F0F1F1F1",
      INIT_61 => X"D8D8D9D9DADADBDBDCDCDDDDDEDEDFDFDFE0E0E1E1E2E2E3E3E3E4E4E5E5E6E6",
      INIT_62 => X"C7C7C8C8C9C9CACBCBCCCCCDCDCECECFD0D0D1D1D2D2D3D3D4D4D5D5D6D6D7D7",
      INIT_63 => X"B3B4B4B5B6B6B7B8B8B9B9BABBBBBCBCBDBEBEBFC0C0C1C1C2C2C3C4C4C5C5C6",
      INIT_64 => X"9E9F9FA0A1A1A2A3A3A4A5A5A6A7A7A8A9A9AAABABACADADAEAFAFB0B0B1B2B2",
      INIT_65 => X"8888898A8B8B8C8D8D8E8F8F90919292939494959696979898999A9A9B9C9D9D",
      INIT_66 => X"72737474757677777879797A7B7B7C7D7E7E7F7F7F8081818283848485868687",
      INIT_67 => X"5C5D5E5E5F6060616262636464656667676869696A6B6B6C6D6D6E6F70707172",
      INIT_68 => X"474849494A4B4B4C4C4D4E4E4F5050515252535454555656575858595A5A5B5C",
      INIT_69 => X"343535363637383839393A3B3B3C3C3D3E3E3F3F404141424243444445454647",
      INIT_6A => X"232424252526262727282829292A2A2B2B2C2C2D2E2E2F2F3030313132323334",
      INIT_6B => X"15161617171718181919191A1A1B1B1C1C1C1D1D1E1E1F1F2020212121222223",
      INIT_6C => X"0B0B0B0C0C0C0D0D0D0D0E0E0E0F0F0F10101011111112121213131414141515",
      INIT_6D => X"040404040405050505050606060606070707070708080808090909090A0A0A0B",
      INIT_6E => X"0101010101010101010101010101020202020202020202030303030303030304",
      INIT_6F => X"0201010101010101010101010101010101010101010101010101010101010101",
      INIT_70 => X"0606060605050505050504040404040403030303030303020202020202020202",
      INIT_71 => X"0F0F0E0E0E0D0D0D0C0C0C0B0B0B0B0A0A0A0A09090909080808080707070706",
      INIT_72 => X"1B1A1A1A19191818181717161616151514141413131312121211111010100F0F",
      INIT_73 => X"2A2A29292828272726262525242423232222212120201F1F1E1E1E1D1D1C1C1B",
      INIT_74 => X"3C3B3B3A3A39383837373636353434333332323131302F2F2E2E2D2D2C2C2B2B",
      INIT_75 => X"504F4F4E4D4D4C4B4B4A4A494848474646454544434342414140403F3E3E3D3D",
      INIT_76 => X"6565646363626161605F5F5E5D5D5C5B5B5A5959585757565555545353525151",
      INIT_77 => X"7C7B7A7A79787877767575747373727171706F6E6E6D6C6C6B6A6A6968686766",
      INIT_78 => X"9493929191908F8E8D8D8C8B8A8A8988878686858483828281807F7F7F7E7D7C",
      INIT_79 => X"ACABAAAAA9A8A8A7A6A5A5A4A3A2A2A1A09F9E9E9D9C9B9B9A99989897969594",
      INIT_7A => X"C2C2C1C0C0BFBEBEBDBCBCBBBABAB9B8B7B7B6B5B5B4B3B3B2B1B0B0AFAEADAD",
      INIT_7B => X"D6D6D5D5D4D3D3D2D2D1D0D0CFCFCECDCDCCCCCBCACAC9C8C8C7C6C6C5C4C4C3",
      INIT_7C => X"E7E6E6E5E5E4E4E3E3E2E2E1E1E0E0DFDFDEDEDDDDDCDCDBDBDADAD9D9D8D7D7",
      INIT_7D => X"F3F3F2F2F2F1F1F1F0F0F0EFEFEEEEEEEDEDEDECECEBEBEBEAEAE9E9E8E8E8E7",
      INIT_7E => X"FBFAFAFAFAFAFAF9F9F9F9F9F8F8F8F8F7F7F7F7F6F6F6F6F5F5F5F4F4F4F4F3",
      INIT_7F => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFCFCFCFCFCFCFBFBFBFBFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFBFCFCFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_01 => X"F4F5F5F5F5F6F6F6F6F7F7F7F7F8F8F8F8F9F9F9F9F9FAFAFAFAFAFBFBFBFBFB",
      INIT_02 => X"E9E9E9EAEAEBEBEBECECEDEDEDEEEEEFEFEFF0F0F0F1F1F1F2F2F2F3F3F3F4F4",
      INIT_03 => X"D9D9DADADBDBDCDCDDDEDEDFDFE0E0E1E1E2E2E3E3E4E4E4E5E5E6E6E7E7E8E8",
      INIT_04 => X"C5C6C7C7C8C9C9CACACBCCCCCDCECECFCFD0D1D1D2D2D3D4D4D5D5D6D6D7D8D8",
      INIT_05 => X"AFB0B1B1B2B3B3B4B5B6B6B7B8B8B9BABABBBCBDBDBEBFBFC0C1C1C2C3C3C4C5",
      INIT_06 => X"979899999A9B9C9C9D9E9F9FA0A1A2A2A3A4A5A5A6A7A8A8A9AAABABACADAEAE",
      INIT_07 => X"7F7F808081828383848586878788898A8B8B8C8D8E8E8F909192929394959596",
      INIT_08 => X"66676768696A6B6B6C6D6E6E6F707172727374757576777879797A7B7C7D7D7E",
      INIT_09 => X"4E4F4F505152525354545556575758595A5A5B5C5D5D5E5F6061616263646465",
      INIT_0A => X"3838393A3A3B3C3C3D3E3E3F40404142434344454546474748494A4A4B4C4C4D",
      INIT_0B => X"2525262627272828292A2A2B2B2C2D2D2E2E2F30303131323333343535363637",
      INIT_0C => X"15151616171717181819191A1A1B1B1C1C1D1D1E1E1F1F202021212222232324",
      INIT_0D => X"090A0A0A0B0B0B0B0C0C0C0D0D0D0E0E0F0F0F10101011111212121313141414",
      INIT_0E => X"0203030303030304040404040405050505060606060607070707080808080909",
      INIT_0F => X"0101010101010101010101010101010101010101010101010202020202020202",
      INIT_10 => X"0403030303030302020202020202020201010101010101010101010101010101",
      INIT_11 => X"0C0B0B0B0A0A0A09090909080808070707070606060606050505050504040404",
      INIT_12 => X"1818171716161515141414131312121211111010100F0F0F0E0E0E0D0D0C0C0C",
      INIT_13 => X"29282727262625252424232222212120201F1F1E1E1D1D1C1C1B1B1A1A191918",
      INIT_14 => X"3D3C3B3B3A393938373736353534333332323130302F2E2E2D2D2C2B2B2A2A29",
      INIT_15 => X"53525251504F4F4E4D4D4C4B4A4A49484847464545444343424141403F3F3E3D",
      INIT_16 => X"6B6B6A696868676665646463626161605F5E5E5D5C5B5B5A5958585756555554",
      INIT_17 => X"84838281807F7F7F7E7D7D7C7B7A7A7978777676757473727271706F6F6E6D6C",
      INIT_18 => X"9E9D9C9B9B9A9998979796959493929291908F8E8D8D8C8B8A89898887868584",
      INIT_19 => X"B7B6B5B5B4B3B2B2B1B0AFAFAEADACABABAAA9A8A8A7A6A5A4A4A3A2A1A0A09F",
      INIT_1A => X"CDCDCCCBCBCAC9C9C8C7C7C6C5C5C4C3C3C2C1C0C0BFBEBEBDBCBBBBBAB9B8B8",
      INIT_1B => X"E0E0DFDFDEDEDDDDDCDCDBDADAD9D9D8D7D7D6D6D5D4D4D3D3D2D1D1D0CFCFCE",
      INIT_1C => X"EFEFEEEEEEEDEDECECECEBEBEAEAE9E9E8E8E7E7E7E6E6E5E5E4E4E3E3E2E2E1",
      INIT_1D => X"F9F9F8F8F8F8F8F7F7F7F6F6F6F6F5F5F5F4F4F4F3F3F3F2F2F2F1F1F1F0F0F0",
      INIT_1E => X"FDFDFDFDFDFDFDFDFDFDFDFCFCFCFCFCFCFCFCFBFBFBFBFBFBFAFAFAFAFAF9F9",
      INIT_1F => X"FCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_20 => X"F5F6F6F6F6F7F7F7F7F8F8F8F8F9F9F9F9FAFAFAFAFAFBFBFBFBFBFBFBFCFCFC",
      INIT_21 => X"E9EAEAEBEBEBECECEDEDEEEEEEEFEFF0F0F0F1F1F1F2F2F2F3F3F3F4F4F4F5F5",
      INIT_22 => X"D9D9DADADBDBDCDDDDDEDEDFDFE0E0E1E1E2E2E3E3E4E4E5E5E6E6E7E7E8E8E9",
      INIT_23 => X"C4C5C5C6C7C7C8C9C9CACBCBCCCDCDCECFCFD0D1D1D2D2D3D4D4D5D6D6D7D7D8",
      INIT_24 => X"ACADAEAEAFB0B1B1B2B3B4B5B5B6B7B8B8B9BABABBBCBDBDBEBFC0C0C1C2C2C3",
      INIT_25 => X"9293949596969798999A9B9B9C9D9E9F9FA0A1A2A3A3A4A5A6A7A7A8A9AAABAB",
      INIT_26 => X"797A7A7B7C7D7E7F7F7F8081828383848586878888898A8B8C8D8D8E8F909191",
      INIT_27 => X"5E5F6061626263646566666768696A6B6B6C6D6E6F7070717273747575767778",
      INIT_28 => X"4546474848494A4B4B4C4D4E4F4F5051525253545556565758595A5A5B5C5D5E",
      INIT_29 => X"2F3030313232333434353636373839393A3B3B3C3D3D3E3F4040414243434445",
      INIT_2A => X"1C1D1D1E1F1F2020212122222324242525262627282829292A2B2B2C2D2D2E2F",
      INIT_2B => X"0E0E0F0F10101011111212121313141415151616161717181819191A1A1B1B1C",
      INIT_2C => X"050505050506060606070707080808080909090A0A0A0A0B0B0B0C0C0D0D0D0E",
      INIT_2D => X"0101010101010101010101010102020202020202020303030303030404040404",
      INIT_2E => X"0202020202020201010101010101010101010101010101010101010101010101",
      INIT_2F => X"0909090808080807070707060606060505050504040404040403030303030302",
      INIT_30 => X"1615151414131313121211111110100F0F0F0E0E0D0D0D0C0C0C0B0B0B0A0A0A",
      INIT_31 => X"272626252424232322222120201F1F1E1E1D1D1C1C1B1B1A1A19191818171716",
      INIT_32 => X"3C3B3A3A39383837363535343333323131302F2F2E2E2D2C2C2B2A2A29292827",
      INIT_33 => X"5453525151504F4E4D4D4C4B4A4A494847474645444443424141403F3F3E3D3C",
      INIT_34 => X"6D6D6C6B6A696968676665646463626160605F5E5D5C5C5B5A59585857565554",
      INIT_35 => X"8887868584838281807F7F7F7E7D7C7C7B7A7978777776757473727271706F6E",
      INIT_36 => X"A5A4A3A3A2A1A09F9E9D9C9B9A99999897969594939291908F8E8D8D8C8B8A89",
      INIT_37 => X"C0C0BFBEBDBCBCBBBAB9B8B7B7B6B5B4B3B2B2B1B0AFAEADACABABAAA9A8A7A6",
      INIT_38 => X"D8D7D7D6D5D5D4D3D3D2D1D0D0CFCECECDCCCBCBCAC9C8C8C7C6C5C4C4C3C2C1",
      INIT_39 => X"EBEAEAE9E9E8E8E7E6E6E5E5E4E4E3E3E2E1E1E0E0DFDEDEDDDDDCDBDBDAD9D9",
      INIT_3A => X"F7F7F7F6F6F6F5F5F5F4F4F4F3F3F2F2F2F1F1F1F0F0EFEFEEEEEDEDEDECECEB",
      INIT_3B => X"FDFDFDFDFDFDFDFCFCFCFCFCFCFCFBFBFBFBFBFAFAFAFAFAF9F9F9F9F8F8F8F7",
      INIT_3C => X"FCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_3D => X"F4F4F5F5F5F6F6F6F7F7F7F7F8F8F8F8F9F9F9F9FAFAFAFAFBFBFBFBFBFBFCFC",
      INIT_3E => X"E5E6E6E7E7E8E8E9E9EAEAEBEBECECEDEDEEEEEFEFF0F0F0F1F1F2F2F2F3F3F3",
      INIT_3F => X"D1D2D2D3D4D4D5D6D6D7D8D8D9DADADBDCDCDDDEDEDFDFE0E1E1E2E2E3E4E4E5",
      INIT_40 => X"B8B9BABBBBBCBDBEBFBFC0C1C2C3C3C4C5C6C7C7C8C9CACACBCCCDCDCECFCFD0",
      INIT_41 => X"9C9D9E9FA0A0A1A2A3A4A5A6A7A8A9A9AAABACADAEAFB0B0B1B2B3B4B5B5B6B7",
      INIT_42 => X"7F7F80818283848586878888898A8B8C8D8E8F90919293949596969798999A9B",
      INIT_43 => X"6162636465666768696A6B6C6D6D6E6F707172737475767778797A7B7B7C7D7E",
      INIT_44 => X"45464748494A4B4B4C4D4E4F5051515253545556575858595A5B5C5D5E5F6061",
      INIT_45 => X"2D2D2E2F30303132323334353536373839393A3B3C3C3D3E3F40414142434445",
      INIT_46 => X"18191A1A1B1B1C1C1D1E1E1F1F2021212223232424252626272828292A2B2B2C",
      INIT_47 => X"0A0A0B0B0B0C0C0D0D0D0E0E0F0F0F1010111112121313141415151616171718",
      INIT_48 => X"020202020303030303040404040405050505060606060707070808080909090A",
      INIT_49 => X"0101010101010101010101010101010101010101010101010101010101020202",
      INIT_4A => X"0707060606060505050504040404030303030303020202020202020101010101",
      INIT_4B => X"1413131212111110100F0F0F0E0E0D0D0D0C0C0B0B0B0A0A0A09090908080807",
      INIT_4C => X"26262524242322222121201F1F1E1E1D1C1C1B1B1A1A19181817171616151514",
      INIT_4D => X"3E3D3C3C3B3A393938373635353433323231302F2F2E2D2D2C2B2B2A29282827",
      INIT_4E => X"5958585756555453525151504F4E4D4C4B4A4A4948474645454443424140403F",
      INIT_4F => X"77767574737271706F6E6D6C6C6B6A69686766656463626161605F5E5D5C5B5A",
      INIT_50 => X"9694939291908F8E8D8C8B8A898887868584838281807F7F7E7D7C7B7A7A7978",
      INIT_51 => X"B5B4B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2A1A09F9E9D9C9B9A999897",
      INIT_52 => X"D2D1D0CFCECDCDCCCBCAC9C8C8C7C6C5C4C3C2C1C1C0BFBEBDBCBBBAB9B8B7B6",
      INIT_53 => X"E8E7E7E6E5E5E4E4E3E2E2E1E0E0DFDEDDDDDCDBDBDAD9D8D8D7D6D5D5D4D3D2",
      INIT_54 => X"F7F6F6F6F5F5F5F4F4F3F3F2F2F2F1F1F0F0EFEFEEEEEDEDECECEBEBEAEAE9E8",
      INIT_55 => X"FDFDFDFDFDFDFDFDFCFCFCFCFCFCFBFBFBFBFBFAFAFAFAF9F9F9F9F8F8F8F7F7",
      INIT_56 => X"FBFBFBFCFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD",
      INIT_57 => X"F0F0F1F1F2F2F3F3F3F4F4F5F5F5F6F6F6F7F7F7F8F8F8F9F9F9FAFAFAFAFAFB",
      INIT_58 => X"DDDEDEDFE0E0E1E2E2E3E4E4E5E6E6E7E7E8E9E9EAEAEBEBECECEDEDEEEEEFEF",
      INIT_59 => X"C3C4C5C6C7C8C9C9CACBCCCDCECECFD0D1D2D3D3D4D5D6D6D7D8D9D9DADBDCDC",
      INIT_5A => X"A5A6A7A8A9AAABACADAEAFB0B1B2B3B4B5B6B7B8B8B9BABBBCBDBEBFC0C1C2C3",
      INIT_5B => X"8485868788898A8B8C8D8E909192939495969798999A9B9C9D9E9FA0A1A2A3A4",
      INIT_5C => X"6465666768696A6B6C6D6E6F707172737475767778797B7C7D7E7F7F80818283",
      INIT_5D => X"4445464748494A4B4C4D4E4F50515152535455565758595A5B5C5D5E5F616263",
      INIT_5E => X"292A2A2B2C2D2D2E2F3031323233343536373838393A3B3C3D3E3F4040414243",
      INIT_5F => X"13141515161617181819191A1B1B1C1D1D1E1F1F202121222324242526262728",
      INIT_60 => X"06060607070708080809090A0A0A0B0B0C0C0C0D0D0E0E0F0F10101111121213",
      INIT_61 => X"0101010101010101010101010102020202020203030303030404040405050505",
      INIT_62 => X"0404040303030303020202020202010101010101010101010101010101010101",
      INIT_63 => X"10100F0F0E0E0E0D0D0C0C0B0B0A0A0A09090908080707070606060605050504",
      INIT_64 => X"242423222221201F1F1E1D1D1C1B1B1A1A191818171716151514141313121111",
      INIT_65 => X"3F3E3D3C3B3A3939383736353433333231302F2E2E2D2C2B2B2A292827272625",
      INIT_66 => X"5E5D5C5B5A595857565554535251504F4E4D4C4B4A4948474645444342424140",
      INIT_67 => X"7F7E7D7C7B7A7978777674737271706F6E6D6C6B6A696867666564636261605F",
      INIT_68 => X"A1A09E9D9C9B9A9998979695949291908F8E8D8C8B8A8987868584838281807F",
      INIT_69 => X"C1C0BFBEBDBCBBBAB9B8B7B6B5B4B3B2B1B0AFAEADACABAAA9A8A7A6A5A4A3A2",
      INIT_6A => X"DDDCDBDAD9D9D8D7D6D6D5D4D3D2D1D1D0CFCECDCCCBCACAC9C8C7C6C5C4C3C2",
      INIT_6B => X"F1F0F0EFEEEEEDEDECECEBEBEAE9E9E8E8E7E6E6E5E4E4E3E2E2E1E0DFDFDEDD",
      INIT_6C => X"FCFBFBFBFBFAFAFAFAF9F9F9F9F8F8F8F7F7F7F6F6F5F5F5F4F4F3F3F2F2F1F1",
      INIT_6D => X"FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFCFCFCFCFC",
      INIT_6E => X"F4F5F5F5F6F6F6F7F7F8F8F8F9F9F9F9FAFAFAFAFBFBFBFBFCFCFCFCFCFCFDFD",
      INIT_6F => X"E2E3E4E4E5E6E6E7E8E8E9E9EAEBEBECECEDEDEEEEEFEFF0F0F1F1F2F2F3F3F4",
      INIT_70 => X"C9C9CACBCCCDCECFD0D0D1D2D3D4D5D5D6D7D8D9D9DADBDCDDDDDEDFDFE0E1E2",
      INIT_71 => X"A9AAABACADAEAFB0B1B2B3B4B5B6B7B8B9BABBBCBDBEBFC0C1C2C3C4C5C6C7C8",
      INIT_72 => X"8687888A8B8C8D8E8F9091929495969798999A9B9C9D9EA0A1A2A3A4A5A6A7A8",
      INIT_73 => X"6465666768696A6B6D6E6F7071727374757778797A7B7C7D7E7F808182838485",
      INIT_74 => X"434445464647484A4B4C4D4E4F505152535455565758595A5B5C5D5E5F616263",
      INIT_75 => X"26272828292A2B2C2D2D2E2F30313233343435363738393A3B3C3D3E3F404142",
      INIT_76 => X"1111121213131415151616171818191A1A1B1C1C1D1E1E1F2021212223242425",
      INIT_77 => X"0404040505050506060607070708080909090A0A0B0B0C0C0D0D0D0E0E0F1010",
      INIT_78 => X"0101010101010101010101010101010101010101010202020202020303030304",
      INIT_79 => X"0807070606060505050504040404030303030202020202020101010101010101",
      INIT_7A => X"1817161615151413131212111110100F0F0E0E0D0D0C0C0B0B0A0A0909090808",
      INIT_7B => X"302F2E2E2D2C2B2A292928272625252423222221201F1F1E1D1C1C1B1A1A1918",
      INIT_7C => X"4F4E4D4C4B4A494847464544434241403F3E3D3C3B3A39383736353534333231",
      INIT_7D => X"71706F6E6D6C6B696867666564636261605F5D5C5B5A59585756555453525150",
      INIT_7E => X"000000000000000000000000000000000000007F7E7D7C7B7A79787776747372",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\has_mux_a.A\: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      douta_array(15 downto 0) => douta_array(15 downto 0)
    );
\ramloop[0].ram.r\: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(7 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blockdesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(7 downto 0) => douta_array(15 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "blockdesign_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "yes";
end blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blockdesign_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blockdesign_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blockdesign_blk_mem_gen_0_0 : entity is "blockdesign_blk_mem_gen_0_0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blockdesign_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blockdesign_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end blockdesign_blk_mem_gen_0_0;

architecture STRUCTURE of blockdesign_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.326399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blockdesign_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blockdesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
