#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 18 01:18:22 2016
# Process ID: 9280
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11288 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab4\project_1\project_4\project_4.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/junhao.zhang.freddie/Vivado_Projects/project_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/constrs_1
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/constrs_1/new/cons.xdc
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/constrs_1/new/cons.xdc
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/sources_1/new/sft.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/sources_1/new/sft.v:1]
[Thu Feb 18 01:24:13 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/sources_1/new/sft.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.srcs/sources_1/new/sft.v:1]
[Thu Feb 18 01:25:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 18 01:25:52 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 18 01:26:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/project_1/project_4/project_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


