{"vcs1":{"timestamp_begin":1731073581.734609131, "rt":1.74, "ut":0.43, "st":0.23}}
{"vcselab":{"timestamp_begin":1731073583.542486698, "rt":1.38, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1731073584.984475143, "rt":0.33, "ut":0.12, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731073581.076603322}
{"VCS_COMP_START_TIME": 1731073581.076603322}
{"VCS_COMP_END_TIME": 1731073586.990512820}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231552}}
