<meta http-equiv="content-type" content="text/html; charset=ISO-8859-1">
<html>
<head>
<title>ASP-DAC 2022 Technical Program</title>
<style>
<!--
.tbl1 { border-collapse: collapse; background-color: #ffffcf; }
.tbl2 { margin-top: 10px; margin-bottom: 10px; }
.tbl2, .tbl3 { border-collapse: collapse; }
.tbl1 th, .tbl1 td, .tbl2 th, .tbl2 td { border: 1px solid gray; padding: 3px; min-width: 2em; }
.tbl3 th, .tbl3 td { border: 0; padding: 2px; min-width: 2em; }
form { margin-block-end: 6px; }
@media all and (-ms-high-contrast:none){ /* on or after IE10 */
 .tbl1 th, .tbl1 td, .tbl2 th, .tbl2 td { padding: 4px; line-height: 120%; }
 .tbl3 th, .tbl3 td { padding: 3px; line-height: 120%; }
 table { margin: 2px; }
 form { margin-block-end: 8px; }
}
input[type="submit"] {
 -webkit-appearance: none; /* no gradation for iOS */
 border-width: 1px;
/* background-color: #e5f4fc;*/
 background-color: rgb(239,239,239);
 border-radius: 0.3em;
}
input[type="submit"]:hover {
 background-color: rgb(229,229,229);
 box-shadow: 2px 2px 2px #999;
}
input[type="submit"]:active {
 background-color: rgb(229,229,229);
 box-shadow: 2px 2px 2px #999;
}
input.button_submit {
 margin: 0px 10px 0px 5px;
 font-size: 20pt;
 color: white;
 font-weight: bold;
 background-color: #4E9AE6;
 box-shadow: 5px 5px 5px #999;
}
input.button_submit:hover {
 background-color: #185fa7
}
input.button_check {
 font-size: 20pt;
 color: white;
 font-weight: bold;
 background-color: #CC99FF;
 box-shadow: 5px 5px 5px #999;
}
input.button_check:hover {
 background-color: #a54bff
}
td.button_submit_small {
 font-size: 12pt;
 color: white;
 font-weight: bold;
 background-color: #4E9AE6;
 box-shadow: 5px 5px 5px #999;
 border-collapse: separate; /* IE, Edge */
 border-radius: 0.3em;
}
td.button_submit_small:hover {
 background-color: #185fa7
}
td.button_check_small {
 font-size: 12pt;
 color: white;
 font-weight: bold;
 background-color: #CC99FF;
 box-shadow: 5px 5px 5px #999;
 border-collapse: separate; /* IE, Edge */
 border-radius: 0.3em;
}
td.button_check_small:hover {
 background-color: #a54bff
}
@supports (-ms-ime-align:auto) { /* Edge */
}
@-moz-document url-prefix(){ /* Firefox */
}
/* for mobile device */
@media screen and(min-width: 990px) {
 body {
  -webkit-text-size-adjust: 150%; /* not auto-adjust for iOS */
 }
}
body {
 margin: 20px;
 padding: 0;
}
/* for mobile device */
@media screen and (max-width: 990px) {
 body {
   /* max-width:650px;
   width:650px; */
   -webkit-text-size-adjust: 150%; /* not auto-adjust for iOS */
 }
}
pre{
 white-space: -moz-pre-wrap;
 white-space: -pre-wrap;
 white-space: -o-pre-wrap;
 white-space: pre-wrap;
}
-->
</style>
</head>
<body>
<a href="../../index.html" target="_top">(Go to Top Page)</a>
<center>
<h1>The 27th Asia and South Pacific Design Automation Conference <br>Technical Program</h1>
</center>
<font color="red">Remark:</font> <table class="tbl2"cellspacing=0 cellpadding=4 width="45%">
<tr><td>
<ul>
<li>Full presentation videos including Regular Sessions, Special Sessions, Designers' Forum, and University Design Contest are available on demand from January 10 to January 28, 2022.
<li> The official conference is held online according to the time table below. For Regular Sessions, Special Sessions, and University Design Contest, pitch talk videos are played which is followed by live Q&A via WebEx.
<li>Time zone is <font color="red">TST (=UTC+8:00)</font>
<li>The presenter of each paper is marked with "<b><font color="Maroon" size=+1>*</font></b>".
</ul>
</td></tr>
</table>
<p>

<hr>
<b><font color="#800000">Technical Program:&nbsp;&nbsp;&nbsp;SIMPLE version&nbsp;&nbsp;&nbsp;<a href="program_abst.html">DETAILED version with abstract</a></font></b>
<hr>
<b><font color="#800000">Author Index:&nbsp;&nbsp;&nbsp;<a href="author_index.html">HERE</a></font></b>
<hr>
<center><h2><font color="red">Session Schedule</font></h2></center>
<a name="day1"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Monday, January 17, 2022</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="33.3%" bgcolor="#fff6b1">Room 1</th><th width="33.3%" bgcolor="#fff6b1">Room 2</th><th width="33.3%" bgcolor="#fff6b1">Room 3</th></tr>
<tr>
<td><center><a href="#T1">T1&nbsp;&nbsp;Tutorial-1</a><br>9:00 - 12:00</center></td>
<td><center><a href="#T2">T2&nbsp;&nbsp;Tutorial-2</a><br>9:00 - 12:00</center></td>
<td><center><a href="#T3">T3&nbsp;&nbsp;Tutorial-3</a><br>9:00 - 12:00</center></td>
</tr>
<tr>
<td><center><a href="#T4">T4&nbsp;&nbsp;Tutorial-4</a><br>13:30 - 16:30</center></td>
<td><center><a href="#T5">T5&nbsp;&nbsp;Tutorial-5</a><br>13:30 - 16:30</center></td>
<td><center><a href="#T6">T6&nbsp;&nbsp;Tutorial-6</a><br>13:30 - 16:30</center></td>
</tr>
</table>
<br>
<hr>
<br>
<a name="day2"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Tuesday, January 18, 2022</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="20.0%" bgcolor="#fff6b1">Room A</th><th width="20.0%" bgcolor="#fff6b1">Room B</th><th width="20.0%" bgcolor="#fff6b1">Room C</th><th width="20.0%" bgcolor="#fff6b1">Room D</th><th width="20.0%" bgcolor="#fff6b1">Room E</th></tr>
<tr>
<td colspan=5 valign=top><center><a href="#1K">1K&nbsp;&nbsp;(Room S)<br>
Opening and Keynote Session I</a><br>8:20 - 10:00</center></td>
</tr>
<tr>
<td><center><a href="#1A">1A&nbsp;&nbsp;University Design Contest-1</a><br>10:00 - 10:35</center></td>
<td><center><a href="#1B">1B&nbsp;&nbsp;(SS-1) New Advances towards Building Secure Computer Architectures</a><br>10:00 - 10:35</center></td>
<td><center><a href="#1C">1C&nbsp;&nbsp;Research Paradigm in Approximate and Neuromorphic Computing</a><br>10:00 - 10:35</center></td>
<td><center><a href="#1D">1D&nbsp;&nbsp;New Design Techniques for Emerging Challenges in Microfluidic Biochips</a><br>10:00 - 10:35</center></td>
<td><center><a href="#1E">1E&nbsp;&nbsp;Advances in Machine Learning Assisted Analog Circuit Sizing</a><br>10:00 - 10:35</center></td>
</tr>
<tr>
<td><center><a href="#2A">2A&nbsp;&nbsp;University Design Contest-2</a><br>10:35 - 11:10</center></td>
<td><center><a href="#2B">2B&nbsp;&nbsp;(SS-2) Analog Circuit and Layout Synthesis: Advancement and Prospect</a><br>10:35 - 11:10</center></td>
<td><center><a href="#2C">2C&nbsp;&nbsp;Low-cost and Memory-Efficient Deep Learning</a><br>10:35 - 11:10</center></td>
<td><center><a href="#2D">2D&nbsp;&nbsp;High-level Verification and Application</a><br>10:35 - 11:10</center></td>
<td><center><a href="#2E">2E&nbsp;&nbsp;Design for Manufacturing and Signal Integrity</a><br>10:35 - 11:10</center></td>
</tr>
<tr>
<td><center><a href="#3A">3A&nbsp;&nbsp;(DF-1) Key Drivers of Global Hardware Security</a><br>11:10 - 11:55</center></td>
<td><center><a href="#3B">3B&nbsp;&nbsp;Analysis and optimization for timing, power, and reliability</a><br>11:10 - 11:55</center></td>
<td><center><a href="#3C">3C&nbsp;&nbsp;Advanced Machine Learning with Emerging Technologies</a><br>11:10 - 11:55</center></td>
<td><center><a href="#3D">3D&nbsp;&nbsp;Software Solutions for Heterogeneous Embedded Architectures</a><br>11:10 - 11:55</center></td>
<td bgcolor="#dddddd"><br></td>
</tr>
</table>
<br>
<hr>
<br>
<a name="day3"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Wednesday, January 19, 2022</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="25.0%" bgcolor="#fff6b1">Room A</th><th width="25.0%" bgcolor="#fff6b1">Room B</th><th width="25.0%" bgcolor="#fff6b1">Room C</th><th width="25.0%" bgcolor="#fff6b1">Room D</th></tr>
<tr>
<td colspan=4 valign=top><center><a href="#2K">2K&nbsp;&nbsp;(Room S)<br>
Keynote Session II</a><br>9:00 - 10:00</center></td>
</tr>
<tr>
<td><center><a href="#4A">4A&nbsp;&nbsp;(SS-3) Technology Advancements inside the Edge Computing Paradigm and using the Machine Learning Techniques</a><br>10:00 - 10:35</center></td>
<td><center><a href="#4B">4B&nbsp;&nbsp;Recent Advances in Placement Techniques</a><br>10:00 - 10:35</center></td>
<td><center><a href="#4C">4C&nbsp;&nbsp;Emerging Trends in Stochastic Computing</a><br>10:00 - 10:35</center></td>
<td><center><a href="#4D">4D&nbsp;&nbsp;Efficient Techniques for Emerging Applications</a><br>10:00 - 10:35</center></td>
</tr>
<tr>
<td><center><a href="#5A">5A&nbsp;&nbsp;(DF-2) Compiler and Toolchain for Efficient AI Computation</a><br>10:35 - 11:10</center></td>
<td><center><a href="#5B">5B&nbsp;&nbsp;Moving frontiers of test and simulation</a><br>10:35 - 11:10</center></td>
<td><center><a href="#5C">5C&nbsp;&nbsp;Optimizations in Modern Memory Architecture</a><br>10:35 - 11:10</center></td>
<td><center><a href="#5D">5D&nbsp;&nbsp;Novel Boolean Optimization and Mapping</a><br>10:35 - 11:10</center></td>
</tr>
<tr>
<td><center><a href="#6A">6A&nbsp;&nbsp;(DF-3) AI for Chip Design and Testing</a><br>11:10 - 11:45</center></td>
<td><center><a href="#6B">6B&nbsp;&nbsp;Towards Reliable and Secure Circuits: Cross Perspectives</a><br>11:10 - 11:45</center></td>
<td><center><a href="#6C">6C&nbsp;&nbsp;Accelerator Architectures for Machine Learning</a><br>11:10 - 11:45</center></td>
<td><center><a href="#6D">6D&nbsp;&nbsp;Quantum and Reconfigurable Computing</a><br>11:10 - 11:45</center></td>
</tr>
<tr>
<td colspan=4 valign=top><center><a href="#1W">1W&nbsp;&nbsp;(Room W)<br>
Cadence Training Workshop</a><br>13:30 - 16:30</center></td>
</tr>
</table>
<br>
<hr>
<br>
<a name="day4"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Thursday, January 20, 2022</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="25.0%" bgcolor="#fff6b1">Room A</th><th width="25.0%" bgcolor="#fff6b1">Room B</th><th width="25.0%" bgcolor="#fff6b1">Room C</th><th width="25.0%" bgcolor="#fff6b1">Room D</th></tr>
<tr>
<td colspan=4 valign=top><center><a href="#3K">3K&nbsp;&nbsp;(Room S)<br>
Keynote Session III</a><br>9:00 - 10:00</center></td>
</tr>
<tr>
<td><center><a href="#7A">7A&nbsp;&nbsp;(SS-4) Reshaping the Future of Physical and Circuit Design, Power and Memory with Machine Learning</a><br>10:00 - 10:35</center></td>
<td><center><a href="#7B">7B&nbsp;&nbsp;Advances in Analog Design Methodologies</a><br>10:00 - 10:35</center></td>
<td><center><a href="#7C">7C&nbsp;&nbsp;Low-Energy Edge AI Computing</a><br>10:00 - 10:35</center></td>
<td><center><a href="#7D">7D&nbsp;&nbsp;Emerging Technologies in Embedded Systems and Cyber-Physical Systems</a><br>10:00 - 10:35</center></td>
</tr>
<tr>
<td><center><a href="#8A">8A&nbsp;&nbsp;(DF-4) Empowering AI through Innovative Computing</a><br>10:35 - 11:10</center></td>
<td><center><a href="#8B">8B&nbsp;&nbsp;Advances in VLSI Routing</a><br>10:35 - 11:10</center></td>
<td><center><a href="#8C">8C&nbsp;&nbsp;Machine Learning with Crossbar Memories</a><br>10:35 - 11:10</center></td>
<td><center><a href="#8D">8D&nbsp;&nbsp;High Level Synthesis, CGRA mapping and P&R for hotspot mitigation</a><br>10:35 - 11:10</center></td>
</tr>
<tr>
<td><center><a href="#9A">9A&nbsp;&nbsp;(SS-5) Artificial Intelligence on Back-End EDA: Panacea or One-Trick Pony?</a><br>11:10 - 11:45</center></td>
<td><center><a href="#9B">9B&nbsp;&nbsp;Side Channel Leakage: Characterization and Protection</a><br>11:10 - 11:45</center></td>
<td><center><a href="#9C">9C&nbsp;&nbsp;Emerging Non-volatile Memory-based In-Memory Computing</a><br>11:10 - 11:45</center></td>
<td><center><a href="#9D">9D&nbsp;&nbsp;System Level Design of Learning Systems</a><br>11:10 - 11:45</center></td>
</tr>
</table>
<br>
<hr>
<br>

DF: Designers' Forum, SS: Special Session
<hr>
<h2><center><font color="red">List of papers</font></center></h2>
<font color="red">Remark:</font> <table class="tbl2"cellspacing=0 cellpadding=4 width="45%">
<tr><td>
<ul>
<li>Full presentation videos including Regular Sessions, Special Sessions, Designers' Forum, and University Design Contest are available on demand from January 10 to January 28, 2022.
<li> The official conference is held online according to the time table below. For Regular Sessions, Special Sessions, and University Design Contest, pitch talk videos are played which is followed by live Q&A via WebEx.
<li>Time zone is <font color="red">TST (=UTC+8:00)</font>
<li>The presenter of each paper is marked with "<b><font color="Maroon" size=+1>*</font></b>".
</ul>
</td></tr>
</table>
<p>

<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Monday, January 17, 2022</table>
<br>
<div style="position: absolute; right: 20px"><a name="T1"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T1</b>&nbsp; <font size=+1><b>Tutorial-1</b></font><br>
Time: 9:00 - 12:00, Monday, January 17, 2022<br>
Location: Room 1<br>
<p></p>
<a name="T1-1"></a>
T1-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">IEEE CEDA DATC RDF and METRICS2.1: Toward a Standard Platform for ML-Enabled EDA and IC Design</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jinwook Jung (IBM Research, USA), Andrew B. Kahng, Seungwon Kim, Ravi Varadarajan (UCSD, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T1-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="T2"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T2</b>&nbsp; <font size=+1><b>Tutorial-2</b></font><br>
Time: 9:00 - 12:00, Monday, January 17, 2022<br>
Location: Room 2<br>
<p></p>
<a name="T2-1"></a>
T2-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">Low-bit Neural Network Computing: Algorithms and Hardware</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Zidong Du (Chinese Academy of Sciences, China), Haojin Yang (Hasso-Plattner-Institute, Germany), Kai Han (Huawei Technology, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T2-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="T3"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T3</b>&nbsp; <font size=+1><b>Tutorial-3</b></font><br>
Time: 9:00 - 12:00, Monday, January 17, 2022<br>
Location: Room 3<br>
<p></p>
<a name="T3-1"></a>
T3-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">Side Channel Analysis: from Concepts to Simulation and Silicon Validation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Makoto Nagata (Kobe Univ., Japan), Lang Lin (ANSYS Inc, USA), Yier Jin (Univ. of Florida, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T3-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="T4"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T4</b>&nbsp; <font size=+1><b>Tutorial-4</b></font><br>
Time: 13:30 - 16:30, Monday, January 17, 2022<br>
Location: Room 1<br>
<p></p>
<a name="T4-1"></a>
T4-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">New Techniques in Variational Quantum Algorithms and Their Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Tamiya Onodera, Atsushi Matsuo, Rudy Raymond (IBM Research, Japan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T4-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="T5"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T5</b>&nbsp; <font size=+1><b>Tutorial-5</b></font><br>
Time: 13:30 - 16:30, Monday, January 17, 2022<br>
Location: Room 2<br>
<p></p>
<a name="T5-1"></a>
T5-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">Towards Efficient Computation for Sparsity in Future Artificial Intelligence</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Fei Sun (Alibaba Group, China), Dacheng Liang (Biren Technology, China), Yu Wang, Guohao Dai (Tsinghua Univ., China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T5-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="T6"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session T6</b>&nbsp; <font size=+1><b>Tutorial-6</b></font><br>
Time: 13:30 - 16:30, Monday, January 17, 2022<br>
Location: Room 3<br>
<p></p>
<a name="T6-1"></a>
T6-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Tutorial)</font> <font color="navy">Scan-based DfT: Mitigating its Security Vulnerabilities and Building Security Primitives</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Aijiao Cui (Harbin Inst. of Tech., China), Gang Qu (Univ. of Maryland, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#T6-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Tuesday, January 18, 2022</table>
<br>
<div style="position: absolute; right: 20px"><a name="1K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1K</b>&nbsp; <font size=+1><b>Opening and Keynote Session I</b></font><br>
Time: 8:20 - 10:00, Tuesday, January 18, 2022<br>
Location: Room S<br>
Chair: Ting-Chi Wang (National Tsing Hua Univ., Taiwan)
<p></p>
<a name="1K-1"></a>
1K-1
<font size=-1>(Time: 8:20 - 9:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">ASP-DAC 2022 Opening:<br>1. Welcome by GC (Prof. Ting-Chi Wang)<br>2. Welcome by SC-Chair (Prof. Shinji Kimura)<br>3. Program Report by TPC Chair (Prof. Masanori Hashimoto)<br>&nbsp;&nbsp;&nbsp;3-1. Best Paper Award Presentation (Dr. Gi-Joon Nam)<br>&nbsp;&nbsp;&nbsp;3-2. 10-Year Retrospective Most Influential Paper Award Presentation (Dr. Gi-Joon Nam)<br>4. Designers' Forum Report by DF Co-Chairs (Prof. Hung-Pin Wen and Prof. Kai-Chiang Wu)<br>5. Design Contest Report by UDC Co-Chair (Prof. Ing-Chao Lin)<br>&nbsp;&nbsp;&nbsp;5.1 UDC Award Presentation (Prof. Ing-Chao Lin)<br>6. Student Research Forum Report by SRF Chair (Prof. Lei Jiang)<br>7. IEEE CEDA Awards by CEDA President (Dr. Gi-Joon Nam)<br>&nbsp;&nbsp;&nbsp;7.1 CEDA Outstanding Service Recognition (Dr. Gi-Joon Nam)<br>8. Welcome message for ASP-DAC 2023 by 2023GC (Prof. Atsushi Takahashi)</font></td></tr>
<tr><td colspan="2"><a href="program_abst.html#1K-1"><font size=-1>Detailed information (keywords, etc)</a>
</table>
<p></p>
<a name="1K-2"></a>
1K-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Boosting Productivity and Robustness in the SysMoore with a Triple-play of  Hyperconvergency, Analytics, and AI Innovations</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shankar Krishnamoorthy (Synopsys, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1K-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1A</b>&nbsp; <font size=+1><b>University Design Contest-1</b></font><br>
Time: 10:00 - 10:35, Tuesday, January 18, 2022<br>
Location: Room A<br>
Chairs: Ing-Chao Lin (National Cheng Kung Univ., Taiwan), Tsung-Te Liu (National Taiwan Univ., Taiwan)
<p></p>
<a name="1A-1"></a>
<font color="Maroon"><b>Best Design Award</b></font><br>
1A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 0.5 mm<sup>2</sup> Ambient Light-Driven Solar Cell-Powered Biofuel Cell-Input Biosensing System with LED Driving for Stand-Alone RF-Less Continuous Glucose Monitoring Contact Lens</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Guowei Chen, Xinyang Yu, Yue Wang, Tran Minh Quan, Naofumi Matsuyama, Takuya Tsujimura, Kiichi Niitsu (Nagoya Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 1 - 2</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1A-2"></a>
1A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 76-81 GHz FMCW 2TX/3RX Radar Transceiver with Integrated Mixed-Mode PLL and Series-Fed Patch Antenna Array</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Taikun Ma, Wei Deng, Haikun Jia (Tsinghua Univ., China), Yejun He (Shenzhen Univ., China), Baoyong Chi (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 3 - 4</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="1A-3"></a>
1A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 5.2GHz RFID Chip Contactlessly Mountable on FPC at Any 90-Degree Rotation and Face Orientation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Reiji Miura, Saito Shibata, Masahiro Usui, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda (Univ. of Tokyo, Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 5 - 6</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1A-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1A-4"></a>
1A-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 40nm CMOS SoC for Real-Time Dysarthric Voice Conversion of Stroke Patients</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tay-Jyi Lin, Chen-Zong Liao, You-Jia Hu, Wei-Cheng Hsu, Zheng-Xian Wu, Shao-Yu Wang (National Chung Cheng Univ., Taiwan), Chun-Ming Huang (Taiwan Semiconductor Research Institute, Taiwan), Ying-Hui Lai (National Yang Ming Chiao Tung Univ., Taiwan), Chingwei Yeh, Jinn-Shyan Wang (National Chung Cheng Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 7 - 8</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="1A-5"></a>
1A-5
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Side-Channel Hardware Trojan in 65nm CMOS with 2&micro;W precision and Multi-bit Leakage Capability</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tiago Perez, Samuel Pagliarini (Tallinn Univ. of Tech. (TalTech), Estonia)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 9 - 10</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-5"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1A-5.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1B</b>&nbsp; <font size=+1><b>(SS-1) New Advances towards Building Secure Computer Architectures</b></font><br>
Time: 10:00 - 10:35, Tuesday, January 18, 2022<br>
Location: Room B<br>
Chair: Aijiao Cui (Harbin Inst. of Tech., China)
<p></p>
<a name="1B-1"></a>
1B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">SC-K9: A Self-synchronizing Framework to Counter Micro-architectural Side Channels</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hongyu Fang, Milos Doroslovacki, Guru Venkataramani (George Washington Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 11 - 18</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1B-2"></a>
1B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">CacheGuard: A Behavior Model Checker for Cache Timing Side-Channel Security</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zihan Xu, Lingfeng Yin, Yongqiang Lyu, Haixia Wang (Tsinghua Univ., China), Gang Qu (Univ. of Maryland, USA), Dongsheng Wang (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 19 - 24</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1B-3"></a>
1B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Lightweight and Secure Branch Predictors against Spectre Attacks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Congcong Chen, Chaoqun Shen, Jiliang Zhang (Hunan Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 25 - 30</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1B-4"></a>
1B-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Computation-in-Memory Accelerators for Secure Graph Database: Opportunities and Challenges</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Md Tanvir Arafin (Morgan State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 31 - 36</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1B-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1C</b>&nbsp; <font size=+1><b>Research Paradigm in Approximate and Neuromorphic Computing</b></font><br>
Time: 10:00 - 10:35, Tuesday, January 18, 2022<br>
Location: Room C<br>
Chairs: Xunzhao Yin (Zhejiang Univ., China), Lang Feng (Nanjing Univ., China)
<p></p>
<a name="1C-1"></a>
1C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HEALM: Hardware-Efficient Approximate Logarithmic Multiplier with Reduced Error</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shuyuan Yu, Maliha Tasnim, Sheldon Tan (Univ. of California, Riverside, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 37 - 42</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1C-2"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
1C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">DistriHD: A Memory Efficient Distributed Binary Hyperdimensional Computing Architecture for Image Classification</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Dehua Liang, Jun Shiomi, Noriyuki Miura (Osaka Univ., Japan), Hiromitsu Awano (Kyoto Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 43 - 49</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1C-3"></a>
1C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Thermal-aware Layout Optimization and Mapping Methods for Resistive Neuromorphic Engines</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chengrui Zhang (ShanghaiTech Univ./Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, China), Yu Ma (ShanghaiTech Univ./Chinese Academy of Sciences/Univ. of Chinese Academy of Sciences/Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, China), Pingqiang Zhou (ShanghaiTech Univ./Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 50 - 55</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1D</b>&nbsp; <font size=+1><b>New Design Techniques for Emerging Challenges in Microfluidic Biochips</b></font><br>
Time: 10:00 - 10:35, Tuesday, January 18, 2022<br>
Location: Room D<br>
Chairs: Hailong Yao (Tsinghua Univ., China), Xing Huang (Tech. Univ. of Munich, Germany)
<p></p>
<a name="1D-1"></a>
1D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">NR-Router: Non-Regular Electrode Routing with Optimal Pin Selection for Electrowetting-on-Dielectric Chips</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hsin-Chuan Huang, Chi-Chun Liang (National Tsing Hua Univ., Taiwan), Qining Wang (Univ. of California, Los Angeles, USA), Xing Huang, Tsung-Yi Ho (National Tsing Hua Univ., Taiwan), Chang-Jin Kim (Univ. of California, Los Angeles, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 56 - 61</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1D-2"></a>
1D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Design-for-Reliability and Probability-Based Fault Tolerance for Paper-Based Digital Microfluidic Biochips with Multiple Faults</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jian-De Li, Sying-Jyan Wang (National Chung Hsing Univ., Taiwan), Katherine Shu-Min Li (National Sun Yat-sen Univ., Taiwan), Tsung-Yi Ho (National Tsing Hua Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 62 - 67</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1D-3"></a>
1D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Improving the Robustness of Microfluidic Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Gerold Fink, Philipp Ebner, Sudip Poddar, Robert Wille (Johannes Kepler Univ. Linz - Institute for Integrated Circuits, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 68 - 73</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1E"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1E</b>&nbsp; <font size=+1><b>Advances in Machine Learning Assisted Analog Circuit Sizing</b></font><br>
Time: 10:00 - 10:35, Tuesday, January 18, 2022<br>
Location: Room E<br>
Chairs: Chien-Nan Jimmy Liu (National Yang Ming Chiao Tung Univ., Taiwan), Fan Yang (Fudan Univ., China)
<p></p>
<a name="1E-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
1E-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Efficient Kriging-based Constrained Multi-objective Evolutionary Algorithm for Analog Circuit Synthesis via Self-adaptive Incremental Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sen Yin, Wenfei Hu, Wenyuan Zhang, Ruitao Wang, Jian Zhang, Yan Wang (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 74 - 79</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1E-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1E-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1E-2"></a>
1E-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Fast Variation-aware Circuit Sizing Approach for Analog Design with ML-Assisted Evolutionary Algorithm</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ling-Yen Song, Tung-Chieh Kuo, Ming-Hung Wang, Chien-Nan Jimmy Liu, Juinn-Dar Huang (National Yang Ming Chiao Tung Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 80 - 85</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1E-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1E-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="1E-3"></a>
1E-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Novel and Efficient Bayesian Optimization Approach for Analog Designs with Multi-Testbench</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jingyao Zhao, Changhao Yan, Zhaori Bi, Fan Yang, Xuan Zeng (Fudan Univ., China), Dian Zhou (Univ. of Texas, Dallas, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 86 - 91</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1E-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/1E-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2A</b>&nbsp; <font size=+1><b>University Design Contest-2</b></font><br>
Time: 10:35 - 11:10, Tuesday, January 18, 2022<br>
Location: Room A<br>
Chairs: Ing-Chao Lin (National Cheng Kung Univ., Taiwan), Tsung-Te Liu (National Taiwan Univ., Taiwan)
<p></p>
<a name="2A-1"></a>
<font color="Maroon"><b>Special Feature Award</b></font><br>
2A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 2.17&#956;W@120fps Ultra-Low-Power Dual-Mode CMOS Image Sensor with Senputing Architecture</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ziwei Li (Beijing Jiaotong Univ., China), Han Xu, Zheyu Liu (Tsinghua Univ., China), Li Luo (Beijing Jiaotong Univ., China), Qi Wei, Fei Qiao (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 92 - 93</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2A-2"></a>
2A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Reconfigurable Inference Processor for Recurrent Neural Networks Based on Programmable Data Format in a Resource-Limited FPGA</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jiho Kim, Kwoanyoung Park, Tae-Hwan Kim (Korea Aerospace Univ., Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 94 - 95</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2A-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2A-3"></a>
2A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Supply-Variation-Tolerant Transimpedance Amplifier Using Non-Inverting Amplifier in 180-nm CMOS</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tomofumi Tsuchida, Akira Tsuchiya, Toshiyuki Inoue, Keiji Kishine (Univ. of Shiga Prefecture, Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 96 - 97</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2A-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2A-4"></a>
2A-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Deformable Chiplet-Based Computer Using Inductively Coupled Wireless Communication</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (Univ. of Tokyo, Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 98 - 99</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2B</b>&nbsp; <font size=+1><b>(SS-2) Analog Circuit and Layout Synthesis: Advancement and Prospect</b></font><br>
Time: 10:35 - 11:10, Tuesday, January 18, 2022<br>
Location: Room B<br>
Chair: Mark Po-Hung Lin (National Yang Ming Chiao Tung Univ., Taiwan)
<p></p>
<a name="2B-1"></a>
2B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">AMS Circuit Synthesis Enabled by the Advancements of Circuit Architectures and ML Algorithms</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shiyu Su, Qiaochu Zhang, Mohsen Hassanpourghadi, Juzheng Liu, Rezwan Rasul, <b><font color="Maroon" size=+1>*</font></b>Mike Shuo-Wei Chen (Univ. of Southern California, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 100 - 107</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="2B-2"></a>
2B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Automating Analog Constraint Extraction: From Heuristics to Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Keren Zhu, Hao Chen, Mingjie Liu, <b><font color="Maroon" size=+1>*</font></b>David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 108 - 113</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="2B-3"></a>
2B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Common-Centroid Layout for Active and Passive Devices: A Review and the Road Ahead</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Nibedita Karmokar, Meghna Madhusudan, Arvind K. Sharma, Ramesh Harjani (Univ. of Minnesota, USA), Mark Po-Hung Lin (National Yang Ming Chiao Tung Univ., Taiwan), <b><font color="Maroon" size=+1>*</font></b>Sachin S. Sapatnekar (Univ. of Minnesota, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 114 - 121</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2C</b>&nbsp; <font size=+1><b>Low-cost and Memory-Efficient Deep Learning</b></font><br>
Time: 10:35 - 11:10, Tuesday, January 18, 2022<br>
Location: Room C<br>
Chairs: Tao Liu (Lawrence Technological Univ., USA), Jianlei Yang (Beihang Univ., China)
<p></p>
<a name="2C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
2C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">PUMP: Profiling-free Unified Memory Prefetcher for Large DNN Model Support</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Chung-Hsiang Lin (Taiwan AI Lab, Taiwan), <b><font color="Maroon" size=+1>*</font></b>Shao-Fu Lin (National Taiwan Univ., Taiwan), Yi-Jung Chen (National Chi Nan Univ., Taiwan), En-Yu Jenp, Chia-Lin Yang (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 122 - 127</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="2C-2"></a>
2C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">RADARS: Memory Efficient Reinforcement Learning Aided Differentiable Neural Architecture Search</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zheyu Yan, Weiwen Jiang, Xiaobo Sharon Hu, Yiyu Shi (Univ. of Notre Dame, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 128 - 133</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2C-3"></a>
2C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Heuristic Exploration to Retraining-free Weight Sharing for CNN Compression</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Etienne Dupuis (Univ Lyon, Ecole Centrale de Lyon, CNRS, INSA Lyon, Univ. Claude Bernard Lyon 1, CPE Lyon, CNRS, INL, UMR5270, France), David Novo (LIRMM, Univ. de Montpellier, CNRS, France), Ian O'Connor, Alberto Bosio (Univ Lyon, Ecole Centrale de Lyon, CNRS, INSA Lyon, Univ. Claude Bernard Lyon 1, CPE Lyon, CNRS, INL, UMR5270, France)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 134 - 139</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2C-4"></a>
2C-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HiKonv: High Throughput Quantized Convolution With Novel Bit-wise Management and Computation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yao Chen (Advanced Digital Sciences Center, Singapore), Xinheng Liu (Univ. of Illinois, Urbana-Champaign, USA), Prakhar Ganesh (Advanced Digital Sciences Center, Singapore), Junhao Pan (Univ. of Illinois, Urbana-Champaign, USA), Jinjun Xiong (IBM, USA), Deming Chen (Univ. of Illinois, Urbana-Champaign, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 140 - 146</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2C-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2D</b>&nbsp; <font size=+1><b>High-level Verification and Application</b></font><br>
Time: 10:35 - 11:10, Tuesday, January 18, 2022<br>
Location: Room D<br>
Chairs: Xinfei Guo (Shanghai Jiao Tong Univ., China), Hiroyuki Tomiyama (Ritsumei Univ., Japan)
<p></p>
<a name="2D-1"></a>
2D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Mapping Large Scale Finite Element Computing onto Wafer-Scale Engines</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yishuang Lin, Rongjian Liang, Yaguang Li, Hailiang Hu, Jiang Hu (Texas A&amp;M Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 147 - 153</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2D-2"></a>
2D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Generalizing Tandem Simulation: Connecting High-level and RTL Simulation Models</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yue Xing, Aarti Gupta, Sharad Malik (Princeton Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 154 - 159</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="2D-3"></a>
2D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Automated Detection of Spatial Memory Safety Violations for Constrained Devices</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sï¿½ren Tempel (Univ. of Bremen, Germany), Vladimir Herdt, Rolf Drechsler (Univ. of Bremen / DFKI GmbH, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 160 - 165</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2E"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2E</b>&nbsp; <font size=+1><b>Design for Manufacturing and Signal Integrity</b></font><br>
Time: 10:35 - 11:10, Tuesday, January 18, 2022<br>
Location: Room E<br>
Chairs: Shao-Yun Fang (National Taiwan Univ. of Science and Tech., Taiwan), Bei Yu (Chinese Univ. of Hong Kong, Hong Kong)
<p></p>
<a name="2E-1"></a>
2E-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Lithography Hotspot Detection via Heterogeneous Federated Learning with Local Adaptation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Xuezhong Lin (Zhejiang Univ., China), Jingyu Pan (Duke Univ., USA), Jinming Xu (Zhejiang Univ., China), Yiran Chen (Duke Univ., USA), Cheng Zhuo (Zhejiang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 166 - 171</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2E-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="2E-2"></a>
2E-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Voronoi Diagram Based Heterogeneous Circuit Layout Centerline Extraction for Mask Verification</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Xiqiong Bai (Fuzhou Univ., China), Ziran Zhu (Southeast Univ., China), Peng Zou, Jianli Chen, Jun Yu (Fudan Univ., China), Yao-Wen Chang (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 172 - 177</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2E-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="2E-3"></a>
2E-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sung-Yun Lee, Daeyeon Kim, Kyungjun Min, Seokhyeong Kang (Pohang Univ. of Science and Tech. (POSTECH), Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 178 - 183</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2E-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/2E-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3A</b>&nbsp; <font size=+1><b>(DF-1) Key Drivers of Global Hardware Security</b></font><br>
Time: 11:10 - 11:55, Tuesday, January 18, 2022<br>
Location: Room A<br>
Chair: Prof. Sying-Jyan Wang (National Chung Hsing Univ., Taiwan)
<p></p>
<a name="3A-1"></a>
3A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Solving Chip Securityï¿½s Weakest Link: Complete Secure Boundary with PUF-based Hardware Root of Trust</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>John Chou (PUFSecurity, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3A-2"></a>
3A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">SoC and Data Security in the Era Of Cloud Supercomputing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Dana Neustadter (Synopsys, USA), <b><font color="Maroon" size=+1>*</font></b>Matthew Ma (Synopsys, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-2"><font size=-1>Detailed information (keywords, etc)</a>
</table>
<p></p>
<a name="3A-3"></a>
3A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Semiconductor Supply Chain Security-Introduction to Chip Security Test Specifications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mars Kao (Institute for Information Industry, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-3"><font size=-1>Detailed information (keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3A-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3B</b>&nbsp; <font size=+1><b>Analysis and optimization for timing, power, and reliability</b></font><br>
Time: 11:10 - 11:55, Tuesday, January 18, 2022<br>
Location: Room B<br>
Chairs: Wenjian Yu (Tsinghua Univ., China), Umamaheswara Rao Tida (North Dakota State Univ., USA)
<p></p>
<a name="3B-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
3B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Pre-Routing Path Delay Estimation Based on Transformer and Residual Framework</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tai Yang, Guoqing He, Peng Cao (Southeast Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 184 - 189</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3B-2"></a>
3B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient Critical Paths Search Algorithm using Mergeable Heap</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Kexing Zhou, <b><font color="Maroon" size=+1>*</font></b>Zizheng Guo (Peking Univ., China), Tsung-Wei Huang (Univ. of Utah, USA), Yibo Lin (Peking Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 190 - 195</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3B-3"></a>
3B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Graph Neural Network Method for Fast ECO Leakage Power Optimization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Kai Wang, Peng Cao (Southeast Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 196 - 201</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="3B-4"></a>
3B-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Vector-based Dynamic IR-drop Prediction Using Machine Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jia-Xian Chen, Shi-Tang Liu, <b><font color="Maroon" size=+1>*</font></b>Yu-Tsung Wu, Mu-Ting Wu, Chien-Mo Li (National Taiwan Univ., Taiwan), Norman Chang, Ying-Shiun Li (Ansys, USA), Wen-Tze Chuang (Ansys, Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 202 - 207</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3B-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3B-5"></a>
3B-5
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Fast Electromigration Stress Analysis Considering Spatial Joule Heating Effects</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mohammadamir Kavousi, Liang Chen, Sheldon Tan (Univ. of California, Riverside, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 208 - 213</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-5"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3B-5.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3C</b>&nbsp; <font size=+1><b>Advanced Machine Learning with Emerging Technologies</b></font><br>
Time: 11:10 - 11:55, Tuesday, January 18, 2022<br>
Location: Room C<br>
Chairs: Fan Chen (Indiana Univ. Bloomington, USA), Zhuwei Qin (San Francisco State Univ., USA)
<p></p>
<a name="3C-1"></a>
3C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">SONIC: A Sparse Neural Network Inference Accelerator with Silicon Photonics for Energy-Efficient Deep Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Febin Payickadu (Sunny, USA), Mahdi (Nikdast, USA), Sudeep (Pasricha, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 214 - 219</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3C-2"></a>
3C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">XCelHD: An Efficient GPU-Powered Hyperdimensional Computing with Parallelized Training</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jaeyoung Kang, Behnam Khaleghi (Univ. of California, San Diego, USA), Yeseong Kim (DGIST, Republic of Korea), Tajana Rosing (Univ. of California, San Diego, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 220 - 225</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="3C-3"></a>
3C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HAWIS: Hardware-Aware Automated WIdth Search for Accurate, Energy-Efficient and Robust Binary Neural Network on ReRAM Dot-Product Engine</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Qidong Tang, Zhezhi He, Fangxin Liu, Zongwu Wang, Yiyuan Zhou, Yinghuan Zhang, Li Jiang (Shanghai Jiao Tong Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 226 - 231</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3C-4"></a>
3C-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">SynthNet: A High-throughput yet Energy-efficient Combinational Logic Neural Network</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tianen Chen, Taylor Kemp, Younghyun Kim (Univ. of Wisconsin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 232 - 237</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3C-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3D</b>&nbsp; <font size=+1><b>Software Solutions for Heterogeneous Embedded Architectures</b></font><br>
Time: 11:10 - 11:55, Tuesday, January 18, 2022<br>
Location: Room D<br>
Chairs: Sara Vinco (Politecnico di Torino, Italy), Jason Xue (Hong Kong City Univ., Hong Kong)
<p></p>
<a name="3D-1"></a>
<font color="Maroon"><b>Best Paper Award</b></font><br>
3D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Optimal Data Allocation for Graph Processing in Processing-in-Memory Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zerun Li, Xiaoming Chen, Yinhe Han (Chinese Academy of Sciences, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 238 - 243</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="3D-2"></a>
3D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Boosting the Search Performance of B+-tree with Sentinels for Non-volatile Memory</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chongnan Ye, Chundong Wang (ShanghaiTech Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 244 - 249</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3D-3"></a>
3D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hongxiang Fan (Imperial College London, UK), Martin Ferianc (Univ. College London, UK), Zhiqiang Que (Imperial College London, UK), He Li (Cambridge Univ., UK), Shuanglong Liu (Hunan Normal Univ.,, China), Xinyu Niu (Corerain Technologies, China), Wayne Luk (Imperial College London, UK)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 250 - 255</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3D-4"></a>
3D-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Exploring ILP for VLIW architecture by Quantified Modeling and Dynamic Programming-based Instruction Scheduling</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Can Deng, Zhaoyun Chen, Yang Shi, Xichang Kong, Mei Wen (National Univ. of Defense Tech., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 256 - 261</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/3D-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="3D-5"></a>
3D-5
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Time-Triggered Scheduling for Time-Sensitive Networking with Preemption</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yuanbin Zhou (Linkoping Univ., Sweden), Soheil Samii (Linkoping Univ./General Motors, Sweden), Petru Eles, Zebo Peng (Linkoping Univ., Sweden)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 262 - 267</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-5"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Wednesday, January 19, 2022</table>
<br>
<div style="position: absolute; right: 20px"><a name="2K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2K</b>&nbsp; <font size=+1><b>Keynote Session II</b></font><br>
Time: 9:00 - 10:00, Wednesday, January 19, 2022<br>
Location: Room S<br>
Chair: Masanori Hashimoto (Kyoto Univ., Japan)
<p></p>
<a name="2K-1"></a>
2K-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Powering a Quantum Future through Quantum Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jerry M. Chow (IBM, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4A</b>&nbsp; <font size=+1><b>(SS-3) Technology Advancements inside the Edge Computing Paradigm and using the Machine Learning Techniques</b></font><br>
Time: 10:00 - 10:35, Wednesday, January 19, 2022<br>
Location: Room A<br>
Chair: Sabya Das (Synopsys, USA)
<p></p>
<a name="4A-1"></a>
4A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">A Task Parallelism Runtime Solution for Deep Learning Applications using MPSoC on Edge Devices</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Hua Jiang (Xilinx Inc, USA), Raghav Chakravarthy (Centennial High School, USA), <b><font color="Maroon" size=+1>*</font></b>Ravikumar V Chakaravarthy (Xilinx Inc, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 268 - 274</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4A-2"></a>
4A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Circuit and System Technologies for Energy-Efficient Edge Robotics</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zishen Wan, Ashwin Sanjay Lele, Arijit Raychowdhury (Georgia Tech, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 275 - 280</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4A-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4A-3"></a>
4A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">RTL Regression Test Selection using Machine Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ganapathy Parthasarathy (Synopsys Inc, USA), Aabid Rushdi (Synopsys Inc, Sri Lanka), Parivesh Choudhary, Saurav Nanda (Synopsys Inc, USA), Malan Evans, Hansika Gunasekara (Synopsys Inc, Sri Lanka), Sridhar Rajakumar (Synopsys Inc, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 281 - 287</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4A-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4B</b>&nbsp; <font size=+1><b>Recent Advances in Placement Techniques</b></font><br>
Time: 10:00 - 10:35, Wednesday, January 19, 2022<br>
Location: Room B<br>
Chairs: Jinwook Jung (IBM Research, USA), Evangeline F.Y. Young (Chinese Univ. of Hong Kong, Hong Kong)
<p></p>
<a name="4B-1"></a>
<font color="Maroon"><b>Best Paper Award</b></font><br>
4B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Net Separation-Oriented Printed Circuit Board Placement via Margin Maximization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Chung-Kuan Cheng, Chia-Tung Ho, <b><font color="Maroon" size=+1>*</font></b>Chester Holtz (Univ. of California, San Diego, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 288 - 293</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4B-2"></a>
4B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HybridGP: Global Placement for Hybrid-Row-Height Designs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Kuan-Yu Chen, <b><font color="Maroon" size=+1>*</font></b>Hsiu-Chu Hsu, Wai-Kei Mak, Ting-Chi Wang (National Tsing Hua Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 294 - 299</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="4B-3"></a>
4B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">DREAMPlaceFPGA: An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Rachel Selina Rajarathnam, Mohamed Baker Alawieh, Zixuan Jiang (Univ. of Texas, Austin, USA), Mahesh Iyer (Intel, USA), David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 300 - 306</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4C</b>&nbsp; <font size=+1><b>Emerging Trends in Stochastic Computing</b></font><br>
Time: 10:00 - 10:35, Wednesday, January 19, 2022<br>
Location: Room C<br>
Chairs: Xunzhao Yin (Zhejiang Univ., China), Lang Feng (Nanjing Univ., China)
<p></p>
<a name="4C-1"></a>
4C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Linear Feedback Shift Register Reseeding for Stochastic Circuit Repairing and Minimization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chen Wang, Weikang Qian (Shanghai Jiao Tong Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 307 - 313</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4C-2"></a>
4C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">BSC: Block-based Stochastic Computing to Enable Accurate and Efficient TinyML</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yuhong Song, Edwin Hsing-Mean Sha, Qingfeng Zhuge, Rui Xu, Yongzhuo Zhang (East China Normal Univ., China), Bingzhe Li (Oklahoma State Univ., USA), Lei Yang (Univ. of New Mexico, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 314 - 319</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4C-3"></a>
4C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Streaming Accuracy: Characterizing Early Termination in Stochastic Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hsuan Hsiao (Univ. of Toronto, Canada), Joshua San Miguel (Univ. of Wisconsin-Madison, USA), Jason Anderson (Univ. of Toronto, Canada)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 320 - 325</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4D</b>&nbsp; <font size=+1><b>Efficient Techniques for Emerging Applications</b></font><br>
Time: 10:00 - 10:35, Wednesday, January 19, 2022<br>
Location: Room D<br>
Chairs: Xueqing Li (Tsinghua Univ., China), Sangyoung Park (Tech. Univ. Berlin, Germany)
<p></p>
<a name="4D-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
4D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">TENET: Temporal CNN with Attention for Anomaly Detection in Automotive Cyber-Physical Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sooryaa Vignesh Thiruloga, Vipin Kumar Kukkala, Sudeep Pasricha (Colorado State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 326 - 331</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4D-2"></a>
4D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life Enhancement</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hanqing Zhu, Jiaqi Gu, Chenghao Feng, Mingjie Liu, Zixuan Jiang, Ray Chen, David Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 332 - 338</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4D-3"></a>
4D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Solving Least-Squares Fitting in O(1) Using RRAM-based Computing-in-Memory Technique</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Xiaoming Chen, Yinhe Han (Chinese Academy of Sciences, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 339 - 344</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="4D-4"></a>
4D-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">SonicFFT: A system architecture for ultrasonic-based FFT acceleration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Darayus Adil Patel (Nanyang Technological Univ., Singapore), Viet Phuong Bui (Institute of High Performance Computing, A*STAR (Agency for Science, Technology and Research), Singapore), Kevin Tshun Chuan Chai (Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore), Amit Lal (Cornell Univ., USA), Mohamed M. Sabry Aly (Nanyang Technological Univ., Singapore)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 345 - 351</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/4D-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5A</b>&nbsp; <font size=+1><b>(DF-2) Compiler and Toolchain for Efficient AI Computation</b></font><br>
Time: 10:35 - 11:10, Wednesday, January 19, 2022<br>
Location: Room A<br>
Chair: Chia-Heng Tu (National Cheng Kung Univ., Taiwan)
<p></p>
<a name="5A-1"></a>
5A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Making Deep Learning More Portable with Deep Learning Compiler</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Cody Yu (Amazon Web Services, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5A-2"></a>
5A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Tiny ONNC: MLIR-based AI Compiler for ARM IoT Devices</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Luba Tang (Skymizer Taiwan, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="5A-3"></a>
5A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Architecture Design for the DNN Accelerator</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yao-Hua Chen (ITRI, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5B</b>&nbsp; <font size=+1><b>Moving frontiers of test and simulation</b></font><br>
Time: 10:35 - 11:10, Wednesday, January 19, 2022<br>
Location: Room B<br>
Chairs: Ying Zhang (Tongji Univ., China), Michihiro Shintani (NAIST, Japan)
<p></p>
<a name="5B-1"></a>
5B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FIRVER: Concolic Testing for Systematic Validation of Firmware Binaries</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tashfia Alam (Univ. of Florida, USA), Zhenkun Yang, Bo Chen, Nicholas Armour (Intel, USA), Sandip Ray (Univ. of Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 352 - 357</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="5B-2"></a>
5B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">WAL: A Novel Waveform Analysis Language for Advanced Design Understanding and Debugging</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lucas Klemmer, Daniel Groï¿½e (Johannes Kepler Univ. Linz, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 358 - 364</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5B-3"></a>
5B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Accelerate SAT-based ATPG via Preprocessing and New Conflict Management Heuristics</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Junhua Huang (Xiamen Univ., China), <b><font color="Maroon" size=+1>*</font></b>Hui-Ling Zhen (Noah's Ark Lab, Huawei, China), Naixing Wang (Hisilicon, Huawei, China), Mingxuan Yuan, Hui Mao (Noah's Ark Lab, Huawei, China), Yu Huang (Hisilicon, Huawei, China), Jiping Tao (Xiamen Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 365 - 370</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5B-4"></a>
5B-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Fast and Accurate Middle End of Line Parasitic Capacitance Extraction for MOSFET and FinFET Technologies Using Machine Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mohamed Saleh Abouelyazid (American Univ. in Cairo, Egypt), Sherif Hammouda (Siemens EDA, Egypt), Yehea Ismail (American Univ. in Cairo, Egypt)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 371 - 376</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5B-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5C</b>&nbsp; <font size=+1><b>Optimizations in Modern Memory Architecture</b></font><br>
Time: 10:35 - 11:10, Wednesday, January 19, 2022<br>
Location: Room C<br>
Chairs: Chenchen Fu (Southeast Unviersity, China), Shouzhen Gu (East China Normal Univ., China)
<p></p>
<a name="5C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
5C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Lamina: Low Overhead Wear Leveling for NVM with Bounded Tail</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jiacheng Huang, Min Peng, Libing Wu (Wuhan Univ., China), Chun Jason Xue (City Univ. of Hong Kong, Hong Kong), Qingan Li (Wuhan Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 377 - 382</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5C-2"></a>
5C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Heterogeneous Memory Architecture Accommodating Processing-In-Memory on SoC For AIoT Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Kangyi Qiu (Peking Univ., China), Yaojun Zhang (Pimchip Technology, China), Bonan Yan, Ru Huang (Peking Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 383 - 388</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5C-3"></a>
5C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Rui Xu, Edwin Hsing.-Mean Sha, Qingfeng Zhuge, Yuhong Song, Jingzhi Lin (East China Normal Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 389 - 394</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5D</b>&nbsp; <font size=+1><b>Novel Boolean Optimization and Mapping</b></font><br>
Time: 10:35 - 11:10, Wednesday, January 19, 2022<br>
Location: Room D<br>
Chairs: Shinji Kimura (Waseda Univ., Japan), Kenshu Seto (Tokyo City Univ., Japan)
<p></p>
<a name="5D-1"></a>
5D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Heinz Riener, <b><font color="Maroon" size=+1>*</font></b>Siang-Yun Lee (EPFL, Switzerland), Alan Mishchenko (UC Berkeley, USA), Giovanni de Micheli (EPFL, Switzerland)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 395 - 402</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5D-2"></a>
5D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Delay Optimization of Combinational Logic by And-Or Path Restructuring</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ulrich Brenner (Univ. of Bonn, Germany), Anna Silvanus (Synopsys GmbH, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 403 - 409</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="5D-3"></a>
5D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Versatile Mapping Approach for Technology Mapping and Graph Optimization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Alessandro Tempia Calvino, Heinz Riener (EPFL, Switzerland), Shubham Rai, Akash Kumar (TU Dresden, Germany), Giovanni De Micheli (EPFL, Switzerland)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 410 - 416</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/5D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6A</b>&nbsp; <font size=+1><b>(DF-3) AI for Chip Design and Testing</b></font><br>
Time: 11:10 - 11:45, Wednesday, January 19, 2022<br>
Location: Room A<br>
Chair: Ing-Chao Lin (National Cheng Kung Univ., Taiwan)
<p></p>
<a name="6A-1"></a>
6A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Reinforcement Learning-Driven Optimization for Superior Performance, Power and Productivity in Chip Design</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Thomas Andersen (Synopsys, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6A-2"></a>
6A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Machine Learning for Electronic Design Automation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Erick Chao (Cadence, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6A-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6A-3"></a>
6A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Fast Reward Calculation for Reinforcement Learning Macro Placement</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tung-Chieh Chen (Maxeda Technology, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6B</b>&nbsp; <font size=+1><b>Towards Reliable and Secure Circuits: Cross Perspectives</b></font><br>
Time: 11:10 - 11:45, Wednesday, January 19, 2022<br>
Location: Room B<br>
Chairs: Kaveh Shamsi (Univ. of Texas, Dallas, USA), Xiaolong Guo (Kansas State Univ., USA)
<p></p>
<a name="6B-1"></a>
6B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Avatar: Reinforcing Fault Attack Countermeasures in EDA with Fault Transformations</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Prithwish Basu Roy (IIT Madras, India), Patanjali SLPSK (Univ. of Florida, USA), Chester Rebeiro (IIT Madras, India)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 417 - 422</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6B-2"></a>
6B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Anti-Piracy of Analog and Mixed-Signal Circuits in FD-SOI</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mariam Tlili, Alhassan Sayed, Doaa Mahmoud, Marie-Minerve Louerat, Hassan Aboushady, Haralampos-G. Stratigopoulos (Sorbonne Univ., CNRS, LIP6, France)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 423 - 428</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6B-3"></a>
6B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Toward Optical Probing Resistant Circuits: A Comparison of Logic Styles and Circuit Design Techniques</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sajjad Parvin (Univ. of Bremen, Germany), Thilo Krachenfels (Tech. Univ. Berlin, Germany), Shahin Tajik (Worcester Polytechnic Institute, USA), Jean-Pierre Seifert (Tech. Univ. Berlin, Germany), Frank Sill Torres (German Aerospace Center (DLR), Germany), Rolf Drechsler (Univ. of Bremen, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 429 - 435</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6C</b>&nbsp; <font size=+1><b>Accelerator Architectures for Machine Learning</b></font><br>
Time: 11:10 - 11:45, Wednesday, January 19, 2022<br>
Location: Room C<br>
Chairs: Linghao Song (Univ. of California, Los Angeles, USA), Bonan Yan (Peking Univ., China)
<p></p>
<a name="6C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
6C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Dynamic CNN Accelerator Supporting Efficient Filter Generator with Kernel Enhancement and Online Channel Pruning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chen Tang, Wenyu Sun, Wenxun Wang, Yongpan Liu (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 436 - 441</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6C-2"></a>
6C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Toward Low-Bit Neural Network Training Accelerator by Dynamic Group Accumulation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yixiong Yang, Ruoyang Liu, Wenyu Sun, Jinshan Yue, Huazhong Yang, Yongpan Liu (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 442 - 447</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6C-3"></a>
6C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Energy-Efficient Bit-Split-and-Combination Systolic Accelerator for NAS-Based Multi-Precision Convolution Neural Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Liuyao Dai, Quan Cheng, Yuhang Wang, Gengbin Huang, Junzhuo Zhou, Kai Li, Wei Mao, Hao Yu (Southern Univ. of Science and Tech., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 448 - 453</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6C-4"></a>
6C-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Multi-Precision Deep Neural Network Acceleration on FPGAs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Negar Neda (Univ. of Tehran, Iran), Salim Ullah (TU Dresden, Germany), Azam Ghanbari, Hoda Mahdiani, Mehdi Modarressi (UT, Iran), Akash Kumar (TU Dresden, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 454 - 459</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6C-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6D</b>&nbsp; <font size=+1><b>Quantum and Reconfigurable Computing</b></font><br>
Time: 11:10 - 11:45, Wednesday, January 19, 2022<br>
Location: Room D<br>
Chairs: Michael Miller (Univ. of Victoria, Canada), Shigeru Yamashita (Ritsumeikan Univ., Japan)
<p></p>
<a name="6D-1"></a>
6D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient Preparation of Cyclic Quantum States</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Fereshte Mozafari (EPFL, Switzerland), Yuxiang Yang (ETH, Switzerland), Giovanni De Micheli (EPFL, Switzerland)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 460 - 465</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6D-2"></a>
6D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Limiting the Search Space in Optimal Quantum Circuit Mapping</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lukas Burgholzer, Sarah Schneider, Robert Wille (Johannes Kepler Univ. Linz, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 466 - 471</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6D-3"></a>
6D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient Routing in Coarse-Grained Reconfigurable Arrays using Multi-Pole NEM Relays</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Akash Levy, Michael Oduoza, Akhilesh Balasingam, Roger T. Howe, Priyanka Raina (Stanford Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 472 - 478</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="6D-4"></a>
6D-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Fault Testing and Diagnosis Techniques for Carbon Nanotube-Based FPGAs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Kangwei Xu, Yuanqing Cheng (Beihang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 479 - 484</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/6D-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1W"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1W</b>&nbsp; <font size=+1><b>Cadence Training Workshop</b></font><br>
Time: 13:30 - 16:30, Wednesday, January 19, 2022<br>
Location: Room W<br>
Chair: Milton Lien (Cadence, Taiwan)
<p></p>
<a name="1W-1"></a>
1W-1
<font size=-1>(Time: 13:30 - 14:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Training Workshop)</font> <font color="navy">(AWR) PA: Loadpull &amp; Matching Synthesis, GaN PA Design with Thermal Analysis</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Milton Lien (Cadence, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1W-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="1W-2"></a>
1W-2
<font size=-1>(Time: 14:10 - 14:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Training Workshop)</font> <font color="navy">(EMX/Virtuoso RF): EM Extraction/Modeling of Passive Components in RFIC/ Integrated Flow with RFIC Simulation Platform</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Milton Lien (Cadence, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1W-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="1W-3"></a>
1W-3
<font size=-1>(Time: 14:50 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Training Workshop)</font> <font color="navy">(Sigrity Electro-Thermal PI): Die Model Aware Target Impedance Exploration Using SystemPI</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Eric Chen (Cadence, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1W-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="1W-4"></a>
1W-4
<font size=-1>(Time: 15:30 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Training Workshop)</font> <font color="navy">(Sigrity SI): How to Design GDDR6 to Improve Performance and Efficiency</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Homer Chang (Cadence, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1W-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Thursday, January 20, 2022</table>
<br>
<div style="position: absolute; right: 20px"><a name="3K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3K</b>&nbsp; <font size=+1><b>Keynote Session III</b></font><br>
Time: 9:00 - 10:00, Thursday, January 20, 2022<br>
Location: Room S<br>
Chair: Wai-Kei Mak (National Tsing Hua Univ., Taiwan)
<p></p>
<a name="3K-1"></a>
3K-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">EDA Opportunities for Future HPC and 3D IC Integration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ken Wang (TSMC, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7A</b>&nbsp; <font size=+1><b>(SS-4) Reshaping the Future of Physical and Circuit Design, Power and Memory with Machine Learning</b></font><br>
Time: 10:00 - 10:35, Thursday, January 20, 2022<br>
Location: Room A<br>
Chair: Taeyoung Kim (Intel, USA)
<p></p>
<a name="7A-1"></a>
7A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Fast Thermal Analysis for Chiplet Design based on Graph Convolution Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Liang Chen, Wentian Jin, Sheldon Tan (Univ. of California, Riverside, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 485 - 492</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7A-2"></a>
7A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Design Close to the Edge for Advanced Technology using Machine Learning and Brain-inspired Algorithms</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Hussam Amrouch, Florian Klemme, <b><font color="Maroon" size=+1>*</font></b>Paul R. Genssler (Univ. of Stuttgart, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 493 - 499</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7A-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7A-3"></a>
7A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Reinforcement Learning for Electronic Design Automation: Case Studies and Perspectives</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Ahmet F. Budak, Zixuan Jiang, Keren Zhu (Univ. of Texas, Austin, USA), Azalia Mirhoseini, Anna Goldie (Google, USA), <b><font color="Maroon" size=+1>*</font></b>David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 500 - 505</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="7A-4"></a>
7A-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Differentially Evolving Memory Ensembles: Pareto Optimization based on Computational Intelligence for Embedded Memories on a System Level</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Felix Last (Tech. Univ. of Munich, Germany), Ceren Yeni (Intel Germany, Germany), <b><font color="Maroon" size=+1>*</font></b>Ulf Schlichtmann (Tech. Univ. of Munich, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 506 - 512</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7A-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7B</b>&nbsp; <font size=+1><b>Advances in Analog Design Methodologies</b></font><br>
Time: 10:00 - 10:35, Thursday, January 20, 2022<br>
Location: Room B<br>
Chairs: Markus Olbrich (Univ. of Hannover, Germany), Ian O'Connor (Ecole Centrale de Lyon, France)
<p></p>
<a name="7B-1"></a>
7B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Transient Adjoint DAE Sensitivities: a Complete, Rigorous, and Numerically Accurate Formulation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Naomi Sagan, Jaijeet Roychowdhury (Univ. of California, Berkeley, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 513 - 518</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7B-2"></a>
7B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Generative-Adversarial-Network-Guided Well-Aware Placement for Analog Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Keren Zhu, Hao Chen, Mingjie Liu, Xiyuan Tang, Wei Shi, Nan Sun, David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 519 - 525</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7B-3"></a>
7B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">TAFA: Design Automation of Analog Mixed-Signal FIR Filters Using Time Approximation Architecture</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shiyu Su, Qiaochu Zhang, Juzheng Liu, Mohsen Hassanpourghadi, Rezwan Rasul, Mike Shuo-Wei Chen (Univ. of Southern California, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 526 - 531</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7C</b>&nbsp; <font size=+1><b>Low-Energy Edge AI Computing</b></font><br>
Time: 10:00 - 10:35, Thursday, January 20, 2022<br>
Location: Room C<br>
Chairs: Bing Li (Capital Normal Univ., China), Yaojun Zhang (Pimchip Technology Co., China)
<p></p>
<a name="7C-1"></a>
7C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient Computer Vision on Edge Devices with Pipeline-Parallel Hierarchical Neural Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Abhinav Goel, Caleb Tung, Xiao Hu (Purdue Univ., USA), George K. Thiruvathukal (Loyola Univ. Chicago, USA), James C. Davis, Yung-Hsiang Lu (Purdue Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 532 - 537</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="7C-2"></a>
7C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient On-Device Incremental Learning by Weight Freezing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ze-Han Wang, Zhenli He, Hui Fang, Yi-Xiong Huang, Ying Sun, Yu Yang, Zhi-Yuan Zhang, Di Liu (Yunnan Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 538 - 543</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7C-3"></a>
7C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Edge<sup>n</sup>AI: Distributed Inference with Local Edge Devices and Minimum Latency</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Maedeh Hemmat, <b><font color="Maroon" size=+1>*</font></b>Azadeh Davoodi, Yu Hen Hu (Univ. of Wisconsin-Madison, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 544 - 549</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7C-4"></a>
7C-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Large Forests and Where to ï¿½Partiallyï¿½ Fit Them</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Andrea Damiani, Emanuele Del Sozzo, Marco D. Santambrogio (Politecnico di Milano, Italy)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 550 - 555</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7C-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7D</b>&nbsp; <font size=+1><b>Emerging Technologies in Embedded Systems and Cyber-Physical Systems</b></font><br>
Time: 10:00 - 10:35, Thursday, January 20, 2022<br>
Location: Room D<br>
Chairs: Bei Yu (Chinese Univ. of Hong Kong, Hong Kong), Shiyan Hu (Univ. of Southampton, UK)
<p></p>
<a name="7D-1"></a>
7D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">AdaSens: Adaptive Environment Monitoring by Coordinating Intermittently-Powered Sensors</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shuyue Lan, <b><font color="Maroon" size=+1>*</font></b>Zhilu Wang, John Mamish, Josiah Hester, Qi Zhu (Northwestern Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 556 - 561</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7D-2"></a>
7D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Energy Harvesting Aware Multi-hop Routing Policy in Distributed IoT System Based on Multi-agent Reinforcement Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Wen Zhang (Texas A&amp;M Univ.- Corpus Christi, USA), Tao Liu (Lawrence Technological Univ., USA), Mimi Xie (Univ. of Texas, San Antonio, USA), Longzhuang Li, Dulal Kar, Chen Pan (Texas A&amp;M Univ.- Corpus Christi, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 562 - 567</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="7D-3"></a>
7D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Accuracy Reconfigurable Vector Accelerator based on Approximate Logarithmic Multipliers</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lingxiao Hou, Yutaka Masuda, Tohru Ishihara (Nagoya Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 568 - 573</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="7D-4"></a>
7D-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Neural Network Pruning and Fast Training for DRL-based UAV Trajectory Planning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Yilan Li, Haowen Fang, <b><font color="Maroon" size=+1>*</font></b>Mingyang Li, Yue Ma, Qinru Qiu (Syracuse Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 574 - 579</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/7D-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8A</b>&nbsp; <font size=+1><b>(DF-4) Empowering AI through Innovative Computing</b></font><br>
Time: 10:35 - 11:10, Thursday, January 20, 2022<br>
Location: Room A<br>
Chair: Prof. Chao-Tsung Huang (National Tsing Hua Univ., Taiwan)
<p></p>
<a name="8A-1"></a>
8A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Mediatek Dual-Core Deep-Learning Accelerator for Versatile AI Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chih-Chung Cheng (Mediatek, Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8A-2"></a>
8A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Kneron KL-530 introduction - How we define the next generation of Edge AI Chip</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>David Yang (Kneron, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8A-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8A-3"></a>
8A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">In-Memory Computing for Future AI Acceleration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Tuo-Hung Hou (National Yang Ming Chiao Tung Univ., Taiwan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8B</b>&nbsp; <font size=+1><b>Advances in VLSI Routing</b></font><br>
Time: 10:35 - 11:10, Thursday, January 20, 2022<br>
Location: Room B<br>
Chairs: Wuxi Li (Xilinx, USA), Yi-Lang Li (National Yang Ming Chiao Tung Univ., Taiwan)
<p></p>
<a name="8B-1"></a>
8B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">High-Correlation 3D Routability Estimation for Congestion-guided Global Routing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Miaodi Su, Hongzhi Ding, Shaohong Weng, Changzhong Zou (Fuzhou Univ., China), Zhonghua Zhou (Univ. of British Columbia, Canada), Yilu Chen (Fuzhou Univ., China), Jianli Chen (Fudan Univ., China), Yao-Wen Chang (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 580 - 585</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8B-2"></a>
8B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">SPRoute 2.0: A detailed-routability-driven deterministic parallel global router with soft capacity</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jiayuan He (Univ. of Texas, Austin, USA), Udit Agarwal (Katana Graph, USA), Yihang Yang, Rajit Manohar (Yale Univ., USA), Keshav Pingali (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 586 - 591</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8B-3"></a>
8B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FPGA-Accelerated Maze Routing Kernel for VLSI Designs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Xun Jiang (Nanjing Univ., China), Jiarui Wang, Yibo Lin (Peking Univ., China), Zhongfeng Wang (Nanjing Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 592 - 597</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8C</b>&nbsp; <font size=+1><b>Machine Learning with Crossbar Memories</b></font><br>
Time: 10:35 - 11:10, Thursday, January 20, 2022<br>
Location: Room C<br>
Chairs: Ing-chao Lin (National Cheng Kung Univ., Taiwan), Yi-Jung Chen (National Chi Nan Univ., Taiwan)
<p></p>
<a name="8C-1"></a>
8C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Reliable Memristive Neural Network Accelerators Based on Early Denoising and Sparsity Induction</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Anlan Yu, Ning Lyu, Wujie Wen, Zhiyuan Yan (Lehigh Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 598 - 603</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8C-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8C-2"></a>
8C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Boosting ReRAM-based DNN by Row Activation Oversubscription</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Mengyu Guo, Zihan Zhang, Jianfei Jiang, Qin Wang, <b><font color="Maroon" size=+1>*</font></b>Naifeng Jing (Shanghai Jiao Tong Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 604 - 609</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8C-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8C-3"></a>
8C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">XBM: A Crossbar Column-wise Binary Mask Learning Method for Efficient Multiple Task Adaption</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Fan Zhang, Li Yang, Jian Meng, Yu (Kevin) Cao, Jae-sun Seo, Deliang Fan (Arizona State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 610 - 615</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8D</b>&nbsp; <font size=+1><b>High Level Synthesis, CGRA mapping and P&R for hotspot mitigation</b></font><br>
Time: 10:35 - 11:10, Thursday, January 20, 2022<br>
Location: Room D<br>
Chairs: Shinya Takamaeda-Yamazaki (Univ. of Tokyo, Japan), Kazutoshi Wakabayashi (Univ. of Tokyo, Japan)
<p></p>
<a name="8D-1"></a>
8D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">CGRA Mapping Using Zero-Suppressed Binary Decision Diagrams</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Rami Beidas, Jason H. Anderson (Univ. of Toronto, Canada)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 616 - 622</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8D-2"></a>
8D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Improving the Quality of Hardware Accelerators through automatic Behavioral Input Language Conversion in HLS</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Md Imtiaz Rashid, Benjamin Carrion Schaefer (Univ. of Texas, Dallas, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 623 - 628</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="8D-3"></a>
8D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Hotspot Mitigation through Multi-Row Thermal-aware Re-Placement of Logic Cells based on High-Level Synthesis Scheduling</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Benjamin Carrion Schaefer (Univ. of Texas, Dallas, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 629 - 634</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/8D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9A</b>&nbsp; <font size=+1><b>(SS-5) Artificial Intelligence on Back-End EDA: Panacea or One-Trick Pony?</b></font><br>
Time: 11:10 - 11:45, Thursday, January 20, 2022<br>
Location: Room A<br>
Chair: Yibo Lin (Peking Univ., China)
<p></p>
<a name="9A-1"></a>
9A-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Techniques for CAD Tool Parameter Auto-tuning in Physical Synthesis: A Survey</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hao Geng, Tinghuan Chen, Qi Sun, Bei Yu (Chinese Univ. of Hong Kong, Hong Kong)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 635 - 640</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9A-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9A-2"></a>
9A-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Application of Deep Learning in Back-End Simulation: Challenges and Opportunities</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Yufei Chen (Zhejiang Univ., China), Haojie Pei (China Univ. of Petroleum, China), Xiao Dong (Zhejiang Univ., China), Zhou Jin (China Univ. of Petroleum, China), <b><font color="Maroon" size=+1>*</font></b>Cheng Zhuo (Zhejiang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 641 - 646</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="9A-3"></a>
9A-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">EasyMAC: Design Exploration-Enabled Multiplier-Accumulator Generator using a Canonical Architectural Representation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jiaxi Zhang, Qiuyang Gao, Yijiang Guo, Bizhao Shi, <b><font color="Maroon" size=+1>*</font></b>Guojie Luo (Peking Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 647 - 653</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9B</b>&nbsp; <font size=+1><b>Side Channel Leakage: Characterization and Protection</b></font><br>
Time: 11:10 - 11:45, Thursday, January 20, 2022<br>
Location: Room B<br>
Chairs: Xueyan Wang (Beihang Univ., China), Bi Wu (Nanjing Univ. of Aeronautics and Astronautics, China)
<p></p>
<a name="9B-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
9B-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">DVFSspy: Using Dynamic Voltage and Frequency Scaling As A Covert Channel for Multiple Procedures</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Pengfei Qiu, Dongsheng Wang, Yongqiang Lyu (Tsinghua Univ., China), Gang Qu (Univ. of Maryland, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 654 - 659</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9B-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9B-2"></a>
9B-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Fortify: Analytical Pre-Silicon Side-Channel Characterization of Digital Designs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lakshmy A V, Chester Rebeiro (Indian Inst. of Tech. Madras, India), Swarup Bhunia (Univ. of Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 660 - 665</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9B-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9B-3"></a>
9B-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Data Leakage through Self-Terminated Write Schemes in Memristive Caches</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jonas Krautter, Mahta Mayahinia, Dennis R. E. Gnad, Mehdi B. Tahoori (Karlsruhe Inst. of Tech. (KIT), Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 666 - 671</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9B-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9B-4"></a>
9B-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Voltage Template Attack on the Modular Polynomial Subtraction in Kyber</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jianan Mu, Yixuan Zhao (Chinese Academy of Sciences, China), Zongyue Wang (Open Security Research, China), Jing Ye (Chinese Academy of Sciences, China), Junfeng Fan (Open Security Research, China), Shuai Chen (Rock-Solid Security Lab, Fiberhome, China), Huawei Li, Xiaowei Li (Chinese Academy of Sciences, China), Yuan Cao (Hohai Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 672 - 677</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9B-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9C</b>&nbsp; <font size=+1><b>Emerging Non-volatile Memory-based In-Memory Computing</b></font><br>
Time: 11:10 - 11:45, Thursday, January 20, 2022<br>
Location: Room C<br>
Chairs: Ken Takeuchi (Univ. of Tokyo, Japan), Tae Hyoung Kim (Nanyang Technology Univ., Singapore)
<p></p>
<a name="9C-1"></a>
9C-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FeMIC: Multi-Operands In-Memory Computing Based on FeFETs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Rui Liu (Xiangtan Univ., China), Xiaoyu Zhang, Xiaoming Chen, Yinhe Han (Chinese Academy of Sciences, China), Minghua Tang (Xiangtan Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 678 - 683</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="9C-2"></a>
9C-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Sparsity-Aware Non-Volatile Computing-In-Memory Macro with Analog Switch Array and Low-Resolution Current-Mode ADC</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yuxuan Huang, Yifan He (Tsinghua Univ., China), Jinshan Yue (Chinese Academy of Sciences, China), Wenyu Sun, Huazhong Yang, Yongpan Liu (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 684 - 689</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="9C-3"></a>
9C-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">STREAM: Towards READ-based  In-Memory Computing for Streaming based Data Processing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Muhammad Rashedul Haq Rashed, Sven Thijssen (Univ. of Central Florida, USA), Sumit Kumar Jha (Univ. of Texas, San Antonio, USA), Fan Yao, Rickard Ewetz (Univ. of Central Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 690 - 695</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9C-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9D</b>&nbsp; <font size=+1><b>System Level Design of Learning Systems</b></font><br>
Time: 11:10 - 11:45, Thursday, January 20, 2022<br>
Location: Room D<br>
Chairs: Chun-Yi Lee (National Tsing Hua Univ., Taiwan), Vasily Moshnyaga (Fukuoka Univ., Japan)
<p></p>
<a name="9D-1"></a>
9D-1
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">On the Viability of Decision Trees for Learning Models of Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Swantje Plambeck, Lutz Schammer, Gï¿½rschwin Fey (Hamburg Univ. of Tech., Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 696 - 701</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9D-1.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9D-2"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
9D-2
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">This is SPATEM! A Spatial-Temporal Optimization Framework for Efficient Inference on ReRAM-based CNN Accelerator</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yen-Ting Tsou (National Taiwan Univ., Taiwan), Kuan-Hsun Chen (Univ. of Twente, Netherlands), Chia-Lin Yang (National Taiwan Univ., Taiwan), Hsiang-Yun Cheng (Academia Sinica, Taiwan), Jian-Jia Chen (Tech. Univ. Dortmund, Germany), Der-Yu Tsai (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 702 - 707</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9D-2.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9D-3"></a>
9D-3
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HACScale:  Hardware-Aware Compound Scaling for Resource-Efficient DNNs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hao Kong, Di Liu, Xiangzhong Luo, Weichen Liu (Nanyang Technological Univ., Singapore), Ravi Subramaniam (HP, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 708 - 713</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9D-3.pdf">Slides</a></td></tr>
</table>
<p></p>
<a name="9D-4"></a>
9D-4
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Pearl: Towards Optimization of DNN-accelerators Via Closed-Form Analytical Representation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Arko Dutt, Suprojit Nandy, Mohamed M Sabry (NTU Singapore, Singapore)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 714 - 719</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/9D-4.pdf">Slides</a></td></tr>
</table>
<p></p>
<hr>


</body>
</html>
