# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/VerilogLab/cpu_pipeline/cpu_pipeline.cache/wt [current_project]
set_property parent.project_path C:/VerilogLab/cpu_pipeline/cpu_pipeline.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/VerilogLab/cpu_pipeline/cpu_pipeline.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ALU.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ctrl_encode_def.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/instruction_def.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/Ctrl.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/Display.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/EX_MEM.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ID_EX.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/IF_ID.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MEM_WB.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MUX4_32.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/PCreg.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/RAM.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ROM.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/counter.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/datapath.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/divider.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/extend.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward_decode.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regUsed.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regfile.v
  C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/cpu28_pipeline.v
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc
set_property used_in_implementation false [get_files C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]


synth_design -top cpu28_pipeline -part xc7a100tcsg324-1


write_checkpoint -force -noxdef cpu28_pipeline.dcp

catch { report_utilization -file cpu28_pipeline_utilization_synth.rpt -pb cpu28_pipeline_utilization_synth.pb }
