  module correctness:
  output A,B,C ,D, E, F, G;

  signal S02 in 
  signal S01 in 
  signal SL  in 
  present SL 
     then emit S01
     else emit S02
  end present
  end signal
  end signal
  end signal


  end module