// ------------------------------------------------------------------------------
//   (c) Copyright 2020-2021 Xilinx, Inc. All rights reserved.
// 
//   This file contains confidential and proprietary information
//   of Xilinx, Inc. and is protected under U.S. and
//   international copyright and other intellectual property
//   laws.
// 
//   DISCLAIMER
//   This disclaimer is not a license and does not grant any
//   rights to the materials distributed herewith. Except as
//   otherwise provided in a valid license issued to you by
//   Xilinx, and to the maximum extent permitted by applicable
//   law: (1) THESE MATERIALS ARE MADE AVAILABLE \"AS IS\" AND
//   WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
//   AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
//   BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
//   INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
//   (2) Xilinx shall not be liable (whether in contract or tort,
//   including negligence, or under any other theory of
//   liability) for any loss or damage of any kind or nature
//   related to, arising under or in connection with these
//   materials, including for any direct, or any indirect,
//   special, incidental, or consequential loss or damage
//   (including loss of data, profits, goodwill, or any type of
//   loss or damage suffered as a result of any action brought
//   by a third party) even if such damage or loss was
//   reasonably foreseeable or Xilinx had been advised of the
//   possibility of the same.
// 
//   CRITICAL APPLICATIONS
//   Xilinx products are not designed or intended to be fail-
//   safe, or for use in any application requiring fail-safe
//   performance, such as life-support or safety devices or
//   systems, Class III medical devices, nuclear facilities,
//   applications related to the deployment of airbags, or any
//   other applications that could lead to death, personal
//   injury, or severe property or environmental damage
//   (individually and collectively, \"Critical
//   Applications\"). Customer assumes the sole risk and
//   liability of any use of Xilinx products in Critical
//   Applications, subject only to applicable laws and
//   regulations governing limitations on product liability.
// 
//   THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
//   PART OF THIS FILE AT ALL TIMES.
//
// 
//
//       Owner:          
//       Revision:       $Id: $
//                       $Author: $
//                       $DateTime: $
//                       $Change: $
//       Description:
//
// 
////------------------------------------------------------------------------------


// ==================================================
// Register and Bitfield defines
// ==================================================

//// Register type terminologies
//// XLNX_RW: Read/Write
//// XLNX_WO: Write-Only
//// XLNX_RO: Read-Only
//// XLNX_LH: Latching High
//// XLNX_LL: Latching Low
//// XLNX_COR: Clear-on-Read
//
// Config space
//

#define GT_RESET_REG_OFFSET 0x0000

// Disc 
#define GT_RESET_REG_CTL_GT_RESET_ALL_MASK 0x00000001
#define GT_RESET_REG_CTL_GT_RESET_ALL_ACCESS XLNX_RW 
#define GT_RESET_REG_CTL_GT_RESET_ALL_SHIFT 0
#define GT_RESET_REG_CTL_GT_RESET_ALL_DEFAULT 0x0

// Disc 
#define GT_RESET_REG_CTL_GT_RX_RESET_MASK 0x00000002
#define GT_RESET_REG_CTL_GT_RX_RESET_ACCESS XLNX_RW 
#define GT_RESET_REG_CTL_GT_RX_RESET_SHIFT 1
#define GT_RESET_REG_CTL_GT_RX_RESET_DEFAULT 0x0

// Disc 
#define GT_RESET_REG_CTL_GT_TX_RESET_MASK 0x00000004
#define GT_RESET_REG_CTL_GT_TX_RESET_ACCESS XLNX_RW 
#define GT_RESET_REG_CTL_GT_TX_RESET_SHIFT 2
#define GT_RESET_REG_CTL_GT_TX_RESET_DEFAULT 0x0

#define RESET_REG_OFFSET 0x0004

// Disc 
#define RESET_REG_RX_SERDES_RESET_MASK 0x00000003
#define RESET_REG_RX_SERDES_RESET_ACCESS XLNX_RW 
#define RESET_REG_RX_SERDES_RESET_SHIFT 0
#define RESET_REG_RX_SERDES_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_CTL_AN_RESET_MASK 0x10000000
#define RESET_REG_CTL_AN_RESET_ACCESS XLNX_RW 
#define RESET_REG_CTL_AN_RESET_SHIFT 28
#define RESET_REG_CTL_AN_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_TX_SERDES_RESET_MASK 0x20000000
#define RESET_REG_TX_SERDES_RESET_ACCESS XLNX_RW 
#define RESET_REG_TX_SERDES_RESET_SHIFT 29
#define RESET_REG_TX_SERDES_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_RX_RESET_MASK 0x40000000
#define RESET_REG_RX_RESET_ACCESS XLNX_RW 
#define RESET_REG_RX_RESET_SHIFT 30
#define RESET_REG_RX_RESET_DEFAULT 0x0

// Disc 
#define RESET_REG_TX_RESET_MASK 0x80000000
#define RESET_REG_TX_RESET_ACCESS XLNX_RW 
#define RESET_REG_TX_RESET_SHIFT 31
#define RESET_REG_TX_RESET_DEFAULT 0x0

#define MODE_REG_OFFSET 0x0008

// Disc 
#define RESET_REG_EN_WR_SLVERR_INDICATION_MASK 0x00000001
#define RESET_REG_EN_WR_SLVERR_INDICATION_ACCESS XLNX_RW 
#define RESET_REG_EN_WR_SLVERR_INDICATION_SHIFT 0
#define RESET_REG_EN_WR_SLVERR_INDICATION_DEFAULT 0x0

// Disc 
#define RESET_REG_EN_RD_SLVERR_INDICATION_MASK 0x00000002
#define RESET_REG_EN_RD_SLVERR_INDICATION_ACCESS XLNX_RW 
#define RESET_REG_EN_RD_SLVERR_INDICATION_SHIFT 1
#define RESET_REG_EN_RD_SLVERR_INDICATION_DEFAULT 0x0

// Disc 
#define MODE_REG_TICK_REG_MODE_SEL_MASK 0x40000000
#define MODE_REG_TICK_REG_MODE_SEL_ACCESS XLNX_RW 
#define MODE_REG_TICK_REG_MODE_SEL_SHIFT 30
#define MODE_REG_TICK_REG_MODE_SEL_DEFAULT 0x1

// Disc 
#define MODE_REG_CTL_LOCAL_LOOPBACK_MASK 0x80000000
#define MODE_REG_CTL_LOCAL_LOOPBACK_ACCESS XLNX_RW 
#define MODE_REG_CTL_LOCAL_LOOPBACK_SHIFT 31
#define MODE_REG_CTL_LOCAL_LOOPBACK_DEFAULT 0x0

#define CONFIGURATION_TX_REG1_OFFSET 0x000C

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_MASK 0x00000001
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_SHIFT 0
#define CONFIGURATION_TX_REG1_CTL_TX_ENABLE_DEFAULT 0x1

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_FCS_INS_ENABLE_MASK 0x00000002
#define CONFIGURATION_TX_REG1_CTL_TX_FCS_INS_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_FCS_INS_ENABLE_SHIFT 1
#define CONFIGURATION_TX_REG1_CTL_TX_FCS_INS_ENABLE_DEFAULT 0x1

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_IGNORE_FCS_MASK 0x00000004
#define CONFIGURATION_TX_REG1_CTL_TX_IGNORE_FCS_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_IGNORE_FCS_SHIFT 2
#define CONFIGURATION_TX_REG1_CTL_TX_IGNORE_FCS_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_MASK 0x00000008
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_SHIFT 3
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_LFI_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_MASK 0x00000010
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_SHIFT 4
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_RFI_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_MASK 0x00000020
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_SHIFT 5
#define CONFIGURATION_TX_REG1_CTL_TX_SEND_IDLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_IPG_VALUE_MASK 0x00003c00
#define CONFIGURATION_TX_REG1_CTL_TX_IPG_VALUE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_IPG_VALUE_SHIFT 10
#define CONFIGURATION_TX_REG1_CTL_TX_IPG_VALUE_DEFAULT 0xC

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_MASK 0x00004000
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_SHIFT 14
#define CONFIGURATION_TX_REG1_CTL_TX_TEST_PATTERN_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_REG1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_MASK 0x00040000
#define CONFIGURATION_TX_REG1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_REG1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_SHIFT 18
#define CONFIGURATION_TX_REG1_CTL_TX_CUSTOM_PREAMBLE_ENABLE_DEFAULT 0x0

#define CONFIGURATION_RX_REG1_OFFSET 0x0014

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_MASK 0x00000001
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_SHIFT 0
#define CONFIGURATION_RX_REG1_CTL_RX_ENABLE_DEFAULT 0x1

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_DELETE_FCS_MASK 0x00000002
#define CONFIGURATION_RX_REG1_CTL_RX_DELETE_FCS_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_DELETE_FCS_SHIFT 1
#define CONFIGURATION_RX_REG1_CTL_RX_DELETE_FCS_DEFAULT 0x1

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_IGNORE_FCS_MASK 0x00000004
#define CONFIGURATION_RX_REG1_CTL_RX_IGNORE_FCS_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_IGNORE_FCS_SHIFT 2
#define CONFIGURATION_RX_REG1_CTL_RX_IGNORE_FCS_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_PROCESS_LFI_MASK 0x00000008
#define CONFIGURATION_RX_REG1_CTL_RX_PROCESS_LFI_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_PROCESS_LFI_SHIFT 3
#define CONFIGURATION_RX_REG1_CTL_RX_PROCESS_LFI_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_SFD_MASK 0x00000010
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_SFD_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_SFD_SHIFT 4
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_SFD_DEFAULT 0x1

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_PREAMBLE_MASK 0x00000020
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_PREAMBLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_PREAMBLE_SHIFT 5
#define CONFIGURATION_RX_REG1_CTL_RX_CHECK_PREAMBLE_DEFAULT 0x1

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_MASK 0x00000040
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_SHIFT 6
#define CONFIGURATION_RX_REG1_CTL_RX_FORCE_RESYNC_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_MASK 0x00000080
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_SHIFT 7
#define CONFIGURATION_RX_REG1_CTL_RX_TEST_PATTERN_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_REG1_CTL_RX_CUSTOM_PREAMBLE_ENABLE_MASK 0x00000800
#define CONFIGURATION_RX_REG1_CTL_RX_CUSTOM_PREAMBLE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_REG1_CTL_RX_CUSTOM_PREAMBLE_ENABLE_SHIFT 11
#define CONFIGURATION_RX_REG1_CTL_RX_CUSTOM_PREAMBLE_ENABLE_DEFAULT 0x0

#define CONFIGURATION_RX_MTU_OFFSET 0x0018

// Disc 
#define CONFIGURATION_RX_MTU_CTL_RX_MIN_PACKET_LEN_MASK 0x000000ff
#define CONFIGURATION_RX_MTU_CTL_RX_MIN_PACKET_LEN_ACCESS XLNX_RW 
#define CONFIGURATION_RX_MTU_CTL_RX_MIN_PACKET_LEN_SHIFT 0
#define CONFIGURATION_RX_MTU_CTL_RX_MIN_PACKET_LEN_DEFAULT 0x40

// Disc 
#define CONFIGURATION_RX_MTU_CTL_RX_MAX_PACKET_LEN_MASK 0x7fff0000
#define CONFIGURATION_RX_MTU_CTL_RX_MAX_PACKET_LEN_ACCESS XLNX_RW 
#define CONFIGURATION_RX_MTU_CTL_RX_MAX_PACKET_LEN_SHIFT 16
#define CONFIGURATION_RX_MTU_CTL_RX_MAX_PACKET_LEN_DEFAULT 0x2580

#define CONFIGURATION_VL_LENGTH_REG_OFFSET 0x001C

// Disc 
#define CONFIGURATION_VL_LENGTH_REG_CTL_TX_VL_LENGTH_MINUS1_MASK 0x0000ffff
#define CONFIGURATION_VL_LENGTH_REG_CTL_TX_VL_LENGTH_MINUS1_ACCESS XLNX_RW 
#define CONFIGURATION_VL_LENGTH_REG_CTL_TX_VL_LENGTH_MINUS1_SHIFT 0
#define CONFIGURATION_VL_LENGTH_REG_CTL_TX_VL_LENGTH_MINUS1_DEFAULT 0x3FFF

// Disc 
#define CONFIGURATION_VL_LENGTH_REG_CTL_RX_VL_LENGTH_MINUS1_MASK 0xffff0000
#define CONFIGURATION_VL_LENGTH_REG_CTL_RX_VL_LENGTH_MINUS1_ACCESS XLNX_RW 
#define CONFIGURATION_VL_LENGTH_REG_CTL_RX_VL_LENGTH_MINUS1_SHIFT 16
#define CONFIGURATION_VL_LENGTH_REG_CTL_RX_VL_LENGTH_MINUS1_DEFAULT 0x3FFF

#define TICK_REG_OFFSET 0x0020

// Disc 
#define TICK_REG_TICK_REG_MASK 0x00000001
#define TICK_REG_TICK_REG_ACCESS XLNX_WO 
#define TICK_REG_TICK_REG_SHIFT 0
#define TICK_REG_TICK_REG_DEFAULT 0x0

#define CONFIGURATION_REVISION_REG_OFFSET 0x0024

// Disc 
#define CONFIGURATION_REVISION_REG_MAJOR_REV_MASK 0x000000ff
#define CONFIGURATION_REVISION_REG_MAJOR_REV_ACCESS XLNX_RO 
#define CONFIGURATION_REVISION_REG_MAJOR_REV_SHIFT 0
#define CONFIGURATION_REVISION_REG_MAJOR_REV_DEFAULT 0x3

// Disc 
#define CONFIGURATION_REVISION_REG_MINOR_REV_MASK 0x0000ff00
#define CONFIGURATION_REVISION_REG_MINOR_REV_ACCESS XLNX_RO 
#define CONFIGURATION_REVISION_REG_MINOR_REV_SHIFT 8
#define CONFIGURATION_REVISION_REG_MINOR_REV_DEFAULT 0x2

// Disc 
#define CONFIGURATION_REVISION_REG_PATCH_REV_MASK 0xff000000
#define CONFIGURATION_REVISION_REG_PATCH_REV_ACCESS XLNX_RO 
#define CONFIGURATION_REVISION_REG_PATCH_REV_SHIFT 24
#define CONFIGURATION_REVISION_REG_PATCH_REV_DEFAULT 0x0

#define CONFIGURATION_1588_REG_OFFSET 0x0038

// Disc 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_1STEP_ENABLE_MASK 0x00000001
#define CONFIGURATION_1588_REG_CTL_TX_PTP_1STEP_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_1STEP_ENABLE_SHIFT 0
#define CONFIGURATION_1588_REG_CTL_TX_PTP_1STEP_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_VLANE_ADJUST_MODE_MASK 0x00000002
#define CONFIGURATION_1588_REG_CTL_TX_PTP_VLANE_ADJUST_MODE_ACCESS XLNX_RW 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_VLANE_ADJUST_MODE_SHIFT 1
#define CONFIGURATION_1588_REG_CTL_TX_PTP_VLANE_ADJUST_MODE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_1588_REG_CTL_PTP_TRANSPCLK_MODE_MASK 0x00000004
#define CONFIGURATION_1588_REG_CTL_PTP_TRANSPCLK_MODE_ACCESS XLNX_RW 
#define CONFIGURATION_1588_REG_CTL_PTP_TRANSPCLK_MODE_SHIFT 2
#define CONFIGURATION_1588_REG_CTL_PTP_TRANSPCLK_MODE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_LATENCY_ADJUST_MASK 0x07ff0000
#define CONFIGURATION_1588_REG_CTL_TX_PTP_LATENCY_ADJUST_ACCESS XLNX_RW 
#define CONFIGURATION_1588_REG_CTL_TX_PTP_LATENCY_ADJUST_SHIFT 16
#define CONFIGURATION_1588_REG_CTL_TX_PTP_LATENCY_ADJUST_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REG1_OFFSET 0x0040

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_MASK 0x000001ff
#define CONFIGURATION_TX_FLOW_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REG1_CTL_TX_PAUSE_ENABLE_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_OFFSET 0x0044

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1_CTL_TX_PAUSE_REFRESH_TIMER1_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_OFFSET 0x0048

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2_CTL_TX_PAUSE_REFRESH_TIMER3_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_OFFSET 0x004C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3_CTL_TX_PAUSE_REFRESH_TIMER5_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_OFFSET 0x0050

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER6_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4_CTL_TX_PAUSE_REFRESH_TIMER7_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_OFFSET 0x0054

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5_CTL_TX_PAUSE_REFRESH_TIMER8_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_OFFSET 0x0058

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1_CTL_TX_PAUSE_QUANTA1_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_OFFSET 0x005C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2_CTL_TX_PAUSE_QUANTA3_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_OFFSET 0x0060

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3_CTL_TX_PAUSE_QUANTA5_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_OFFSET 0x0064

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA6_DEFAULT 0x0

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4_CTL_TX_PAUSE_QUANTA7_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_OFFSET 0x0068

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5_CTL_TX_PAUSE_QUANTA8_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_OFFSET 0x006C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_PPP_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_PPP_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_PPP_DEFAULT 0x8808

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_OPCODE_PPP_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_OPCODE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_OPCODE_PPP_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_TX_OPCODE_PPP_DEFAULT 0x101

#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_OFFSET 0x0070

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_GPP_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_GPP_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_ETHERTYPE_GPP_DEFAULT 0x8808

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_OPCODE_GPP_MASK 0xffff0000
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_OPCODE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_OPCODE_GPP_SHIFT 16
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_TX_OPCODE_GPP_DEFAULT 0x1

#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB_OFFSET 0x0074

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB_CTL_TX_DA_GPP_REG0_MASK 0xffffffff
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB_CTL_TX_DA_GPP_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB_CTL_TX_DA_GPP_REG0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB_CTL_TX_DA_GPP_REG0_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB_OFFSET 0x0078

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB_CTL_TX_DA_GPP_REG1_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB_CTL_TX_DA_GPP_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB_CTL_TX_DA_GPP_REG1_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB_CTL_TX_DA_GPP_REG1_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB_OFFSET 0x007C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB_CTL_TX_SA_GPP_REG0_MASK 0xffffffff
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB_CTL_TX_SA_GPP_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB_CTL_TX_SA_GPP_REG0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB_CTL_TX_SA_GPP_REG0_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB_OFFSET 0x0080

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB_CTL_TX_SA_GPP_REG1_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB_CTL_TX_SA_GPP_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB_CTL_TX_SA_GPP_REG1_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB_CTL_TX_SA_GPP_REG1_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB_OFFSET 0x0084

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB_CTL_TX_DA_PPP_REG0_MASK 0xffffffff
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB_CTL_TX_DA_PPP_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB_CTL_TX_DA_PPP_REG0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB_CTL_TX_DA_PPP_REG0_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB_OFFSET 0x0088

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB_CTL_TX_DA_PPP_REG1_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB_CTL_TX_DA_PPP_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB_CTL_TX_DA_PPP_REG1_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB_CTL_TX_DA_PPP_REG1_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB_OFFSET 0x008C

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB_CTL_TX_SA_PPP_REG0_MASK 0xffffffff
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB_CTL_TX_SA_PPP_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB_CTL_TX_SA_PPP_REG0_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB_CTL_TX_SA_PPP_REG0_DEFAULT 0x0

#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB_OFFSET 0x0090

// Disc 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB_CTL_TX_SA_PPP_REG1_MASK 0x0000ffff
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB_CTL_TX_SA_PPP_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB_CTL_TX_SA_PPP_REG1_SHIFT 0
#define CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB_CTL_TX_SA_PPP_REG1_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_REG1_OFFSET 0x0094

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_MASK 0x000001ff
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_PAUSE_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_FORWARD_CONTROL_MASK 0x00000200
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_FORWARD_CONTROL_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_FORWARD_CONTROL_SHIFT 9
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_FORWARD_CONTROL_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GCP_MASK 0x00000400
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GCP_SHIFT 10
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PCP_MASK 0x00000800
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PCP_SHIFT 11
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GPP_MASK 0x00001000
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GPP_SHIFT 12
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PPP_MASK 0x00002000
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PPP_SHIFT 13
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_ENABLE_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_CHECK_ACK_MASK 0x00004000
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_CHECK_ACK_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_CHECK_ACK_SHIFT 14
#define CONFIGURATION_RX_FLOW_CONTROL_REG1_CTL_RX_CHECK_ACK_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_REG2_OFFSET 0x0098

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_MASK 0x00000001
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_MASK 0x00000002
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_SHIFT 1
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_MASK 0x00000004
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_SHIFT 2
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_MASK 0x00000008
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_SHIFT 3
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_MASK 0x00000010
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_SHIFT 4
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_MASK 0x00000020
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_SHIFT 5
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_MASK 0x00000040
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_SHIFT 6
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_MASK 0x00000080
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_SHIFT 7
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_MASK 0x00000100
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_SHIFT 8
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_MASK 0x00000200
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_SHIFT 9
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PCP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_MASK 0x00000400
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_SHIFT 10
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_MASK 0x00000800
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_SHIFT 11
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_MASK 0x00001000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_SHIFT 12
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_MASK 0x00002000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_SHIFT 13
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_MASK 0x00004000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_SHIFT 14
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_GPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_MASK 0x00008000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_SHIFT 15
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_MCAST_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_MASK 0x00010000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_UCAST_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_MASK 0x00020000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_SHIFT 17
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_SA_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_MASK 0x00040000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_SHIFT 18
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_ETYPE_PPP_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_MASK 0x00080000
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_SHIFT 19
#define CONFIGURATION_RX_FLOW_CONTROL_REG2_CTL_RX_CHECK_OPCODE_PPP_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_OFFSET 0x009C

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_ETYPE_PPP_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_ETYPE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_ETYPE_PPP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_ETYPE_PPP_DEFAULT 0x8808

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_OPCODE_PPP_MASK 0xffff0000
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_OPCODE_PPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_OPCODE_PPP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG_CTL_RX_OPCODE_PPP_DEFAULT 0x101

#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_OFFSET 0x00A0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_ETYPE_GPP_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_ETYPE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_ETYPE_GPP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_ETYPE_GPP_DEFAULT 0x8808

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_OPCODE_GPP_MASK 0xffff0000
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_OPCODE_GPP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_OPCODE_GPP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG_CTL_RX_OPCODE_GPP_DEFAULT 0x1

#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_OFFSET 0x00A4

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_GCP_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_GCP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_GCP_DEFAULT 0x8808

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_PCP_MASK 0xffff0000
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_PCP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG_CTL_RX_ETYPE_PCP_DEFAULT 0x8808

#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_OFFSET 0x00A8

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MIN_PCP_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MIN_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MIN_PCP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MIN_PCP_DEFAULT 0x101

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MAX_PCP_MASK 0xffff0000
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MAX_PCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MAX_PCP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG_CTL_RX_OPCODE_MAX_PCP_DEFAULT 0x101

#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_OFFSET 0x00AC

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MIN_GCP_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MIN_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MIN_GCP_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MIN_GCP_DEFAULT 0x1

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MAX_GCP_MASK 0xffff0000
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MAX_GCP_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MAX_GCP_SHIFT 16
#define CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG_CTL_RX_OPCODE_MAX_GCP_DEFAULT 0x6

#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB_OFFSET 0x00B0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB_CTL_RX_PAUSE_DA_UCAST_REG0_MASK 0xffffffff
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB_CTL_RX_PAUSE_DA_UCAST_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB_CTL_RX_PAUSE_DA_UCAST_REG0_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB_CTL_RX_PAUSE_DA_UCAST_REG0_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB_OFFSET 0x00B4

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB_CTL_RX_PAUSE_DA_UCAST_REG1_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB_CTL_RX_PAUSE_DA_UCAST_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB_CTL_RX_PAUSE_DA_UCAST_REG1_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB_CTL_RX_PAUSE_DA_UCAST_REG1_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB_OFFSET 0x00B8

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB_CTL_RX_PAUSE_DA_MCAST_REG0_MASK 0xffffffff
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB_CTL_RX_PAUSE_DA_MCAST_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB_CTL_RX_PAUSE_DA_MCAST_REG0_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB_CTL_RX_PAUSE_DA_MCAST_REG0_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB_OFFSET 0x00BC

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB_CTL_RX_PAUSE_DA_MCAST_REG1_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB_CTL_RX_PAUSE_DA_MCAST_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB_CTL_RX_PAUSE_DA_MCAST_REG1_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB_CTL_RX_PAUSE_DA_MCAST_REG1_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB_OFFSET 0x00C0

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB_CTL_RX_PAUSE_SA_REG0_MASK 0xffffffff
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB_CTL_RX_PAUSE_SA_REG0_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB_CTL_RX_PAUSE_SA_REG0_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB_CTL_RX_PAUSE_SA_REG0_DEFAULT 0x0

#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB_OFFSET 0x00C4

// Disc 
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB_CTL_RX_PAUSE_SA_REG1_MASK 0x0000ffff
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB_CTL_RX_PAUSE_SA_REG1_ACCESS XLNX_RW 
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB_CTL_RX_PAUSE_SA_REG1_SHIFT 0
#define CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB_CTL_RX_PAUSE_SA_REG1_DEFAULT 0x0

#define CONFIGURATION_RSFEC_REG_OFFSET 0x00D0

// Disc 
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_ENABLE_MASK 0x00000001
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_ENABLE_SHIFT 0
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_INDICATION_MASK 0x00000004
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_INDICATION_ACCESS XLNX_RW 
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_INDICATION_SHIFT 2
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_INDICATION_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_CORRECTION_MASK 0x00000008
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_CORRECTION_ACCESS XLNX_RW 
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_CORRECTION_SHIFT 3
#define CONFIGURATION_RSFEC_REG_CTL_RX_RSFEC_ENABLE_CORRECTION_DEFAULT 0x0

// Disc 
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_IEEE_ERROR_INDICATION_MODE_MASK 0x00000020
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_IEEE_ERROR_INDICATION_MODE_ACCESS XLNX_RW 
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_IEEE_ERROR_INDICATION_MODE_SHIFT 5
#define CONFIGURATION_RSFEC_REG_CTL_RSFEC_IEEE_ERROR_INDICATION_MODE_DEFAULT 0x0

#define CONFIGURATION_FEC_REG_OFFSET 0x00D4

// Disc 
#define CONFIGURATION_FEC_REG_CTL_FEC_RX_ENABLE_MASK 0x00000001
#define CONFIGURATION_FEC_REG_CTL_FEC_RX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_FEC_REG_CTL_FEC_RX_ENABLE_SHIFT 0
#define CONFIGURATION_FEC_REG_CTL_FEC_RX_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_FEC_REG_CTL_FEC_TX_ENABLE_MASK 0x00000002
#define CONFIGURATION_FEC_REG_CTL_FEC_TX_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_FEC_REG_CTL_FEC_TX_ENABLE_SHIFT 1
#define CONFIGURATION_FEC_REG_CTL_FEC_TX_ENABLE_DEFAULT 0x0

#define CONFIGURATION_AN_CONTROL_REG1_OFFSET 0x00E0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_MASK 0x00000001
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_SHIFT 0
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_MASK 0x00000002
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_SHIFT 1
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AUTONEG_BYPASS_DEFAULT 0x1

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_MASK 0x000003fc
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_SHIFT 2
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_NONCE_SEED_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_MASK 0x00000400
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_SHIFT 10
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_PSEUDO_SEL_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_MASK 0x00000800
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_SHIFT 11
#define CONFIGURATION_AN_CONTROL_REG1_CTL_RESTART_NEGOTIATION_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_MASK 0x00001000
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_SHIFT 12
#define CONFIGURATION_AN_CONTROL_REG1_CTL_AN_LOCAL_FAULT_DEFAULT 0x0

#define CONFIGURATION_AN_CONTROL_REG2_OFFSET 0x00E4

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_MASK 0x00000001
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_SHIFT 0
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_PAUSE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_MASK 0x00000002
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_SHIFT 1
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_ASMDIR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_10G_REQUEST_MASK 0x00010000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_10G_REQUEST_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_10G_REQUEST_SHIFT 16
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_10G_REQUEST_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_ABILITY_OVERRIDE_MASK 0x00020000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_ABILITY_OVERRIDE_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_ABILITY_OVERRIDE_SHIFT 17
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_ABILITY_OVERRIDE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_MASK 0x00040000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_SHIFT 18
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_REQUEST_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_MASK 0x00080000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_SHIFT 19
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_CL91_FEC_ABILITY_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_MASK 0x00100000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_SHIFT 20
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_RS_REQUEST_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_BASER_REQUEST_MASK 0x00200000
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_BASER_REQUEST_ACCESS XLNX_RW 
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_BASER_REQUEST_SHIFT 21
#define CONFIGURATION_AN_CONTROL_REG2_CTL_AN_FEC_25G_BASER_REQUEST_DEFAULT 0x0

#define CONFIGURATION_AN_ABILITY_OFFSET 0x00F8

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_MASK 0x00000001
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_SHIFT 0
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_1000BASE_KX_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_MASK 0x00000002
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_SHIFT 1
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KX4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_MASK 0x00000004
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_SHIFT 2
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_10GBASE_KR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_MASK 0x00000008
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_SHIFT 3
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_KR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_MASK 0x00000010
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_SHIFT 4
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_40GBASE_CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_MASK 0x00000020
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_SHIFT 5
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR10_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_MASK 0x00000040
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_SHIFT 6
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KP4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_MASK 0x00000080
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_SHIFT 7
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_MASK 0x00000100
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_SHIFT 8
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_MASK 0x00000200
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_SHIFT 9
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_S_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_MASK 0x00000400
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_SHIFT 10
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KRCR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_MASK 0x00000800
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_SHIFT 11
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_2_5GBASE_KX_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_MASK 0x00001000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_SHIFT 12
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_5GBASE_KR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_MASK 0x00002000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_SHIFT 13
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KRCR_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_MASK 0x00004000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_SHIFT 14
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_100GBASE_KR2CR2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_MASK 0x00008000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_SHIFT 15
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_200GBASE_KR4CR4_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_MASK 0x00010000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_SHIFT 16
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_KR1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_MASK 0x00020000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_SHIFT 17
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_25GBASE_CR1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_MASK 0x00040000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_SHIFT 18
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_KR2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_MASK 0x00080000
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_ACCESS XLNX_RW 
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_SHIFT 19
#define CONFIGURATION_AN_ABILITY_CTL_AN_ABILITY_50GBASE_CR2_DEFAULT 0x0

#define CONFIGURATION_LT_CONTROL_REG1_OFFSET 0x0100

// Disc 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_MASK 0x00000001
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_ACCESS XLNX_RW 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_SHIFT 0
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_TRAINING_ENABLE_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_MASK 0x00000002
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_ACCESS XLNX_RW 
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_SHIFT 1
#define CONFIGURATION_LT_CONTROL_REG1_CTL_LT_RESTART_TRAINING_DEFAULT 0x0

#define CONFIGURATION_LT_TRAINED_REG_OFFSET 0x0104

// Disc 
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_MASK 0x0000000f
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_ACCESS XLNX_RW 
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_SHIFT 0
#define CONFIGURATION_LT_TRAINED_REG_CTL_LT_RX_TRAINED_DEFAULT 0x0

#define CONFIGURATION_LT_PRESET_REG_OFFSET 0x0108

// Disc 
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_MASK 0x0000000f
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_ACCESS XLNX_RW 
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_SHIFT 0
#define CONFIGURATION_LT_PRESET_REG_CTL_LT_PRESET_TO_TX_DEFAULT 0x0

#define CONFIGURATION_LT_INIT_REG_OFFSET 0x010C

// Disc 
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_MASK 0x0000000f
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_ACCESS XLNX_RW 
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_SHIFT 0
#define CONFIGURATION_LT_INIT_REG_CTL_LT_INITIALIZE_TO_TX_DEFAULT 0x0

#define CONFIGURATION_LT_SEED_REG0_OFFSET 0x0110

// Disc 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_MASK 0x000007ff
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_SHIFT 0
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_MASK 0x07ff0000
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_SHIFT 16
#define CONFIGURATION_LT_SEED_REG0_CTL_LT_PSEUDO_SEED1_DEFAULT 0x0

#define CONFIGURATION_LT_SEED_REG1_OFFSET 0x0114

// Disc 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_MASK 0x000007ff
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_SHIFT 0
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_MASK 0x07ff0000
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_SHIFT 16
#define CONFIGURATION_LT_SEED_REG1_CTL_LT_PSEUDO_SEED3_DEFAULT 0x0

#define CONFIGURATION_LT_COEFFICIENT_REG0_OFFSET 0x0130

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_MASK 0x00000003
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_SHIFT 0
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_MASK 0x0000000c
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_SHIFT 2
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_MASK 0x00000030
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_SHIFT 4
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_MASK 0x000000c0
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_SHIFT 6
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_MASK 0x00000300
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_SHIFT 8
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_MASK 0x00000c00
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_SHIFT 10
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX0_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_MASK 0x00030000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_SHIFT 16
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_P1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_MASK 0x000c0000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_SHIFT 18
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K0_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_MASK 0x00300000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_SHIFT 20
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_K_M1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_MASK 0x00c00000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_SHIFT 22
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_P1_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_MASK 0x03000000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_SHIFT 24
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT0_TO_TX1_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_MASK 0x0c000000
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_SHIFT 26
#define CONFIGURATION_LT_COEFFICIENT_REG0_CTL_LT_STAT_M1_TO_TX1_DEFAULT 0x0

#define CONFIGURATION_LT_COEFFICIENT_REG1_OFFSET 0x0134

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_MASK 0x00000003
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_SHIFT 0
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_MASK 0x0000000c
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_SHIFT 2
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_MASK 0x00000030
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_SHIFT 4
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_MASK 0x000000c0
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_SHIFT 6
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_MASK 0x00000300
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_SHIFT 8
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_MASK 0x00000c00
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_SHIFT 10
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX2_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_MASK 0x00030000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_SHIFT 16
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_P1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_MASK 0x000c0000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_SHIFT 18
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K0_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_MASK 0x00300000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_SHIFT 20
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_K_M1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_MASK 0x00c00000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_SHIFT 22
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_P1_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_MASK 0x03000000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_SHIFT 24
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT0_TO_TX3_DEFAULT 0x0

// Disc 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_MASK 0x0c000000
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_ACCESS XLNX_RW 
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_SHIFT 26
#define CONFIGURATION_LT_COEFFICIENT_REG1_CTL_LT_STAT_M1_TO_TX3_DEFAULT 0x0

#define USER_REG_0_OFFSET 0x0138

// Disc 
#define USER_REG_0_USER_REG0_MASK 0xffffffff
#define USER_REG_0_USER_REG0_ACCESS XLNX_RW 
#define USER_REG_0_USER_REG0_SHIFT 0
#define USER_REG_0_USER_REG0_DEFAULT 0x0

#define SWITCH_CORE_SPEED_REG_OFFSET 0x013C

// DISC: 
#define SWITCH_CORE_SPEED_REG_AXI_CTL_CORE_MODE_SWITCH_MASK 0x00000001
#define SWITCH_CORE_SPEED_REG_AXI_CTL_CORE_MODE_SWITCH_ACCESS XLNX_RW 
#define SWITCH_CORE_SPEED_REG_AXI_CTL_CORE_MODE_SWITCH_SHIFT 0
#define SWITCH_CORE_SPEED_REG_AXI_CTL_CORE_MODE_SWITCH_DEFAULT 0x0

#define GT_WIZ_CHANNEL_LOOPBACK_REG_OFFSET 0x0154

// Disc 
#define GT_WIZ_CHANNEL_LOOPBACK_REG_GTWIZ_LOOPBACK_MASK 0x00000007
#define GT_WIZ_CHANNEL_LOOPBACK_REG_GTWIZ_LOOPBACK_ACCESS XLNX_RW 
#define GT_WIZ_CHANNEL_LOOPBACK_REG_GTWIZ_LOOPBACK_SHIFT 0
#define GT_WIZ_CHANNEL_LOOPBACK_REG_GTWIZ_LOOPBACK_DEFAULT 0x0

//
// Status space
//



#define STAT_TX_STATUS_REG1_OFFSET 0x0400

// DISC: 
#define STAT_TX_STATUS_REG1_STAT_TX_LOCAL_FAULT_MASK 0x00000001
#define STAT_TX_STATUS_REG1_STAT_TX_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_TX_STATUS_REG1_STAT_TX_LOCAL_FAULT_SHIFT 0

#define STAT_RX_STATUS_REG1_OFFSET 0x0404

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_STATUS_MASK 0x00000001
#define STAT_RX_STATUS_REG1_STAT_RX_STATUS_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_STATUS_SHIFT 0

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_MASK 0x00000002
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_SHIFT 1

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_MISALIGNED_MASK 0x00000004
#define STAT_RX_STATUS_REG1_STAT_RX_MISALIGNED_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_MISALIGNED_SHIFT 2

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_ERR_MASK 0x00000008
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_ALIGNED_ERR_SHIFT 3

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_HI_BER_MASK 0x00000010
#define STAT_RX_STATUS_REG1_STAT_RX_HI_BER_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_HI_BER_SHIFT 4

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_REMOTE_FAULT_MASK 0x00000020
#define STAT_RX_STATUS_REG1_STAT_RX_REMOTE_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_REMOTE_FAULT_SHIFT 5

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_LOCAL_FAULT_MASK 0x00000040
#define STAT_RX_STATUS_REG1_STAT_RX_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_LOCAL_FAULT_SHIFT 6

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_INTERNAL_LOCAL_FAULT_MASK 0x00000080
#define STAT_RX_STATUS_REG1_STAT_RX_INTERNAL_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_INTERNAL_LOCAL_FAULT_SHIFT 7

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_RECEIVED_LOCAL_FAULT_MASK 0x00000100
#define STAT_RX_STATUS_REG1_STAT_RX_RECEIVED_LOCAL_FAULT_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_RECEIVED_LOCAL_FAULT_SHIFT 8

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_PREAMBLE_MASK 0x00000200
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_PREAMBLE_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_PREAMBLE_SHIFT 9

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_SFD_MASK 0x00000400
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_SFD_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_BAD_SFD_SHIFT 10

// DISC: 
#define STAT_RX_STATUS_REG1_STAT_RX_GOT_SIGNAL_OS_MASK 0x00000800
#define STAT_RX_STATUS_REG1_STAT_RX_GOT_SIGNAL_OS_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_STATUS_REG1_STAT_RX_GOT_SIGNAL_OS_SHIFT 11

#define STAT_STATUS_REG1_OFFSET 0x0408

// DISC: 
#define STAT_STATUS_REG1_STAT_TX_FIFO_ERROR_MASK 0x00000001
#define STAT_STATUS_REG1_STAT_TX_FIFO_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_TX_FIFO_ERROR_SHIFT 0

// DISC: 
#define STAT_STATUS_REG1_STAT_TX_UNDERFLOW_ERR_MASK 0x00000002
#define STAT_STATUS_REG1_STAT_TX_UNDERFLOW_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_TX_UNDERFLOW_ERR_SHIFT 1

// DISC: 
#define STAT_STATUS_REG1_STAT_TX_OVERFLOW_ERR_MASK 0x00000004
#define STAT_STATUS_REG1_STAT_TX_OVERFLOW_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_TX_OVERFLOW_ERR_SHIFT 2

// DISC: 
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_MASK 0x00000010
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_READ_ERROR_SHIFT 4

// DISC: 
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_MASK 0x00000020
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_TX_PTP_FIFO_WRITE_ERROR_SHIFT 5

// DISC: 
#define STAT_STATUS_REG1_STAT_RX_FIFO_ERROR_MASK 0x00010000
#define STAT_STATUS_REG1_STAT_RX_FIFO_ERROR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_STATUS_REG1_STAT_RX_FIFO_ERROR_SHIFT 16

#define STAT_RX_BLOCK_LOCK_REG_OFFSET 0x040C

// DISC: 
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_MASK 0x0000000f
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_BLOCK_LOCK_REG_STAT_RX_BLOCK_LOCK_SHIFT 0

#define STAT_RX_LANE_SYNC_REG_OFFSET 0x0410

// DISC: 
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_MASK 0x0000000f
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_LANE_SYNC_REG_STAT_RX_SYNCED_SHIFT 0

#define STAT_RX_LANE_SYNC_ERR_REG_OFFSET 0x0414

// DISC: 
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_MASK 0x0000000f
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_LANE_SYNC_ERR_REG_STAT_RX_SYNCED_ERR_SHIFT 0

#define STAT_RX_AM_ERR_REG_OFFSET 0x0418

// DISC: 
#define STAT_RX_AM_ERR_REG_STAT_RX_MF_ERR_MASK 0x0000000f
#define STAT_RX_AM_ERR_REG_STAT_RX_MF_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_AM_ERR_REG_STAT_RX_MF_ERR_SHIFT 0

#define STAT_RX_AM_LEN_ERR_REG_OFFSET 0x041C

// DISC: 
#define STAT_RX_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_MASK 0x0000000f
#define STAT_RX_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_AM_LEN_ERR_REG_STAT_RX_MF_LEN_ERR_SHIFT 0

#define STAT_RX_AM_REPEAT_ERR_REG_OFFSET 0x0420

// DISC: 
#define STAT_RX_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_MASK 0x0000000f
#define STAT_RX_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_AM_REPEAT_ERR_REG_STAT_RX_MF_REPEAT_ERR_SHIFT 0

#define STAT_RX_LANE_DEMUXED_OFFSET 0x0424

// DISC: 
#define STAT_RX_LANE_DEMUXED_STAT_RX_VL_DEMUXED_MASK 0x0000000f
#define STAT_RX_LANE_DEMUXED_STAT_RX_VL_DEMUXED_ACCESS XLNX_RO 
#define STAT_RX_LANE_DEMUXED_STAT_RX_VL_DEMUXED_SHIFT 0

#define STAT_RX_PCS_LANE_NUM_REG1_OFFSET 0x0428

// DISC: 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_0_MASK 0x00000003
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_0_ACCESS XLNX_RO 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_0_SHIFT 0

// DISC: 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_1_MASK 0x00000060
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_1_ACCESS XLNX_RO 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_1_SHIFT 5

// DISC: 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_2_MASK 0x00000c00
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_2_ACCESS XLNX_RO 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_2_SHIFT 10

// DISC: 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_3_MASK 0x00018000
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_3_ACCESS XLNX_RO 
#define STAT_RX_PCS_LANE_NUM_REG1_STAT_RX_VL_NUMBER_3_SHIFT 15

#define STAT_RX_RSFEC_STATUS_REG_OFFSET 0x043C

// DISC: 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_MASK 0x00000001
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS_SHIFT 0

// DISC: 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_MASK 0x00000002
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_HI_SER_SHIFT 1

// DISC: 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_MASK 0x00000010
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK0_SHIFT 4

// DISC: 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_MASK 0x00000020
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_AM_LOCK1_SHIFT 5

// DISC: 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_MAPPING_MASK 0x00000300
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_MAPPING_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_STATUS_REG_STAT_RX_RSFEC_LANE_MAPPING_SHIFT 8

#define STAT_RX_RSFEC_LANE_FILL_REG1_OFFSET 0x0440

// DISC: 
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_0_MASK 0x00003fff
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_0_SHIFT 0

// DISC: 
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_1_MASK 0x3fff0000
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_LANE_FILL_REG1_STAT_RX_RSFEC_LANE_FILL_1_SHIFT 16

#define STAT_RX_FEC_STATUS_REG_OFFSET 0x0448

// DISC: 
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_RX_LOCK_MASK 0x0000000f
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_RX_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_RX_LOCK_SHIFT 0

// DISC: 
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_LOCK_ERROR_MASK 0x000f0000
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_LOCK_ERROR_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_RX_FEC_STATUS_REG_STAT_FEC_LOCK_ERROR_SHIFT 16

#define STAT_TX_RSFEC_STATUS_REG_OFFSET 0x044C

// DISC: 
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_MASK 0x00000001
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS_SHIFT 0

// DISC: 
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_MASK 0x00000002
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_ACCESS XLNX_COR XLNX_LL XLNX_RO 
#define STAT_TX_RSFEC_STATUS_REG_STAT_TX_RSFEC_BLOCK_LOCK_SHIFT 1

#define STAT_TX_FLOW_CONTROL_REG1_OFFSET 0x0450

// DISC: 
#define STAT_TX_FLOW_CONTROL_REG1_STAT_TX_PAUSE_VALID_MASK 0x000001ff
#define STAT_TX_FLOW_CONTROL_REG1_STAT_TX_PAUSE_VALID_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_TX_FLOW_CONTROL_REG1_STAT_TX_PAUSE_VALID_SHIFT 0

#define STAT_RX_FLOW_CONTROL_REG1_OFFSET 0x0454

// DISC: 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_MASK 0x000001ff
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_SHIFT 0

// DISC: 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_MASK 0x0003fe00
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_SHIFT 9

#define STAT_AN_STATUS_OFFSET 0x0458

// DISC: 
#define STAT_AN_STATUS_STAT_AN_FEC_ENABLE_MASK 0x00000001
#define STAT_AN_STATUS_STAT_AN_FEC_ENABLE_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_FEC_ENABLE_SHIFT 0

// DISC: 
#define STAT_AN_STATUS_STAT_AN_RS_FEC_ENABLE_MASK 0x00000002
#define STAT_AN_STATUS_STAT_AN_RS_FEC_ENABLE_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_RS_FEC_ENABLE_SHIFT 1

// DISC: 
#define STAT_AN_STATUS_STAT_AN_AUTONEG_COMPLETE_MASK 0x00000004
#define STAT_AN_STATUS_STAT_AN_AUTONEG_COMPLETE_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_AUTONEG_COMPLETE_SHIFT 2

// DISC: 
#define STAT_AN_STATUS_STAT_AN_PARALLEL_DETECTION_FAULT_MASK 0x00000008
#define STAT_AN_STATUS_STAT_AN_PARALLEL_DETECTION_FAULT_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_PARALLEL_DETECTION_FAULT_SHIFT 3

// DISC: 
#define STAT_AN_STATUS_STAT_AN_TX_PAUSE_ENABLE_MASK 0x00000010
#define STAT_AN_STATUS_STAT_AN_TX_PAUSE_ENABLE_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_TX_PAUSE_ENABLE_SHIFT 4

// DISC: 
#define STAT_AN_STATUS_STAT_AN_RX_PAUSE_ENABLE_MASK 0x00000020
#define STAT_AN_STATUS_STAT_AN_RX_PAUSE_ENABLE_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_RX_PAUSE_ENABLE_SHIFT 5

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_VALID_MASK 0x00000040
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_VALID_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_VALID_SHIFT 6

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_AUTONEG_ABLE_MASK 0x00000080
#define STAT_AN_STATUS_STAT_AN_LP_AUTONEG_ABLE_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_AUTONEG_ABLE_SHIFT 7

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_PAUSE_MASK 0x00000100
#define STAT_AN_STATUS_STAT_AN_LP_PAUSE_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_PAUSE_SHIFT 8

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_ASM_DIR_MASK 0x00000200
#define STAT_AN_STATUS_STAT_AN_LP_ASM_DIR_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_ASM_DIR_SHIFT 9

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_RF_MASK 0x00000400
#define STAT_AN_STATUS_STAT_AN_LP_RF_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_RF_SHIFT 10

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_ABILITY_MASK 0x00000800
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_ABILITY_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_ABILITY_SHIFT 11

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_REQUEST_MASK 0x00001000
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_REQUEST_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_10G_REQUEST_SHIFT 12

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_EXTENDED_ABILITY_VALID_MASK 0x00002000
#define STAT_AN_STATUS_STAT_AN_LP_EXTENDED_ABILITY_VALID_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_EXTENDED_ABILITY_VALID_SHIFT 13

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_EXTENDED_FEC_MASK 0x0003c000
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_EXTENDED_FEC_ACCESS XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_ABILITY_EXTENDED_FEC_SHIFT 14

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_RS_REQUEST_MASK 0x00040000
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_RS_REQUEST_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_RS_REQUEST_SHIFT 18

// DISC: 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_BASER_REQUEST_MASK 0x00080000
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_BASER_REQUEST_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_STATUS_STAT_AN_LP_FEC_25G_BASER_REQUEST_SHIFT 19

#define STAT_AN_ABILITY_OFFSET 0x045C

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_1000BASE_KX_MASK 0x00000001
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_1000BASE_KX_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_1000BASE_KX_SHIFT 0

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KX4_MASK 0x00000002
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KX4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KX4_SHIFT 1

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KR_MASK 0x00000004
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KR_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_10GBASE_KR_SHIFT 2

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_KR4_MASK 0x00000008
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_KR4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_KR4_SHIFT 3

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_CR4_MASK 0x00000010
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_CR4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_40GBASE_CR4_SHIFT 4

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR10_MASK 0x00000020
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR10_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR10_SHIFT 5

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KP4_MASK 0x00000040
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KP4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KP4_SHIFT 6

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR4_MASK 0x00000080
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR4_SHIFT 7

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR4_MASK 0x00000100
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_CR4_SHIFT 8

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_MASK 0x00000200
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_S_SHIFT 9

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_MASK 0x00000400
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KRCR_SHIFT 10

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_2_5GBASE_KX_MASK 0x00000800
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_2_5GBASE_KX_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_2_5GBASE_KX_SHIFT 11

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_5GBASE_KR_MASK 0x00001000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_5GBASE_KR_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_5GBASE_KR_SHIFT 12

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KRCR_MASK 0x00002000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KRCR_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KRCR_SHIFT 13

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_MASK 0x00004000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_100GBASE_KR2CR2_SHIFT 14

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_MASK 0x00008000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_200GBASE_KR4CR4_SHIFT 15

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KR1_MASK 0x00010000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KR1_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_KR1_SHIFT 16

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_CR1_MASK 0x00020000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_CR1_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_25GBASE_CR1_SHIFT 17

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KR2_MASK 0x00040000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KR2_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_KR2_SHIFT 18

// DISC: 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_CR2_MASK 0x00080000
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_CR2_ACCESS XLNX_COR XLNX_RO 
#define STAT_AN_ABILITY_STAT_AN_LP_ABILITY_50GBASE_CR2_SHIFT 19

#define STAT_AN_LINK_CTL_OFFSET 0x0460

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_1000BASE_KX_MASK 0x00000003
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_1000BASE_KX_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_1000BASE_KX_SHIFT 0

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KX4_MASK 0x0000000c
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KX4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KX4_SHIFT 2

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KR_MASK 0x00000030
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KR_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_10GBASE_KR_SHIFT 4

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_KR4_MASK 0x000000c0
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_KR4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_KR4_SHIFT 6

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_CR4_MASK 0x00000300
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_CR4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_40GBASE_CR4_SHIFT 8

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR10_MASK 0x00000c00
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR10_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR10_SHIFT 10

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KP4_MASK 0x00003000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KP4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KP4_SHIFT 12

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR4_MASK 0x0000c000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR4_SHIFT 14

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR4_MASK 0x00030000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_CR4_SHIFT 16

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_MASK 0x000c0000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_S_SHIFT 18

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_MASK 0x00300000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_25GBASE_KRCR_SHIFT 20

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_2_5GBASE_KX_MASK 0x00c00000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_2_5GBASE_KX_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_2_5GBASE_KX_SHIFT 22

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_5GBASE_KR_MASK 0x03000000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_5GBASE_KR_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_5GBASE_KR_SHIFT 24

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_50GBASE_KRCR_MASK 0x0c000000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_50GBASE_KRCR_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_50GBASE_KRCR_SHIFT 26

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_MASK 0x30000000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_100GBASE_KR2CR2_SHIFT 28

// DISC: 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_MASK 0xc0000000
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL_STAT_AN_LINK_CNTL_200GBASE_KR4CR4_SHIFT 30

#define STAT_AN_LINK_CTL2_OFFSET 0x09F0

// DISC: 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_KR1_MASK 0x00000003
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_KR1_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_KR1_SHIFT 0

// DISC: 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_CR1_MASK 0x0000000c
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_CR1_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_25GBASE_CR1_SHIFT 2

// DISC: 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_KR2_MASK 0x00000030
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_KR2_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_KR2_SHIFT 4

// DISC: 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_CR2_MASK 0x000000c0
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_CR2_ACCESS XLNX_RO 
#define STAT_AN_LINK_CTL2_STAT_AN_LINK_CNTL_50GBASE_CR2_SHIFT 6

#define STAT_LT_STATUS_REG1_OFFSET 0x0464

// DISC: 
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_MASK 0x0000000f
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG1_STAT_LT_INITIALIZE_FROM_RX_SHIFT 0

// DISC: 
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_MASK 0x000f0000
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG1_STAT_LT_PRESET_FROM_RX_SHIFT 16

#define STAT_LT_STATUS_REG2_OFFSET 0x0468

// DISC: 
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_MASK 0x0000000f
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG2_STAT_LT_TRAINING_SHIFT 0

// DISC: 
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_MASK 0x000f0000
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG2_STAT_LT_FRAME_LOCK_SHIFT 16

#define STAT_LT_STATUS_REG3_OFFSET 0x046C

// DISC: 
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_MASK 0x0000000f
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG3_STAT_LT_SIGNAL_DETECT_SHIFT 0

// DISC: 
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_MASK 0x000f0000
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_ACCESS XLNX_RO 
#define STAT_LT_STATUS_REG3_STAT_LT_TRAINING_FAIL_SHIFT 16

#define STAT_LT_STATUS_REG4_OFFSET 0x0470

// DISC: 
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_MASK 0x0000000f
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_LT_STATUS_REG4_STAT_LT_RX_SOF_SHIFT 0

#define STAT_LT_COEFFICIENT0_REG_OFFSET 0x0474

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_MASK 0x00000003
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX0_SHIFT 0

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_MASK 0x0000000c
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX0_SHIFT 2

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_MASK 0x00000030
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX0_SHIFT 4

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_MASK 0x000000c0
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX0_SHIFT 6

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_MASK 0x00000300
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX0_SHIFT 8

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_MASK 0x00000c00
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX0_SHIFT 10

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_MASK 0x00030000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_P1_FROM_RX1_SHIFT 16

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_MASK 0x000c0000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K0_FROM_RX1_SHIFT 18

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_MASK 0x00300000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_K_M1_FROM_RX1_SHIFT 20

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_MASK 0x00c00000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_P1_FROM_RX1_SHIFT 22

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_MASK 0x03000000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT0_FROM_RX1_SHIFT 24

// DISC: 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_MASK 0x0c000000
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT0_REG_STAT_LT_STAT_M1_FROM_RX1_SHIFT 26

#define STAT_LT_COEFFICIENT1_REG_OFFSET 0x0478

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_MASK 0x00000003
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX2_SHIFT 0

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_MASK 0x0000000c
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX2_SHIFT 2

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_MASK 0x00000030
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX2_SHIFT 4

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_MASK 0x000000c0
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX2_SHIFT 6

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_MASK 0x00000300
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX2_SHIFT 8

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_MASK 0x00000c00
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX2_SHIFT 10

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_MASK 0x00030000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_P1_FROM_RX3_SHIFT 16

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_MASK 0x000c0000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K0_FROM_RX3_SHIFT 18

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_MASK 0x00300000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_K_M1_FROM_RX3_SHIFT 20

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_MASK 0x00c00000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_P1_FROM_RX3_SHIFT 22

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_MASK 0x03000000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT0_FROM_RX3_SHIFT 24

// DISC: 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_MASK 0x0c000000
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_ACCESS XLNX_RO 
#define STAT_LT_COEFFICIENT1_REG_STAT_LT_STAT_M1_FROM_RX3_SHIFT 26

#define STAT_CORE_SPEED_REG_OFFSET 0x047C

// DISC: 
#define STAT_CORE_SPEED_REG_STAT_CORE_SPEED_MASK 0x00000001
#define STAT_CORE_SPEED_REG_STAT_CORE_SPEED_ACCESS XLNX_RO 
#define STAT_CORE_SPEED_REG_STAT_CORE_SPEED_SHIFT 0

#define STAT_GTWIZ_RESET_DONE_OFFSET 0x04A0

// DISC: 
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_TX_DONE_MASK 0x00000001
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_TX_DONE_ACCESS XLNX_RO 
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_TX_DONE_SHIFT 0

// DISC: 
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_RX_DONE_MASK 0x00000002
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_RX_DONE_ACCESS XLNX_RO 
#define STAT_GTWIZ_RESET_DONE_STAT_GTWIZ_RESET_RX_DONE_SHIFT 1

// DISC: 
#define STAT_CORE_SPEED_REG_RUNTIME_SWITCH_MASK 0x00000002
#define STAT_CORE_SPEED_REG_RUNTIME_SWITCH_ACCESS XLNX_RO 
#define STAT_CORE_SPEED_REG_RUNTIME_SWITCH_SHIFT 1

// DISC: 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_MASK 0x000001ff
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_REQ_SHIFT 0

// DISC: 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_MASK 0x0003fe00
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_ACCESS XLNX_COR XLNX_LH XLNX_RO 
#define STAT_RX_FLOW_CONTROL_REG1_STAT_RX_PAUSE_VALID_SHIFT 9

#define STATUS_CYCLE_COUNT_LSB_OFFSET 0x0500

// DISC: 
#define STATUS_CYCLE_COUNT_LSB_STAT_CYCLE_REG0_MASK 0xffffffff
#define STATUS_CYCLE_COUNT_LSB_STAT_CYCLE_REG0_ACCESS XLNX_RO 
#define STATUS_CYCLE_COUNT_LSB_STAT_CYCLE_REG0_SHIFT 0

#define STATUS_CYCLE_COUNT_MSB_OFFSET 0x0504

// DISC: 
#define STATUS_CYCLE_COUNT_MSB_STAT_CYCLE_REG1_MASK 0x0000ffff
#define STATUS_CYCLE_COUNT_MSB_STAT_CYCLE_REG1_ACCESS XLNX_RO 
#define STATUS_CYCLE_COUNT_MSB_STAT_CYCLE_REG1_SHIFT 0

#define STAT_RX_BIP_ERR_0_LSB_OFFSET 0x0508

// DISC: 
#define STAT_RX_BIP_ERR_0_LSB_STAT_RX_BIP_ERR_0_REG0_MASK 0xffffffff
#define STAT_RX_BIP_ERR_0_LSB_STAT_RX_BIP_ERR_0_REG0_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_0_LSB_STAT_RX_BIP_ERR_0_REG0_SHIFT 0

#define STAT_RX_BIP_ERR_0_MSB_OFFSET 0x050C

// DISC: 
#define STAT_RX_BIP_ERR_0_MSB_STAT_RX_BIP_ERR_0_REG1_MASK 0x0000ffff
#define STAT_RX_BIP_ERR_0_MSB_STAT_RX_BIP_ERR_0_REG1_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_0_MSB_STAT_RX_BIP_ERR_0_REG1_SHIFT 0

#define STAT_RX_BIP_ERR_1_LSB_OFFSET 0x0510

// DISC: 
#define STAT_RX_BIP_ERR_1_LSB_STAT_RX_BIP_ERR_1_REG0_MASK 0xffffffff
#define STAT_RX_BIP_ERR_1_LSB_STAT_RX_BIP_ERR_1_REG0_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_1_LSB_STAT_RX_BIP_ERR_1_REG0_SHIFT 0

#define STAT_RX_BIP_ERR_1_MSB_OFFSET 0x0514

// DISC: 
#define STAT_RX_BIP_ERR_1_MSB_STAT_RX_BIP_ERR_1_REG1_MASK 0x0000ffff
#define STAT_RX_BIP_ERR_1_MSB_STAT_RX_BIP_ERR_1_REG1_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_1_MSB_STAT_RX_BIP_ERR_1_REG1_SHIFT 0

#define STAT_RX_BIP_ERR_2_LSB_OFFSET 0x0518

// DISC: 
#define STAT_RX_BIP_ERR_2_LSB_STAT_RX_BIP_ERR_2_REG0_MASK 0xffffffff
#define STAT_RX_BIP_ERR_2_LSB_STAT_RX_BIP_ERR_2_REG0_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_2_LSB_STAT_RX_BIP_ERR_2_REG0_SHIFT 0

#define STAT_RX_BIP_ERR_2_MSB_OFFSET 0x051C

// DISC: 
#define STAT_RX_BIP_ERR_2_MSB_STAT_RX_BIP_ERR_2_REG1_MASK 0x0000ffff
#define STAT_RX_BIP_ERR_2_MSB_STAT_RX_BIP_ERR_2_REG1_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_2_MSB_STAT_RX_BIP_ERR_2_REG1_SHIFT 0

#define STAT_RX_BIP_ERR_3_LSB_OFFSET 0x0520

// DISC: 
#define STAT_RX_BIP_ERR_3_LSB_STAT_RX_BIP_ERR_3_REG0_MASK 0xffffffff
#define STAT_RX_BIP_ERR_3_LSB_STAT_RX_BIP_ERR_3_REG0_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_3_LSB_STAT_RX_BIP_ERR_3_REG0_SHIFT 0

#define STAT_RX_BIP_ERR_3_MSB_OFFSET 0x0524

// DISC: 
#define STAT_RX_BIP_ERR_3_MSB_STAT_RX_BIP_ERR_3_REG1_MASK 0x0000ffff
#define STAT_RX_BIP_ERR_3_MSB_STAT_RX_BIP_ERR_3_REG1_ACCESS XLNX_RO 
#define STAT_RX_BIP_ERR_3_MSB_STAT_RX_BIP_ERR_3_REG1_SHIFT 0

#define STAT_RX_FRAMING_ERR_0_LSB_OFFSET 0x05A8

// DISC: 
#define STAT_RX_FRAMING_ERR_0_LSB_STAT_RX_FRAMING_ERR_0_REG0_MASK 0xffffffff
#define STAT_RX_FRAMING_ERR_0_LSB_STAT_RX_FRAMING_ERR_0_REG0_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_0_LSB_STAT_RX_FRAMING_ERR_0_REG0_SHIFT 0

#define STAT_RX_FRAMING_ERR_0_MSB_OFFSET 0x05AC

// DISC: 
#define STAT_RX_FRAMING_ERR_0_MSB_STAT_RX_FRAMING_ERR_0_REG1_MASK 0x0000ffff
#define STAT_RX_FRAMING_ERR_0_MSB_STAT_RX_FRAMING_ERR_0_REG1_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_0_MSB_STAT_RX_FRAMING_ERR_0_REG1_SHIFT 0

#define STAT_RX_FRAMING_ERR_1_LSB_OFFSET 0x05B0

// DISC: 
#define STAT_RX_FRAMING_ERR_1_LSB_STAT_RX_FRAMING_ERR_1_REG0_MASK 0xffffffff
#define STAT_RX_FRAMING_ERR_1_LSB_STAT_RX_FRAMING_ERR_1_REG0_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_1_LSB_STAT_RX_FRAMING_ERR_1_REG0_SHIFT 0

#define STAT_RX_FRAMING_ERR_1_MSB_OFFSET 0x05B4

// DISC: 
#define STAT_RX_FRAMING_ERR_1_MSB_STAT_RX_FRAMING_ERR_1_REG1_MASK 0x0000ffff
#define STAT_RX_FRAMING_ERR_1_MSB_STAT_RX_FRAMING_ERR_1_REG1_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_1_MSB_STAT_RX_FRAMING_ERR_1_REG1_SHIFT 0

#define STAT_RX_FRAMING_ERR_2_LSB_OFFSET 0x05B8

// DISC: 
#define STAT_RX_FRAMING_ERR_2_LSB_STAT_RX_FRAMING_ERR_2_REG0_MASK 0xffffffff
#define STAT_RX_FRAMING_ERR_2_LSB_STAT_RX_FRAMING_ERR_2_REG0_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_2_LSB_STAT_RX_FRAMING_ERR_2_REG0_SHIFT 0

#define STAT_RX_FRAMING_ERR_2_MSB_OFFSET 0x05BC

// DISC: 
#define STAT_RX_FRAMING_ERR_2_MSB_STAT_RX_FRAMING_ERR_2_REG1_MASK 0x0000ffff
#define STAT_RX_FRAMING_ERR_2_MSB_STAT_RX_FRAMING_ERR_2_REG1_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_2_MSB_STAT_RX_FRAMING_ERR_2_REG1_SHIFT 0

#define STAT_RX_FRAMING_ERR_3_LSB_OFFSET 0x05C0

// DISC: 
#define STAT_RX_FRAMING_ERR_3_LSB_STAT_RX_FRAMING_ERR_3_REG0_MASK 0xffffffff
#define STAT_RX_FRAMING_ERR_3_LSB_STAT_RX_FRAMING_ERR_3_REG0_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_3_LSB_STAT_RX_FRAMING_ERR_3_REG0_SHIFT 0

#define STAT_RX_FRAMING_ERR_3_MSB_OFFSET 0x05C4

// DISC: 
#define STAT_RX_FRAMING_ERR_3_MSB_STAT_RX_FRAMING_ERR_3_REG1_MASK 0x0000ffff
#define STAT_RX_FRAMING_ERR_3_MSB_STAT_RX_FRAMING_ERR_3_REG1_ACCESS XLNX_RO 
#define STAT_RX_FRAMING_ERR_3_MSB_STAT_RX_FRAMING_ERR_3_REG1_SHIFT 0

#define STAT_RX_BAD_CODE_LSB_OFFSET 0x0660

// DISC: 
#define STAT_RX_BAD_CODE_LSB_STAT_RX_BAD_CODE_REG0_MASK 0xffffffff
#define STAT_RX_BAD_CODE_LSB_STAT_RX_BAD_CODE_REG0_ACCESS XLNX_RO 
#define STAT_RX_BAD_CODE_LSB_STAT_RX_BAD_CODE_REG0_SHIFT 0

#define STAT_RX_BAD_CODE_MSB_OFFSET 0x0664

// DISC: 
#define STAT_RX_BAD_CODE_MSB_STAT_RX_BAD_CODE_REG1_MASK 0x0000ffff
#define STAT_RX_BAD_CODE_MSB_STAT_RX_BAD_CODE_REG1_ACCESS XLNX_RO 
#define STAT_RX_BAD_CODE_MSB_STAT_RX_BAD_CODE_REG1_SHIFT 0

#define STAT_RX_ERROR_LSB_OFFSET 0x0668

// DISC: 
#define STAT_RX_ERROR_LSB_STAT_RX_ERROR_REG0_MASK 0xffffffff
#define STAT_RX_ERROR_LSB_STAT_RX_ERROR_REG0_ACCESS XLNX_RO 
#define STAT_RX_ERROR_LSB_STAT_RX_ERROR_REG0_SHIFT 0

#define STAT_RX_ERROR_MSB_OFFSET 0x066C

// DISC: 
#define STAT_RX_ERROR_MSB_STAT_RX_ERROR_REG1_MASK 0x0000ffff
#define STAT_RX_ERROR_MSB_STAT_RX_ERROR_REG1_ACCESS XLNX_RO 
#define STAT_RX_ERROR_MSB_STAT_RX_ERROR_REG1_SHIFT 0

#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_OFFSET 0x0670

// DISC: 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG0_MASK 0xffffffff
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_LSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG0_SHIFT 0

#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_OFFSET 0x0674

// DISC: 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG1_MASK 0x0000ffff
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_CORRECTED_CW_INC_MSB_STAT_RX_RSFEC_CORRECTED_CW_INC_REG1_SHIFT 0

#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_OFFSET 0x0678

// DISC: 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG0_MASK 0xffffffff
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG0_SHIFT 0

#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_OFFSET 0x067C

// DISC: 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG1_MASK 0x0000ffff
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB_STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG1_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_OFFSET 0x0680

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG0_MASK 0xffffffff
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_LSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG0_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_OFFSET 0x0684

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG1_MASK 0x0000ffff
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT0_INC_MSB_STAT_RX_RSFEC_ERR_COUNT0_INC_REG1_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_OFFSET 0x0688

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG0_MASK 0xffffffff
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG0_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_LSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG0_SHIFT 0

#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_OFFSET 0x068C

// DISC: 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG1_MASK 0x0000ffff
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG1_ACCESS XLNX_RO 
#define STAT_RX_RSFEC_ERR_COUNT1_INC_MSB_STAT_RX_RSFEC_ERR_COUNT1_INC_REG1_SHIFT 0

#define STAT_TX_FRAME_ERROR_LSB_OFFSET 0x06A0

// DISC: 
#define STAT_TX_FRAME_ERROR_LSB_STAT_TX_FRAME_ERROR_REG0_MASK 0xffffffff
#define STAT_TX_FRAME_ERROR_LSB_STAT_TX_FRAME_ERROR_REG0_ACCESS XLNX_RO 
#define STAT_TX_FRAME_ERROR_LSB_STAT_TX_FRAME_ERROR_REG0_SHIFT 0

#define STAT_TX_FRAME_ERROR_MSB_OFFSET 0x06A4

// DISC: 
#define STAT_TX_FRAME_ERROR_MSB_STAT_TX_FRAME_ERROR_REG1_MASK 0x0000ffff
#define STAT_TX_FRAME_ERROR_MSB_STAT_TX_FRAME_ERROR_REG1_ACCESS XLNX_RO 
#define STAT_TX_FRAME_ERROR_MSB_STAT_TX_FRAME_ERROR_REG1_SHIFT 0

#define STAT_TX_TOTAL_PACKETS_LSB_OFFSET 0x0700

// DISC: 
#define STAT_TX_TOTAL_PACKETS_LSB_STAT_TX_TOTAL_PACKETS_REG0_MASK 0xffffffff
#define STAT_TX_TOTAL_PACKETS_LSB_STAT_TX_TOTAL_PACKETS_REG0_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_PACKETS_LSB_STAT_TX_TOTAL_PACKETS_REG0_SHIFT 0

#define STAT_TX_TOTAL_PACKETS_MSB_OFFSET 0x0704

// DISC: 
#define STAT_TX_TOTAL_PACKETS_MSB_STAT_TX_TOTAL_PACKETS_REG1_MASK 0x0000ffff
#define STAT_TX_TOTAL_PACKETS_MSB_STAT_TX_TOTAL_PACKETS_REG1_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_PACKETS_MSB_STAT_TX_TOTAL_PACKETS_REG1_SHIFT 0

#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_OFFSET 0x0708

// DISC: 
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_STAT_TX_TOTAL_GOOD_PACKETS_REG0_MASK 0xffffffff
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_STAT_TX_TOTAL_GOOD_PACKETS_REG0_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_PACKETS_LSB_STAT_TX_TOTAL_GOOD_PACKETS_REG0_SHIFT 0

#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_OFFSET 0x070C

// DISC: 
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_STAT_TX_TOTAL_GOOD_PACKETS_REG1_MASK 0x0000ffff
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_STAT_TX_TOTAL_GOOD_PACKETS_REG1_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_PACKETS_MSB_STAT_TX_TOTAL_GOOD_PACKETS_REG1_SHIFT 0

#define STAT_TX_TOTAL_BYTES_LSB_OFFSET 0x0710

// DISC: 
#define STAT_TX_TOTAL_BYTES_LSB_STAT_TX_TOTAL_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_TOTAL_BYTES_LSB_STAT_TX_TOTAL_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_BYTES_LSB_STAT_TX_TOTAL_BYTES_REG0_SHIFT 0

#define STAT_TX_TOTAL_BYTES_MSB_OFFSET 0x0714

// DISC: 
#define STAT_TX_TOTAL_BYTES_MSB_STAT_TX_TOTAL_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_TOTAL_BYTES_MSB_STAT_TX_TOTAL_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_BYTES_MSB_STAT_TX_TOTAL_BYTES_REG1_SHIFT 0

#define STAT_TX_TOTAL_GOOD_BYTES_LSB_OFFSET 0x0718

// DISC: 
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_STAT_TX_TOTAL_GOOD_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_STAT_TX_TOTAL_GOOD_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_BYTES_LSB_STAT_TX_TOTAL_GOOD_BYTES_REG0_SHIFT 0

#define STAT_TX_TOTAL_GOOD_BYTES_MSB_OFFSET 0x071C

// DISC: 
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_STAT_TX_TOTAL_GOOD_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_STAT_TX_TOTAL_GOOD_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_TOTAL_GOOD_BYTES_MSB_STAT_TX_TOTAL_GOOD_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_64_BYTES_LSB_OFFSET 0x0720

// DISC: 
#define STAT_TX_PACKET_64_BYTES_LSB_STAT_TX_PACKET_64_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_64_BYTES_LSB_STAT_TX_PACKET_64_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_64_BYTES_LSB_STAT_TX_PACKET_64_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_64_BYTES_MSB_OFFSET 0x0724

// DISC: 
#define STAT_TX_PACKET_64_BYTES_MSB_STAT_TX_PACKET_64_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_64_BYTES_MSB_STAT_TX_PACKET_64_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_64_BYTES_MSB_STAT_TX_PACKET_64_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_65_127_BYTES_LSB_OFFSET 0x0728

// DISC: 
#define STAT_TX_PACKET_65_127_BYTES_LSB_STAT_TX_PACKET_65_127_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_65_127_BYTES_LSB_STAT_TX_PACKET_65_127_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_65_127_BYTES_LSB_STAT_TX_PACKET_65_127_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_65_127_BYTES_MSB_OFFSET 0x072C

// DISC: 
#define STAT_TX_PACKET_65_127_BYTES_MSB_STAT_TX_PACKET_65_127_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_65_127_BYTES_MSB_STAT_TX_PACKET_65_127_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_65_127_BYTES_MSB_STAT_TX_PACKET_65_127_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_128_255_BYTES_LSB_OFFSET 0x0730

// DISC: 
#define STAT_TX_PACKET_128_255_BYTES_LSB_STAT_TX_PACKET_128_255_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_128_255_BYTES_LSB_STAT_TX_PACKET_128_255_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_128_255_BYTES_LSB_STAT_TX_PACKET_128_255_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_128_255_BYTES_MSB_OFFSET 0x0734

// DISC: 
#define STAT_TX_PACKET_128_255_BYTES_MSB_STAT_TX_PACKET_128_255_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_128_255_BYTES_MSB_STAT_TX_PACKET_128_255_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_128_255_BYTES_MSB_STAT_TX_PACKET_128_255_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_256_511_BYTES_LSB_OFFSET 0x0738

// DISC: 
#define STAT_TX_PACKET_256_511_BYTES_LSB_STAT_TX_PACKET_256_511_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_256_511_BYTES_LSB_STAT_TX_PACKET_256_511_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_256_511_BYTES_LSB_STAT_TX_PACKET_256_511_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_256_511_BYTES_MSB_OFFSET 0x073C

// DISC: 
#define STAT_TX_PACKET_256_511_BYTES_MSB_STAT_TX_PACKET_256_511_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_256_511_BYTES_MSB_STAT_TX_PACKET_256_511_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_256_511_BYTES_MSB_STAT_TX_PACKET_256_511_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_512_1023_BYTES_LSB_OFFSET 0x0740

// DISC: 
#define STAT_TX_PACKET_512_1023_BYTES_LSB_STAT_TX_PACKET_512_1023_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_512_1023_BYTES_LSB_STAT_TX_PACKET_512_1023_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_512_1023_BYTES_LSB_STAT_TX_PACKET_512_1023_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_512_1023_BYTES_MSB_OFFSET 0x0744

// DISC: 
#define STAT_TX_PACKET_512_1023_BYTES_MSB_STAT_TX_PACKET_512_1023_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_512_1023_BYTES_MSB_STAT_TX_PACKET_512_1023_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_512_1023_BYTES_MSB_STAT_TX_PACKET_512_1023_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_1024_1518_BYTES_LSB_OFFSET 0x0748

// DISC: 
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_STAT_TX_PACKET_1024_1518_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_STAT_TX_PACKET_1024_1518_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1024_1518_BYTES_LSB_STAT_TX_PACKET_1024_1518_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_1024_1518_BYTES_MSB_OFFSET 0x074C

// DISC: 
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_STAT_TX_PACKET_1024_1518_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_STAT_TX_PACKET_1024_1518_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1024_1518_BYTES_MSB_STAT_TX_PACKET_1024_1518_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_1519_1522_BYTES_LSB_OFFSET 0x0750

// DISC: 
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_STAT_TX_PACKET_1519_1522_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_STAT_TX_PACKET_1519_1522_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1519_1522_BYTES_LSB_STAT_TX_PACKET_1519_1522_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_1519_1522_BYTES_MSB_OFFSET 0x0754

// DISC: 
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_STAT_TX_PACKET_1519_1522_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_STAT_TX_PACKET_1519_1522_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1519_1522_BYTES_MSB_STAT_TX_PACKET_1519_1522_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_1523_1548_BYTES_LSB_OFFSET 0x0758

// DISC: 
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_STAT_TX_PACKET_1523_1548_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_STAT_TX_PACKET_1523_1548_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1523_1548_BYTES_LSB_STAT_TX_PACKET_1523_1548_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_1523_1548_BYTES_MSB_OFFSET 0x075C

// DISC: 
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_STAT_TX_PACKET_1523_1548_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_STAT_TX_PACKET_1523_1548_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1523_1548_BYTES_MSB_STAT_TX_PACKET_1523_1548_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_1549_2047_BYTES_LSB_OFFSET 0x0760

// DISC: 
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_STAT_TX_PACKET_1549_2047_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_STAT_TX_PACKET_1549_2047_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1549_2047_BYTES_LSB_STAT_TX_PACKET_1549_2047_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_1549_2047_BYTES_MSB_OFFSET 0x0764

// DISC: 
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_STAT_TX_PACKET_1549_2047_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_STAT_TX_PACKET_1549_2047_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_1549_2047_BYTES_MSB_STAT_TX_PACKET_1549_2047_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_2048_4095_BYTES_LSB_OFFSET 0x0768

// DISC: 
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_STAT_TX_PACKET_2048_4095_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_STAT_TX_PACKET_2048_4095_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_2048_4095_BYTES_LSB_STAT_TX_PACKET_2048_4095_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_2048_4095_BYTES_MSB_OFFSET 0x076C

// DISC: 
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_STAT_TX_PACKET_2048_4095_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_STAT_TX_PACKET_2048_4095_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_2048_4095_BYTES_MSB_STAT_TX_PACKET_2048_4095_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_4096_8191_BYTES_LSB_OFFSET 0x0770

// DISC: 
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_STAT_TX_PACKET_4096_8191_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_STAT_TX_PACKET_4096_8191_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_4096_8191_BYTES_LSB_STAT_TX_PACKET_4096_8191_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_4096_8191_BYTES_MSB_OFFSET 0x0774

// DISC: 
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_STAT_TX_PACKET_4096_8191_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_STAT_TX_PACKET_4096_8191_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_4096_8191_BYTES_MSB_STAT_TX_PACKET_4096_8191_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_8192_9215_BYTES_LSB_OFFSET 0x0778

// DISC: 
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_STAT_TX_PACKET_8192_9215_BYTES_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_STAT_TX_PACKET_8192_9215_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_8192_9215_BYTES_LSB_STAT_TX_PACKET_8192_9215_BYTES_REG0_SHIFT 0

#define STAT_TX_PACKET_8192_9215_BYTES_MSB_OFFSET 0x077C

// DISC: 
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_STAT_TX_PACKET_8192_9215_BYTES_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_STAT_TX_PACKET_8192_9215_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_8192_9215_BYTES_MSB_STAT_TX_PACKET_8192_9215_BYTES_REG1_SHIFT 0

#define STAT_TX_PACKET_LARGE_LSB_OFFSET 0x0780

// DISC: 
#define STAT_TX_PACKET_LARGE_LSB_STAT_TX_PACKET_LARGE_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_LARGE_LSB_STAT_TX_PACKET_LARGE_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_LARGE_LSB_STAT_TX_PACKET_LARGE_REG0_SHIFT 0

#define STAT_TX_PACKET_LARGE_MSB_OFFSET 0x0784

// DISC: 
#define STAT_TX_PACKET_LARGE_MSB_STAT_TX_PACKET_LARGE_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_LARGE_MSB_STAT_TX_PACKET_LARGE_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_LARGE_MSB_STAT_TX_PACKET_LARGE_REG1_SHIFT 0

#define STAT_TX_PACKET_SMALL_LSB_OFFSET 0x0788

// DISC: 
#define STAT_TX_PACKET_SMALL_LSB_STAT_TX_PACKET_SMALL_REG0_MASK 0xffffffff
#define STAT_TX_PACKET_SMALL_LSB_STAT_TX_PACKET_SMALL_REG0_ACCESS XLNX_RO 
#define STAT_TX_PACKET_SMALL_LSB_STAT_TX_PACKET_SMALL_REG0_SHIFT 0

#define STAT_TX_PACKET_SMALL_MSB_OFFSET 0x078C

// DISC: 
#define STAT_TX_PACKET_SMALL_MSB_STAT_TX_PACKET_SMALL_REG1_MASK 0x0000ffff
#define STAT_TX_PACKET_SMALL_MSB_STAT_TX_PACKET_SMALL_REG1_ACCESS XLNX_RO 
#define STAT_TX_PACKET_SMALL_MSB_STAT_TX_PACKET_SMALL_REG1_SHIFT 0

#define STAT_TX_BAD_FCS_LSB_OFFSET 0x07B8

// DISC: 
#define STAT_TX_BAD_FCS_LSB_STAT_TX_BAD_FCS_REG0_MASK 0xffffffff
#define STAT_TX_BAD_FCS_LSB_STAT_TX_BAD_FCS_REG0_ACCESS XLNX_RO 
#define STAT_TX_BAD_FCS_LSB_STAT_TX_BAD_FCS_REG0_SHIFT 0

#define STAT_TX_BAD_FCS_MSB_OFFSET 0x07BC

// DISC: 
#define STAT_TX_BAD_FCS_MSB_STAT_TX_BAD_FCS_REG1_MASK 0x0000ffff
#define STAT_TX_BAD_FCS_MSB_STAT_TX_BAD_FCS_REG1_ACCESS XLNX_RO 
#define STAT_TX_BAD_FCS_MSB_STAT_TX_BAD_FCS_REG1_SHIFT 0

#define STAT_TX_UNICAST_LSB_OFFSET 0x07D0

// DISC: 
#define STAT_TX_UNICAST_LSB_STAT_TX_UNICAST_REG0_MASK 0xffffffff
#define STAT_TX_UNICAST_LSB_STAT_TX_UNICAST_REG0_ACCESS XLNX_RO 
#define STAT_TX_UNICAST_LSB_STAT_TX_UNICAST_REG0_SHIFT 0

#define STAT_TX_UNICAST_MSB_OFFSET 0x07D4

// DISC: 
#define STAT_TX_UNICAST_MSB_STAT_TX_UNICAST_REG1_MASK 0x0000ffff
#define STAT_TX_UNICAST_MSB_STAT_TX_UNICAST_REG1_ACCESS XLNX_RO 
#define STAT_TX_UNICAST_MSB_STAT_TX_UNICAST_REG1_SHIFT 0

#define STAT_TX_MULTICAST_LSB_OFFSET 0x07D8

// DISC: 
#define STAT_TX_MULTICAST_LSB_STAT_TX_MULTICAST_REG0_MASK 0xffffffff
#define STAT_TX_MULTICAST_LSB_STAT_TX_MULTICAST_REG0_ACCESS XLNX_RO 
#define STAT_TX_MULTICAST_LSB_STAT_TX_MULTICAST_REG0_SHIFT 0

#define STAT_TX_MULTICAST_MSB_OFFSET 0x07DC

// DISC: 
#define STAT_TX_MULTICAST_MSB_STAT_TX_MULTICAST_REG1_MASK 0x0000ffff
#define STAT_TX_MULTICAST_MSB_STAT_TX_MULTICAST_REG1_ACCESS XLNX_RO 
#define STAT_TX_MULTICAST_MSB_STAT_TX_MULTICAST_REG1_SHIFT 0

#define STAT_TX_BROADCAST_LSB_OFFSET 0x07E0

// DISC: 
#define STAT_TX_BROADCAST_LSB_STAT_TX_BROADCAST_REG0_MASK 0xffffffff
#define STAT_TX_BROADCAST_LSB_STAT_TX_BROADCAST_REG0_ACCESS XLNX_RO 
#define STAT_TX_BROADCAST_LSB_STAT_TX_BROADCAST_REG0_SHIFT 0

#define STAT_TX_BROADCAST_MSB_OFFSET 0x07E4

// DISC: 
#define STAT_TX_BROADCAST_MSB_STAT_TX_BROADCAST_REG1_MASK 0x0000ffff
#define STAT_TX_BROADCAST_MSB_STAT_TX_BROADCAST_REG1_ACCESS XLNX_RO 
#define STAT_TX_BROADCAST_MSB_STAT_TX_BROADCAST_REG1_SHIFT 0

#define STAT_TX_VLAN_LSB_OFFSET 0x07E8

// DISC: 
#define STAT_TX_VLAN_LSB_STAT_TX_VLAN_REG0_MASK 0xffffffff
#define STAT_TX_VLAN_LSB_STAT_TX_VLAN_REG0_ACCESS XLNX_RO 
#define STAT_TX_VLAN_LSB_STAT_TX_VLAN_REG0_SHIFT 0

#define STAT_TX_VLAN_MSB_OFFSET 0x07EC

// DISC: 
#define STAT_TX_VLAN_MSB_STAT_TX_VLAN_REG1_MASK 0x0000ffff
#define STAT_TX_VLAN_MSB_STAT_TX_VLAN_REG1_ACCESS XLNX_RO 
#define STAT_TX_VLAN_MSB_STAT_TX_VLAN_REG1_SHIFT 0

#define STAT_TX_PAUSE_LSB_OFFSET 0x07F0

// DISC: 
#define STAT_TX_PAUSE_LSB_STAT_TX_PAUSE_REG0_MASK 0xffffffff
#define STAT_TX_PAUSE_LSB_STAT_TX_PAUSE_REG0_ACCESS XLNX_RO 
#define STAT_TX_PAUSE_LSB_STAT_TX_PAUSE_REG0_SHIFT 0

#define STAT_TX_PAUSE_MSB_OFFSET 0x07F4

// DISC: 
#define STAT_TX_PAUSE_MSB_STAT_TX_PAUSE_REG1_MASK 0x0000ffff
#define STAT_TX_PAUSE_MSB_STAT_TX_PAUSE_REG1_ACCESS XLNX_RO 
#define STAT_TX_PAUSE_MSB_STAT_TX_PAUSE_REG1_SHIFT 0

#define STAT_TX_USER_PAUSE_LSB_OFFSET 0x07F8

// DISC: 
#define STAT_TX_USER_PAUSE_LSB_STAT_TX_USER_PAUSE_REG0_MASK 0xffffffff
#define STAT_TX_USER_PAUSE_LSB_STAT_TX_USER_PAUSE_REG0_ACCESS XLNX_RO 
#define STAT_TX_USER_PAUSE_LSB_STAT_TX_USER_PAUSE_REG0_SHIFT 0

#define STAT_TX_USER_PAUSE_MSB_OFFSET 0x07FC

// DISC: 
#define STAT_TX_USER_PAUSE_MSB_STAT_TX_USER_PAUSE_REG1_MASK 0x0000ffff
#define STAT_TX_USER_PAUSE_MSB_STAT_TX_USER_PAUSE_REG1_ACCESS XLNX_RO 
#define STAT_TX_USER_PAUSE_MSB_STAT_TX_USER_PAUSE_REG1_SHIFT 0

#define STAT_RX_TOTAL_PACKETS_LSB_OFFSET 0x0808

// DISC: 
#define STAT_RX_TOTAL_PACKETS_LSB_STAT_RX_TOTAL_PACKETS_REG0_MASK 0xffffffff
#define STAT_RX_TOTAL_PACKETS_LSB_STAT_RX_TOTAL_PACKETS_REG0_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_PACKETS_LSB_STAT_RX_TOTAL_PACKETS_REG0_SHIFT 0

#define STAT_RX_TOTAL_PACKETS_MSB_OFFSET 0x080C

// DISC: 
#define STAT_RX_TOTAL_PACKETS_MSB_STAT_RX_TOTAL_PACKETS_REG1_MASK 0x0000ffff
#define STAT_RX_TOTAL_PACKETS_MSB_STAT_RX_TOTAL_PACKETS_REG1_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_PACKETS_MSB_STAT_RX_TOTAL_PACKETS_REG1_SHIFT 0

#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_OFFSET 0x0810

// DISC: 
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_STAT_RX_TOTAL_GOOD_PACKETS_REG0_MASK 0xffffffff
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_STAT_RX_TOTAL_GOOD_PACKETS_REG0_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_PACKETS_LSB_STAT_RX_TOTAL_GOOD_PACKETS_REG0_SHIFT 0

#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_OFFSET 0x0814

// DISC: 
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_STAT_RX_TOTAL_GOOD_PACKETS_REG1_MASK 0x0000ffff
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_STAT_RX_TOTAL_GOOD_PACKETS_REG1_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_PACKETS_MSB_STAT_RX_TOTAL_GOOD_PACKETS_REG1_SHIFT 0

#define STAT_RX_TOTAL_BYTES_LSB_OFFSET 0x0818

// DISC: 
#define STAT_RX_TOTAL_BYTES_LSB_STAT_RX_TOTAL_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_TOTAL_BYTES_LSB_STAT_RX_TOTAL_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_BYTES_LSB_STAT_RX_TOTAL_BYTES_REG0_SHIFT 0

#define STAT_RX_TOTAL_BYTES_MSB_OFFSET 0x081C

// DISC: 
#define STAT_RX_TOTAL_BYTES_MSB_STAT_RX_TOTAL_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_TOTAL_BYTES_MSB_STAT_RX_TOTAL_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_BYTES_MSB_STAT_RX_TOTAL_BYTES_REG1_SHIFT 0

#define STAT_RX_TOTAL_GOOD_BYTES_LSB_OFFSET 0x0820

// DISC: 
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_STAT_RX_TOTAL_GOOD_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_STAT_RX_TOTAL_GOOD_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_BYTES_LSB_STAT_RX_TOTAL_GOOD_BYTES_REG0_SHIFT 0

#define STAT_RX_TOTAL_GOOD_BYTES_MSB_OFFSET 0x0824

// DISC: 
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_STAT_RX_TOTAL_GOOD_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_STAT_RX_TOTAL_GOOD_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_TOTAL_GOOD_BYTES_MSB_STAT_RX_TOTAL_GOOD_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_64_BYTES_LSB_OFFSET 0x0828

// DISC: 
#define STAT_RX_PACKET_64_BYTES_LSB_STAT_RX_PACKET_64_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_64_BYTES_LSB_STAT_RX_PACKET_64_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_64_BYTES_LSB_STAT_RX_PACKET_64_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_64_BYTES_MSB_OFFSET 0x082C

// DISC: 
#define STAT_RX_PACKET_64_BYTES_MSB_STAT_RX_PACKET_64_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_64_BYTES_MSB_STAT_RX_PACKET_64_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_64_BYTES_MSB_STAT_RX_PACKET_64_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_65_127_BYTES_LSB_OFFSET 0x0830

// DISC: 
#define STAT_RX_PACKET_65_127_BYTES_LSB_STAT_RX_PACKET_65_127_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_65_127_BYTES_LSB_STAT_RX_PACKET_65_127_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_65_127_BYTES_LSB_STAT_RX_PACKET_65_127_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_65_127_BYTES_MSB_OFFSET 0x0834

// DISC: 
#define STAT_RX_PACKET_65_127_BYTES_MSB_STAT_RX_PACKET_65_127_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_65_127_BYTES_MSB_STAT_RX_PACKET_65_127_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_65_127_BYTES_MSB_STAT_RX_PACKET_65_127_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_128_255_BYTES_LSB_OFFSET 0x0838

// DISC: 
#define STAT_RX_PACKET_128_255_BYTES_LSB_STAT_RX_PACKET_128_255_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_128_255_BYTES_LSB_STAT_RX_PACKET_128_255_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_LSB_STAT_RX_PACKET_128_255_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_128_255_BYTES_MSB_OFFSET 0x083C

// DISC: 
#define STAT_RX_PACKET_128_255_BYTES_MSB_STAT_RX_PACKET_128_255_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_128_255_BYTES_MSB_STAT_RX_PACKET_128_255_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_128_255_BYTES_MSB_STAT_RX_PACKET_128_255_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_256_511_BYTES_LSB_OFFSET 0x0840

// DISC: 
#define STAT_RX_PACKET_256_511_BYTES_LSB_STAT_RX_PACKET_256_511_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_256_511_BYTES_LSB_STAT_RX_PACKET_256_511_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_256_511_BYTES_LSB_STAT_RX_PACKET_256_511_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_256_511_BYTES_MSB_OFFSET 0x0844

// DISC: 
#define STAT_RX_PACKET_256_511_BYTES_MSB_STAT_RX_PACKET_256_511_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_256_511_BYTES_MSB_STAT_RX_PACKET_256_511_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_256_511_BYTES_MSB_STAT_RX_PACKET_256_511_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_512_1023_BYTES_LSB_OFFSET 0x0848

// DISC: 
#define STAT_RX_PACKET_512_1023_BYTES_LSB_STAT_RX_PACKET_512_1023_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_512_1023_BYTES_LSB_STAT_RX_PACKET_512_1023_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_512_1023_BYTES_LSB_STAT_RX_PACKET_512_1023_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_512_1023_BYTES_MSB_OFFSET 0x084C

// DISC: 
#define STAT_RX_PACKET_512_1023_BYTES_MSB_STAT_RX_PACKET_512_1023_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_512_1023_BYTES_MSB_STAT_RX_PACKET_512_1023_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_512_1023_BYTES_MSB_STAT_RX_PACKET_512_1023_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_1024_1518_BYTES_LSB_OFFSET 0x0850

// DISC: 
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_STAT_RX_PACKET_1024_1518_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_STAT_RX_PACKET_1024_1518_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1024_1518_BYTES_LSB_STAT_RX_PACKET_1024_1518_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_1024_1518_BYTES_MSB_OFFSET 0x0854

// DISC: 
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_STAT_RX_PACKET_1024_1518_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_STAT_RX_PACKET_1024_1518_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1024_1518_BYTES_MSB_STAT_RX_PACKET_1024_1518_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_1519_1522_BYTES_LSB_OFFSET 0x0858

// DISC: 
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_STAT_RX_PACKET_1519_1522_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_STAT_RX_PACKET_1519_1522_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1519_1522_BYTES_LSB_STAT_RX_PACKET_1519_1522_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_1519_1522_BYTES_MSB_OFFSET 0x085C

// DISC: 
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_STAT_RX_PACKET_1519_1522_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_STAT_RX_PACKET_1519_1522_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1519_1522_BYTES_MSB_STAT_RX_PACKET_1519_1522_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_1523_1548_BYTES_LSB_OFFSET 0x0860

// DISC: 
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_STAT_RX_PACKET_1523_1548_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_STAT_RX_PACKET_1523_1548_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1523_1548_BYTES_LSB_STAT_RX_PACKET_1523_1548_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_1523_1548_BYTES_MSB_OFFSET 0x0864

// DISC: 
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_STAT_RX_PACKET_1523_1548_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_STAT_RX_PACKET_1523_1548_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1523_1548_BYTES_MSB_STAT_RX_PACKET_1523_1548_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_1549_2047_BYTES_LSB_OFFSET 0x0868

// DISC: 
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_STAT_RX_PACKET_1549_2047_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_STAT_RX_PACKET_1549_2047_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1549_2047_BYTES_LSB_STAT_RX_PACKET_1549_2047_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_1549_2047_BYTES_MSB_OFFSET 0x086C

// DISC: 
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_STAT_RX_PACKET_1549_2047_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_STAT_RX_PACKET_1549_2047_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_1549_2047_BYTES_MSB_STAT_RX_PACKET_1549_2047_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_2048_4095_BYTES_LSB_OFFSET 0x0870

// DISC: 
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_STAT_RX_PACKET_2048_4095_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_STAT_RX_PACKET_2048_4095_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_2048_4095_BYTES_LSB_STAT_RX_PACKET_2048_4095_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_2048_4095_BYTES_MSB_OFFSET 0x0874

// DISC: 
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_STAT_RX_PACKET_2048_4095_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_STAT_RX_PACKET_2048_4095_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_2048_4095_BYTES_MSB_STAT_RX_PACKET_2048_4095_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_4096_8191_BYTES_LSB_OFFSET 0x0878

// DISC: 
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_STAT_RX_PACKET_4096_8191_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_STAT_RX_PACKET_4096_8191_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_4096_8191_BYTES_LSB_STAT_RX_PACKET_4096_8191_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_4096_8191_BYTES_MSB_OFFSET 0x087C

// DISC: 
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_STAT_RX_PACKET_4096_8191_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_STAT_RX_PACKET_4096_8191_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_4096_8191_BYTES_MSB_STAT_RX_PACKET_4096_8191_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_8192_9215_BYTES_LSB_OFFSET 0x0880

// DISC: 
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_STAT_RX_PACKET_8192_9215_BYTES_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_STAT_RX_PACKET_8192_9215_BYTES_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_8192_9215_BYTES_LSB_STAT_RX_PACKET_8192_9215_BYTES_REG0_SHIFT 0

#define STAT_RX_PACKET_8192_9215_BYTES_MSB_OFFSET 0x0884

// DISC: 
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_STAT_RX_PACKET_8192_9215_BYTES_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_STAT_RX_PACKET_8192_9215_BYTES_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_8192_9215_BYTES_MSB_STAT_RX_PACKET_8192_9215_BYTES_REG1_SHIFT 0

#define STAT_RX_PACKET_LARGE_LSB_OFFSET 0x0888

// DISC: 
#define STAT_RX_PACKET_LARGE_LSB_STAT_RX_PACKET_LARGE_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_LARGE_LSB_STAT_RX_PACKET_LARGE_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_LARGE_LSB_STAT_RX_PACKET_LARGE_REG0_SHIFT 0

#define STAT_RX_PACKET_LARGE_MSB_OFFSET 0x088C

// DISC: 
#define STAT_RX_PACKET_LARGE_MSB_STAT_RX_PACKET_LARGE_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_LARGE_MSB_STAT_RX_PACKET_LARGE_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_LARGE_MSB_STAT_RX_PACKET_LARGE_REG1_SHIFT 0

#define STAT_RX_PACKET_SMALL_LSB_OFFSET 0x0890

// DISC: 
#define STAT_RX_PACKET_SMALL_LSB_STAT_RX_PACKET_SMALL_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_SMALL_LSB_STAT_RX_PACKET_SMALL_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_SMALL_LSB_STAT_RX_PACKET_SMALL_REG0_SHIFT 0

#define STAT_RX_PACKET_SMALL_MSB_OFFSET 0x0894

// DISC: 
#define STAT_RX_PACKET_SMALL_MSB_STAT_RX_PACKET_SMALL_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_SMALL_MSB_STAT_RX_PACKET_SMALL_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_SMALL_MSB_STAT_RX_PACKET_SMALL_REG1_SHIFT 0

#define STAT_RX_UNDERSIZE_LSB_OFFSET 0x0898

// DISC: 
#define STAT_RX_UNDERSIZE_LSB_STAT_RX_UNDERSIZE_REG0_MASK 0xffffffff
#define STAT_RX_UNDERSIZE_LSB_STAT_RX_UNDERSIZE_REG0_ACCESS XLNX_RO 
#define STAT_RX_UNDERSIZE_LSB_STAT_RX_UNDERSIZE_REG0_SHIFT 0

#define STAT_RX_UNDERSIZE_MSB_OFFSET 0x089C

// DISC: 
#define STAT_RX_UNDERSIZE_MSB_STAT_RX_UNDERSIZE_REG1_MASK 0x0000ffff
#define STAT_RX_UNDERSIZE_MSB_STAT_RX_UNDERSIZE_REG1_ACCESS XLNX_RO 
#define STAT_RX_UNDERSIZE_MSB_STAT_RX_UNDERSIZE_REG1_SHIFT 0

#define STAT_RX_FRAGMENT_LSB_OFFSET 0x08A0

// DISC: 
#define STAT_RX_FRAGMENT_LSB_STAT_RX_FRAGMENT_REG0_MASK 0xffffffff
#define STAT_RX_FRAGMENT_LSB_STAT_RX_FRAGMENT_REG0_ACCESS XLNX_RO 
#define STAT_RX_FRAGMENT_LSB_STAT_RX_FRAGMENT_REG0_SHIFT 0

#define STAT_RX_FRAGMENT_MSB_OFFSET 0x08A4

// DISC: 
#define STAT_RX_FRAGMENT_MSB_STAT_RX_FRAGMENT_REG1_MASK 0x0000ffff
#define STAT_RX_FRAGMENT_MSB_STAT_RX_FRAGMENT_REG1_ACCESS XLNX_RO 
#define STAT_RX_FRAGMENT_MSB_STAT_RX_FRAGMENT_REG1_SHIFT 0

#define STAT_RX_OVERSIZE_LSB_OFFSET 0x08A8

// DISC: 
#define STAT_RX_OVERSIZE_LSB_STAT_RX_OVERSIZE_REG0_MASK 0xffffffff
#define STAT_RX_OVERSIZE_LSB_STAT_RX_OVERSIZE_REG0_ACCESS XLNX_RO 
#define STAT_RX_OVERSIZE_LSB_STAT_RX_OVERSIZE_REG0_SHIFT 0

#define STAT_RX_OVERSIZE_MSB_OFFSET 0x08AC

// DISC: 
#define STAT_RX_OVERSIZE_MSB_STAT_RX_OVERSIZE_REG1_MASK 0x0000ffff
#define STAT_RX_OVERSIZE_MSB_STAT_RX_OVERSIZE_REG1_ACCESS XLNX_RO 
#define STAT_RX_OVERSIZE_MSB_STAT_RX_OVERSIZE_REG1_SHIFT 0

#define STAT_RX_TOOLONG_LSB_OFFSET 0x08B0

// DISC: 
#define STAT_RX_TOOLONG_LSB_STAT_RX_TOOLONG_REG0_MASK 0xffffffff
#define STAT_RX_TOOLONG_LSB_STAT_RX_TOOLONG_REG0_ACCESS XLNX_RO 
#define STAT_RX_TOOLONG_LSB_STAT_RX_TOOLONG_REG0_SHIFT 0

#define STAT_RX_TOOLONG_MSB_OFFSET 0x08B4

// DISC: 
#define STAT_RX_TOOLONG_MSB_STAT_RX_TOOLONG_REG1_MASK 0x0000ffff
#define STAT_RX_TOOLONG_MSB_STAT_RX_TOOLONG_REG1_ACCESS XLNX_RO 
#define STAT_RX_TOOLONG_MSB_STAT_RX_TOOLONG_REG1_SHIFT 0

#define STAT_RX_JABBER_LSB_OFFSET 0x08B8

// DISC: 
#define STAT_RX_JABBER_LSB_STAT_RX_JABBER_REG0_MASK 0xffffffff
#define STAT_RX_JABBER_LSB_STAT_RX_JABBER_REG0_ACCESS XLNX_RO 
#define STAT_RX_JABBER_LSB_STAT_RX_JABBER_REG0_SHIFT 0

#define STAT_RX_JABBER_MSB_OFFSET 0x08BC

// DISC: 
#define STAT_RX_JABBER_MSB_STAT_RX_JABBER_REG1_MASK 0x0000ffff
#define STAT_RX_JABBER_MSB_STAT_RX_JABBER_REG1_ACCESS XLNX_RO 
#define STAT_RX_JABBER_MSB_STAT_RX_JABBER_REG1_SHIFT 0

#define STAT_RX_BAD_FCS_LSB_OFFSET 0x08C0

// DISC: 
#define STAT_RX_BAD_FCS_LSB_STAT_RX_BAD_FCS_REG0_MASK 0xffffffff
#define STAT_RX_BAD_FCS_LSB_STAT_RX_BAD_FCS_REG0_ACCESS XLNX_RO 
#define STAT_RX_BAD_FCS_LSB_STAT_RX_BAD_FCS_REG0_SHIFT 0

#define STAT_RX_BAD_FCS_MSB_OFFSET 0x08C4

// DISC: 
#define STAT_RX_BAD_FCS_MSB_STAT_RX_BAD_FCS_REG1_MASK 0x0000ffff
#define STAT_RX_BAD_FCS_MSB_STAT_RX_BAD_FCS_REG1_ACCESS XLNX_RO 
#define STAT_RX_BAD_FCS_MSB_STAT_RX_BAD_FCS_REG1_SHIFT 0

#define STAT_RX_PACKET_BAD_FCS_LSB_OFFSET 0x08C8

// DISC: 
#define STAT_RX_PACKET_BAD_FCS_LSB_STAT_RX_PACKET_BAD_FCS_REG0_MASK 0xffffffff
#define STAT_RX_PACKET_BAD_FCS_LSB_STAT_RX_PACKET_BAD_FCS_REG0_ACCESS XLNX_RO 
#define STAT_RX_PACKET_BAD_FCS_LSB_STAT_RX_PACKET_BAD_FCS_REG0_SHIFT 0

#define STAT_RX_PACKET_BAD_FCS_MSB_OFFSET 0x08CC

// DISC: 
#define STAT_RX_PACKET_BAD_FCS_MSB_STAT_RX_PACKET_BAD_FCS_REG1_MASK 0x0000ffff
#define STAT_RX_PACKET_BAD_FCS_MSB_STAT_RX_PACKET_BAD_FCS_REG1_ACCESS XLNX_RO 
#define STAT_RX_PACKET_BAD_FCS_MSB_STAT_RX_PACKET_BAD_FCS_REG1_SHIFT 0

#define STAT_RX_STOMPED_FCS_LSB_OFFSET 0x08D0

// DISC: 
#define STAT_RX_STOMPED_FCS_LSB_STAT_RX_STOMPED_FCS_REG0_MASK 0xffffffff
#define STAT_RX_STOMPED_FCS_LSB_STAT_RX_STOMPED_FCS_REG0_ACCESS XLNX_RO 
#define STAT_RX_STOMPED_FCS_LSB_STAT_RX_STOMPED_FCS_REG0_SHIFT 0

#define STAT_RX_STOMPED_FCS_MSB_OFFSET 0x08D4

// DISC: 
#define STAT_RX_STOMPED_FCS_MSB_STAT_RX_STOMPED_FCS_REG1_MASK 0x0000ffff
#define STAT_RX_STOMPED_FCS_MSB_STAT_RX_STOMPED_FCS_REG1_ACCESS XLNX_RO 
#define STAT_RX_STOMPED_FCS_MSB_STAT_RX_STOMPED_FCS_REG1_SHIFT 0

#define STAT_RX_UNICAST_LSB_OFFSET 0x08D8

// DISC: 
#define STAT_RX_UNICAST_LSB_STAT_RX_UNICAST_REG0_MASK 0xffffffff
#define STAT_RX_UNICAST_LSB_STAT_RX_UNICAST_REG0_ACCESS XLNX_RO 
#define STAT_RX_UNICAST_LSB_STAT_RX_UNICAST_REG0_SHIFT 0

#define STAT_RX_UNICAST_MSB_OFFSET 0x08DC

// DISC: 
#define STAT_RX_UNICAST_MSB_STAT_RX_UNICAST_REG1_MASK 0x0000ffff
#define STAT_RX_UNICAST_MSB_STAT_RX_UNICAST_REG1_ACCESS XLNX_RO 
#define STAT_RX_UNICAST_MSB_STAT_RX_UNICAST_REG1_SHIFT 0

#define STAT_RX_MULTICAST_LSB_OFFSET 0x08E0

// DISC: 
#define STAT_RX_MULTICAST_LSB_STAT_RX_MULTICAST_REG0_MASK 0xffffffff
#define STAT_RX_MULTICAST_LSB_STAT_RX_MULTICAST_REG0_ACCESS XLNX_RO 
#define STAT_RX_MULTICAST_LSB_STAT_RX_MULTICAST_REG0_SHIFT 0

#define STAT_RX_MULTICAST_MSB_OFFSET 0x08E4

// DISC: 
#define STAT_RX_MULTICAST_MSB_STAT_RX_MULTICAST_REG1_MASK 0x0000ffff
#define STAT_RX_MULTICAST_MSB_STAT_RX_MULTICAST_REG1_ACCESS XLNX_RO 
#define STAT_RX_MULTICAST_MSB_STAT_RX_MULTICAST_REG1_SHIFT 0

#define STAT_RX_BROADCAST_LSB_OFFSET 0x08E8

// DISC: 
#define STAT_RX_BROADCAST_LSB_STAT_RX_BROADCAST_REG0_MASK 0xffffffff
#define STAT_RX_BROADCAST_LSB_STAT_RX_BROADCAST_REG0_ACCESS XLNX_RO 
#define STAT_RX_BROADCAST_LSB_STAT_RX_BROADCAST_REG0_SHIFT 0

#define STAT_RX_BROADCAST_MSB_OFFSET 0x08EC

// DISC: 
#define STAT_RX_BROADCAST_MSB_STAT_RX_BROADCAST_REG1_MASK 0x0000ffff
#define STAT_RX_BROADCAST_MSB_STAT_RX_BROADCAST_REG1_ACCESS XLNX_RO 
#define STAT_RX_BROADCAST_MSB_STAT_RX_BROADCAST_REG1_SHIFT 0

#define STAT_RX_VLAN_LSB_OFFSET 0x08F0

// DISC: 
#define STAT_RX_VLAN_LSB_STAT_RX_VLAN_REG0_MASK 0xffffffff
#define STAT_RX_VLAN_LSB_STAT_RX_VLAN_REG0_ACCESS XLNX_RO 
#define STAT_RX_VLAN_LSB_STAT_RX_VLAN_REG0_SHIFT 0

#define STAT_RX_VLAN_MSB_OFFSET 0x08F4

// DISC: 
#define STAT_RX_VLAN_MSB_STAT_RX_VLAN_REG1_MASK 0x0000ffff
#define STAT_RX_VLAN_MSB_STAT_RX_VLAN_REG1_ACCESS XLNX_RO 
#define STAT_RX_VLAN_MSB_STAT_RX_VLAN_REG1_SHIFT 0

#define STAT_RX_PAUSE_LSB_OFFSET 0x08F8

// DISC: 
#define STAT_RX_PAUSE_LSB_STAT_RX_PAUSE_REG0_MASK 0xffffffff
#define STAT_RX_PAUSE_LSB_STAT_RX_PAUSE_REG0_ACCESS XLNX_RO 
#define STAT_RX_PAUSE_LSB_STAT_RX_PAUSE_REG0_SHIFT 0

#define STAT_RX_PAUSE_MSB_OFFSET 0x08FC

// DISC: 
#define STAT_RX_PAUSE_MSB_STAT_RX_PAUSE_REG1_MASK 0x0000ffff
#define STAT_RX_PAUSE_MSB_STAT_RX_PAUSE_REG1_ACCESS XLNX_RO 
#define STAT_RX_PAUSE_MSB_STAT_RX_PAUSE_REG1_SHIFT 0

#define STAT_RX_USER_PAUSE_LSB_OFFSET 0x0900

// DISC: 
#define STAT_RX_USER_PAUSE_LSB_STAT_RX_USER_PAUSE_REG0_MASK 0xffffffff
#define STAT_RX_USER_PAUSE_LSB_STAT_RX_USER_PAUSE_REG0_ACCESS XLNX_RO 
#define STAT_RX_USER_PAUSE_LSB_STAT_RX_USER_PAUSE_REG0_SHIFT 0

#define STAT_RX_USER_PAUSE_MSB_OFFSET 0x0904

// DISC: 
#define STAT_RX_USER_PAUSE_MSB_STAT_RX_USER_PAUSE_REG1_MASK 0x0000ffff
#define STAT_RX_USER_PAUSE_MSB_STAT_RX_USER_PAUSE_REG1_ACCESS XLNX_RO 
#define STAT_RX_USER_PAUSE_MSB_STAT_RX_USER_PAUSE_REG1_SHIFT 0

#define STAT_RX_INRANGEERR_LSB_OFFSET 0x0908

// DISC: 
#define STAT_RX_INRANGEERR_LSB_STAT_RX_INRANGEERR_REG0_MASK 0xffffffff
#define STAT_RX_INRANGEERR_LSB_STAT_RX_INRANGEERR_REG0_ACCESS XLNX_RO 
#define STAT_RX_INRANGEERR_LSB_STAT_RX_INRANGEERR_REG0_SHIFT 0

#define STAT_RX_INRANGEERR_MSB_OFFSET 0x090C

// DISC: 
#define STAT_RX_INRANGEERR_MSB_STAT_RX_INRANGEERR_REG1_MASK 0x0000ffff
#define STAT_RX_INRANGEERR_MSB_STAT_RX_INRANGEERR_REG1_ACCESS XLNX_RO 
#define STAT_RX_INRANGEERR_MSB_STAT_RX_INRANGEERR_REG1_SHIFT 0

#define STAT_RX_TRUNCATED_LSB_OFFSET 0x0910

// DISC: 
#define STAT_RX_TRUNCATED_LSB_STAT_RX_TRUNCATED_REG0_MASK 0xffffffff
#define STAT_RX_TRUNCATED_LSB_STAT_RX_TRUNCATED_REG0_ACCESS XLNX_RO 
#define STAT_RX_TRUNCATED_LSB_STAT_RX_TRUNCATED_REG0_SHIFT 0

#define STAT_RX_TRUNCATED_MSB_OFFSET 0x0914

// DISC: 
#define STAT_RX_TRUNCATED_MSB_STAT_RX_TRUNCATED_REG1_MASK 0x0000ffff
#define STAT_RX_TRUNCATED_MSB_STAT_RX_TRUNCATED_REG1_ACCESS XLNX_RO 
#define STAT_RX_TRUNCATED_MSB_STAT_RX_TRUNCATED_REG1_SHIFT 0

#define STAT_RX_TEST_PATTERN_MISMATCH_LSB_OFFSET 0x0918

// DISC: 
#define STAT_RX_TEST_PATTERN_MISMATCH_LSB_STAT_RX_TEST_PATTERN_MISMATCH_REG0_MASK 0xffffffff
#define STAT_RX_TEST_PATTERN_MISMATCH_LSB_STAT_RX_TEST_PATTERN_MISMATCH_REG0_ACCESS XLNX_RO 
#define STAT_RX_TEST_PATTERN_MISMATCH_LSB_STAT_RX_TEST_PATTERN_MISMATCH_REG0_SHIFT 0

#define STAT_RX_TEST_PATTERN_MISMATCH_MSB_OFFSET 0x091C

// DISC: 
#define STAT_RX_TEST_PATTERN_MISMATCH_MSB_STAT_RX_TEST_PATTERN_MISMATCH_REG1_MASK 0x0000ffff
#define STAT_RX_TEST_PATTERN_MISMATCH_MSB_STAT_RX_TEST_PATTERN_MISMATCH_REG1_ACCESS XLNX_RO 
#define STAT_RX_TEST_PATTERN_MISMATCH_MSB_STAT_RX_TEST_PATTERN_MISMATCH_REG1_SHIFT 0

#define STAT_FEC_INC_CORRECT_COUNT_LSB_OFFSET 0x0920

// DISC: 
#define STAT_FEC_INC_CORRECT_COUNT_LSB_STAT_FEC_INC_CORRECT_COUNT_REG0_MASK 0xffffffff
#define STAT_FEC_INC_CORRECT_COUNT_LSB_STAT_FEC_INC_CORRECT_COUNT_REG0_ACCESS XLNX_RO 
#define STAT_FEC_INC_CORRECT_COUNT_LSB_STAT_FEC_INC_CORRECT_COUNT_REG0_SHIFT 0

#define STAT_FEC_INC_CORRECT_COUNT_MSB_OFFSET 0x0924

// DISC: 
#define STAT_FEC_INC_CORRECT_COUNT_MSB_STAT_FEC_INC_CORRECT_COUNT_REG1_MASK 0x0000ffff
#define STAT_FEC_INC_CORRECT_COUNT_MSB_STAT_FEC_INC_CORRECT_COUNT_REG1_ACCESS XLNX_RO 
#define STAT_FEC_INC_CORRECT_COUNT_MSB_STAT_FEC_INC_CORRECT_COUNT_REG1_SHIFT 0

#define STAT_FEC_INC_CANT_CORRECT_COUNT_LSB_OFFSET 0x0928

// DISC: 
#define STAT_FEC_INC_CANT_CORRECT_COUNT_LSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG0_MASK 0xffffffff
#define STAT_FEC_INC_CANT_CORRECT_COUNT_LSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG0_ACCESS XLNX_RO 
#define STAT_FEC_INC_CANT_CORRECT_COUNT_LSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG0_SHIFT 0

#define STAT_FEC_INC_CANT_CORRECT_COUNT_MSB_OFFSET 0x092C

// DISC: 
#define STAT_FEC_INC_CANT_CORRECT_COUNT_MSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG1_MASK 0x0000ffff
#define STAT_FEC_INC_CANT_CORRECT_COUNT_MSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG1_ACCESS XLNX_RO 
#define STAT_FEC_INC_CANT_CORRECT_COUNT_MSB_STAT_FEC_INC_CANT_CORRECT_COUNT_REG1_SHIFT 0
/*
 *
address, regname, bitfieldname, bitfield range, Description
0000,GT_RESET_REG,CTL_GT_RESET_ALL, CTL_GT_RESET_ALL:1, ; 
0000,GT_RESET_REG,CTL_GT_RX_RESET, CTL_GT_RX_RESET:1, ; 
0000,GT_RESET_REG,CTL_GT_TX_RESET, CTL_GT_TX_RESET:1, ; 
0004,RESET_REG,RX_SERDES_RESET, RX_SERDES_RESET:2, ; 
0004,RESET_REG,CTL_AN_RESET, CTL_AN_RESET:1, ; 
0004,RESET_REG,TX_SERDES_RESET, TX_SERDES_RESET:1, ; 
0004,RESET_REG,RX_RESET, RX_RESET:1, ; 
0004,RESET_REG,TX_RESET, TX_RESET:1, ; 
0008,MODE_REG,EN_WR_SLVERR_INDICATION, EN_WR_SLVERR_INDICATION:1, ; 
0008,MODE_REG,EN_RD_SLVERR_INDICATION, EN_RD_SLVERR_INDICATION:1, ; 
0008,MODE_REG,TICK_REG_MODE_SEL, TICK_REG_MODE_SEL:1, ; 
0008,MODE_REG,CTL_LOCAL_LOOPBACK, CTL_LOCAL_LOOPBACK:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_ENABLE, CTL_TX_ENABLE:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_FCS_INS_ENABLE, CTL_TX_FCS_INS_ENABLE:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_IGNORE_FCS, CTL_TX_IGNORE_FCS:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_SEND_LFI, CTL_TX_SEND_LFI:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_SEND_RFI, CTL_TX_SEND_RFI:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_SEND_IDLE, CTL_TX_SEND_IDLE:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_IPG_VALUE, CTL_TX_IPG_VALUE:4, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_TEST_PATTERN, CTL_TX_TEST_PATTERN:1, ; 
000C,CONFIGURATION_TX_REG1,CTL_TX_CUSTOM_PREAMBLE_ENABLE, CTL_TX_CUSTOM_PREAMBLE_ENABLE:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_ENABLE, CTL_RX_ENABLE:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_DELETE_FCS, CTL_RX_DELETE_FCS:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_IGNORE_FCS, CTL_RX_IGNORE_FCS:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_PROCESS_LFI, CTL_RX_PROCESS_LFI:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_CHECK_SFD, CTL_RX_CHECK_SFD:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_CHECK_PREAMBLE, CTL_RX_CHECK_PREAMBLE:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_FORCE_RESYNC, CTL_RX_FORCE_RESYNC:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_TEST_PATTERN, CTL_RX_TEST_PATTERN:1, ; 
0014,CONFIGURATION_RX_REG1,CTL_RX_CUSTOM_PREAMBLE_ENABLE, CTL_RX_CUSTOM_PREAMBLE_ENABLE:1, ; 
0018,CONFIGURATION_RX_MTU,CTL_RX_MIN_PACKET_LEN, CTL_RX_MIN_PACKET_LEN:8, ; 
0018,CONFIGURATION_RX_MTU,CTL_RX_MAX_PACKET_LEN, CTL_RX_MAX_PACKET_LEN:15, ; 
001C,CONFIGURATION_VL_LENGTH_REG,CTL_TX_VL_LENGTH_MINUS1, CTL_TX_VL_LENGTH_MINUS1:16, ; 
001C,CONFIGURATION_VL_LENGTH_REG,CTL_RX_VL_LENGTH_MINUS1, CTL_RX_VL_LENGTH_MINUS1:16, ; 
0020,TICK_REG,TICK_REG, TICK_REG:1, ; 
0024,CONFIGURATION_REVISION_REG,MAJOR_REV, MAJOR_REV:8, ; 
0024,CONFIGURATION_REVISION_REG,MINOR_REV, MINOR_REV:8, ; 
0024,CONFIGURATION_REVISION_REG,PATCH_REV, PATCH_REV:8, ; 
0038,CONFIGURATION_1588_REG,CTL_TX_PTP_1STEP_ENABLE, CTL_TX_PTP_1STEP_ENABLE:1, ; 
0038,CONFIGURATION_1588_REG,CTL_TX_PTP_VLANE_ADJUST_MODE, CTL_TX_PTP_VLANE_ADJUST_MODE:1, ; 
0038,CONFIGURATION_1588_REG,CTL_PTP_TRANSPCLK_MODE, CTL_PTP_TRANSPCLK_MODE:1, ; 
0038,CONFIGURATION_1588_REG,CTL_TX_PTP_LATENCY_ADJUST, CTL_TX_PTP_LATENCY_ADJUST:11, ; 
0040,CONFIGURATION_TX_FLOW_CONTROL_REG1,CTL_TX_PAUSE_ENABLE, CTL_TX_PAUSE_ENABLE:9, ; 
0044,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1,CTL_TX_PAUSE_REFRESH_TIMER0, CTL_TX_PAUSE_REFRESH_TIMER0:16, ; 
0044,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG1,CTL_TX_PAUSE_REFRESH_TIMER1, CTL_TX_PAUSE_REFRESH_TIMER1:16, ; 
0048,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2,CTL_TX_PAUSE_REFRESH_TIMER2, CTL_TX_PAUSE_REFRESH_TIMER2:16, ; 
0048,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG2,CTL_TX_PAUSE_REFRESH_TIMER3, CTL_TX_PAUSE_REFRESH_TIMER3:16, ; 
004C,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3,CTL_TX_PAUSE_REFRESH_TIMER4, CTL_TX_PAUSE_REFRESH_TIMER4:16, ; 
004C,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG3,CTL_TX_PAUSE_REFRESH_TIMER5, CTL_TX_PAUSE_REFRESH_TIMER5:16, ; 
0050,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4,CTL_TX_PAUSE_REFRESH_TIMER6, CTL_TX_PAUSE_REFRESH_TIMER6:16, ; 
0050,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG4,CTL_TX_PAUSE_REFRESH_TIMER7, CTL_TX_PAUSE_REFRESH_TIMER7:16, ; 
0054,CONFIGURATION_TX_FLOW_CONTROL_REFRESH_REG5,CTL_TX_PAUSE_REFRESH_TIMER8, CTL_TX_PAUSE_REFRESH_TIMER8:16, ; 
0058,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1,CTL_TX_PAUSE_QUANTA0, CTL_TX_PAUSE_QUANTA0:16, ; 
0058,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG1,CTL_TX_PAUSE_QUANTA1, CTL_TX_PAUSE_QUANTA1:16, ; 
005C,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2,CTL_TX_PAUSE_QUANTA2, CTL_TX_PAUSE_QUANTA2:16, ; 
005C,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG2,CTL_TX_PAUSE_QUANTA3, CTL_TX_PAUSE_QUANTA3:16, ; 
0060,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3,CTL_TX_PAUSE_QUANTA4, CTL_TX_PAUSE_QUANTA4:16, ; 
0060,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG3,CTL_TX_PAUSE_QUANTA5, CTL_TX_PAUSE_QUANTA5:16, ; 
0064,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4,CTL_TX_PAUSE_QUANTA6, CTL_TX_PAUSE_QUANTA6:16, ; 
0064,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG4,CTL_TX_PAUSE_QUANTA7, CTL_TX_PAUSE_QUANTA7:16, ; 
0068,CONFIGURATION_TX_FLOW_CONTROL_QUANTA_REG5,CTL_TX_PAUSE_QUANTA8, CTL_TX_PAUSE_QUANTA8:16, ;
04A0,STAT_GTWIZ_RESET_DONE,STAT_GTWIZ_RESET_TX_DONE, STAT_GTWIZ_RESET_TX_DONE:1, ; 
04A0,STAT_GTWIZ_RESET_DONE,STAT_GTWIZ_RESET_RX_DONE, STAT_GTWIZ_RESET_RX_DONE:1, ;  
006C,CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG,CTL_TX_ETHERTYPE_PPP, CTL_TX_ETHERTYPE_PPP:16, ; 
006C,CONFIGURATION_TX_FLOW_CONTROL_PPP_ETYPE_OP_REG,CTL_TX_OPCODE_PPP, CTL_TX_OPCODE_PPP:16, ; 
0070,CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG,CTL_TX_ETHERTYPE_GPP, CTL_TX_ETHERTYPE_GPP:16, ; 
0070,CONFIGURATION_TX_FLOW_CONTROL_GPP_ETYPE_OP_REG,CTL_TX_OPCODE_GPP, CTL_TX_OPCODE_GPP:16, ; 
0074,CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_LSB,CTL_TX_DA_GPP_REG0, CTL_TX_DA_GPP:32, ; 
0078,CONFIGURATION_TX_FLOW_CONTROL_GPP_DA_REG_MSB,CTL_TX_DA_GPP_REG1, CTL_TX_DA_GPP:16, ; 
007C,CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_LSB,CTL_TX_SA_GPP_REG0, CTL_TX_SA_GPP:32, ; 
0080,CONFIGURATION_TX_FLOW_CONTROL_GPP_SA_REG_MSB,CTL_TX_SA_GPP_REG1, CTL_TX_SA_GPP:16, ; 
0084,CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_LSB,CTL_TX_DA_PPP_REG0, CTL_TX_DA_PPP:32, ; 
0088,CONFIGURATION_TX_FLOW_CONTROL_PPP_DA_REG_MSB,CTL_TX_DA_PPP_REG1, CTL_TX_DA_PPP:16, ; 
008C,CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_LSB,CTL_TX_SA_PPP_REG0, CTL_TX_SA_PPP:32, ; 
0090,CONFIGURATION_TX_FLOW_CONTROL_PPP_SA_REG_MSB,CTL_TX_SA_PPP_REG1, CTL_TX_SA_PPP:16, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_PAUSE_ENABLE, CTL_RX_PAUSE_ENABLE:9, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_FORWARD_CONTROL, CTL_RX_FORWARD_CONTROL:1, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_ENABLE_GCP, CTL_RX_ENABLE_GCP:1, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_ENABLE_PCP, CTL_RX_ENABLE_PCP:1, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_ENABLE_GPP, CTL_RX_ENABLE_GPP:1, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_ENABLE_PPP, CTL_RX_ENABLE_PPP:1, ; 
0094,CONFIGURATION_RX_FLOW_CONTROL_REG1,CTL_RX_CHECK_ACK, CTL_RX_CHECK_ACK:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_MCAST_GCP, CTL_RX_CHECK_MCAST_GCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_UCAST_GCP, CTL_RX_CHECK_UCAST_GCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_SA_GCP, CTL_RX_CHECK_SA_GCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_ETYPE_GCP, CTL_RX_CHECK_ETYPE_GCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_OPCODE_GCP, CTL_RX_CHECK_OPCODE_GCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_MCAST_PCP, CTL_RX_CHECK_MCAST_PCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_UCAST_PCP, CTL_RX_CHECK_UCAST_PCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_SA_PCP, CTL_RX_CHECK_SA_PCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_ETYPE_PCP, CTL_RX_CHECK_ETYPE_PCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_OPCODE_PCP, CTL_RX_CHECK_OPCODE_PCP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_MCAST_GPP, CTL_RX_CHECK_MCAST_GPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_UCAST_GPP, CTL_RX_CHECK_UCAST_GPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_SA_GPP, CTL_RX_CHECK_SA_GPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_ETYPE_GPP, CTL_RX_CHECK_ETYPE_GPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_OPCODE_GPP, CTL_RX_CHECK_OPCODE_GPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_MCAST_PPP, CTL_RX_CHECK_MCAST_PPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_UCAST_PPP, CTL_RX_CHECK_UCAST_PPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_SA_PPP, CTL_RX_CHECK_SA_PPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_ETYPE_PPP, CTL_RX_CHECK_ETYPE_PPP:1, ; 
0098,CONFIGURATION_RX_FLOW_CONTROL_REG2,CTL_RX_CHECK_OPCODE_PPP, CTL_RX_CHECK_OPCODE_PPP:1, ; 
009C,CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG,CTL_RX_ETYPE_PPP, CTL_RX_ETYPE_PPP:16, ; 
009C,CONFIGURATION_RX_FLOW_CONTROL_PPP_ETYPE_OP_REG,CTL_RX_OPCODE_PPP, CTL_RX_OPCODE_PPP:16, ; 
00A0,CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG,CTL_RX_ETYPE_GPP, CTL_RX_ETYPE_GPP:16, ; 
00A0,CONFIGURATION_RX_FLOW_CONTROL_GPP_ETYPE_OP_REG,CTL_RX_OPCODE_GPP, CTL_RX_OPCODE_GPP:16, ; 
00A4,CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG,CTL_RX_ETYPE_GCP, CTL_RX_ETYPE_GCP:16, ; 
00A4,CONFIGURATION_RX_FLOW_CONTROL_GCP_PCP_TYPE_REG,CTL_RX_ETYPE_PCP, CTL_RX_ETYPE_PCP:16, ; 
00A8,CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG,CTL_RX_OPCODE_MIN_PCP, CTL_RX_OPCODE_MIN_PCP:16, ; 
00A8,CONFIGURATION_RX_FLOW_CONTROL_PCP_OP_REG,CTL_RX_OPCODE_MAX_PCP, CTL_RX_OPCODE_MAX_PCP:16, ; 
00AC,CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG,CTL_RX_OPCODE_MIN_GCP, CTL_RX_OPCODE_MIN_GCP:16, ; 
00AC,CONFIGURATION_RX_FLOW_CONTROL_GCP_OP_REG,CTL_RX_OPCODE_MAX_GCP, CTL_RX_OPCODE_MAX_GCP:16, ; 
00B0,CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_LSB,CTL_RX_PAUSE_DA_UCAST_REG0, CTL_RX_PAUSE_DA_UCAST:32, ; 
00B4,CONFIGURATION_RX_FLOW_CONTROL_DA_REG1_MSB,CTL_RX_PAUSE_DA_UCAST_REG1, CTL_RX_PAUSE_DA_UCAST:16, ; 
00B8,CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_LSB,CTL_RX_PAUSE_DA_MCAST_REG0, CTL_RX_PAUSE_DA_MCAST:32, ; 
00BC,CONFIGURATION_RX_FLOW_CONTROL_DA_REG2_MSB,CTL_RX_PAUSE_DA_MCAST_REG1, CTL_RX_PAUSE_DA_MCAST:16, ; 
00C0,CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_LSB,CTL_RX_PAUSE_SA_REG0, CTL_RX_PAUSE_SA:32, ; 
00C4,CONFIGURATION_RX_FLOW_CONTROL_SA_REG1_MSB,CTL_RX_PAUSE_SA_REG1, CTL_RX_PAUSE_SA:16, ; 
00D0,CONFIGURATION_RSFEC_REG,CTL_RSFEC_ENABLE, CTL_RSFEC_ENABLE:1, ; 
00D0,CONFIGURATION_RSFEC_REG,CTL_RX_RSFEC_ENABLE_INDICATION, CTL_RX_RSFEC_ENABLE_INDICATION:1, ; 
00D0,CONFIGURATION_RSFEC_REG,CTL_RX_RSFEC_ENABLE_CORRECTION, CTL_RX_RSFEC_ENABLE_CORRECTION:1, ; 
00D0,CONFIGURATION_RSFEC_REG,CTL_RSFEC_IEEE_ERROR_INDICATION_MODE, CTL_RSFEC_IEEE_ERROR_INDICATION_MODE:1, ; 
00D4,CONFIGURATION_FEC_REG,CTL_FEC_RX_ENABLE, CTL_FEC_RX_ENABLE:1, ; 
00D4,CONFIGURATION_FEC_REG,CTL_FEC_TX_ENABLE, CTL_FEC_TX_ENABLE:1, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_AUTONEG_ENABLE, CTL_AUTONEG_ENABLE:1, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_AUTONEG_BYPASS, CTL_AUTONEG_BYPASS:1, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_AN_NONCE_SEED, CTL_AN_NONCE_SEED:8, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_AN_PSEUDO_SEL, CTL_AN_PSEUDO_SEL:1, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_RESTART_NEGOTIATION, CTL_RESTART_NEGOTIATION:1, ; 
00E0,CONFIGURATION_AN_CONTROL_REG1,CTL_AN_LOCAL_FAULT, CTL_AN_LOCAL_FAULT:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_PAUSE, CTL_AN_PAUSE:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_ASMDIR, CTL_AN_ASMDIR:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_FEC_10G_REQUEST, CTL_AN_FEC_10G_REQUEST:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_FEC_ABILITY_OVERRIDE, CTL_AN_FEC_ABILITY_OVERRIDE:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_CL91_FEC_REQUEST, CTL_AN_CL91_FEC_REQUEST:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_CL91_FEC_ABILITY, CTL_AN_CL91_FEC_ABILITY:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_FEC_25G_RS_REQUEST, CTL_AN_FEC_25G_RS_REQUEST:1, ; 
00E4,CONFIGURATION_AN_CONTROL_REG2,CTL_AN_FEC_25G_BASER_REQUEST, CTL_AN_FEC_25G_BASER_REQUEST:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_1000BASE_KX, CTL_AN_ABILITY_1000BASE_KX:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_10GBASE_KX4, CTL_AN_ABILITY_10GBASE_KX4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_10GBASE_KR, CTL_AN_ABILITY_10GBASE_KR:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_40GBASE_KR4, CTL_AN_ABILITY_40GBASE_KR4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_40GBASE_CR4, CTL_AN_ABILITY_40GBASE_CR4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_100GBASE_CR10, CTL_AN_ABILITY_100GBASE_CR10:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_100GBASE_KP4, CTL_AN_ABILITY_100GBASE_KP4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_100GBASE_KR4, CTL_AN_ABILITY_100GBASE_KR4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_100GBASE_CR4, CTL_AN_ABILITY_100GBASE_CR4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_25GBASE_KRCR_S, CTL_AN_ABILITY_25GBASE_KRCR_S:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_25GBASE_KRCR, CTL_AN_ABILITY_25GBASE_KRCR:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_2_5GBASE_KX, CTL_AN_ABILITY_2_5GBASE_KX:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_5GBASE_KR, CTL_AN_ABILITY_5GBASE_KR:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_50GBASE_KRCR, CTL_AN_ABILITY_50GBASE_KRCR:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_100GBASE_KR2CR2, CTL_AN_ABILITY_100GBASE_KR2CR2:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_200GBASE_KR4CR4, CTL_AN_ABILITY_200GBASE_KR4CR4:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_25GBASE_KR1, CTL_AN_ABILITY_25GBASE_KR1:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_25GBASE_CR1, CTL_AN_ABILITY_25GBASE_CR1:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_50GBASE_KR2, CTL_AN_ABILITY_50GBASE_KR2:1, ; 
00F8,CONFIGURATION_AN_ABILITY,CTL_AN_ABILITY_50GBASE_CR2, CTL_AN_ABILITY_50GBASE_CR2:1, ; 
0100,CONFIGURATION_LT_CONTROL_REG1,CTL_LT_TRAINING_ENABLE, CTL_LT_TRAINING_ENABLE:1, ; 
0100,CONFIGURATION_LT_CONTROL_REG1,CTL_LT_RESTART_TRAINING, CTL_LT_RESTART_TRAINING:1, ; 
0104,CONFIGURATION_LT_TRAINED_REG,CTL_LT_RX_TRAINED, CTL_LT_RX_TRAINED:4, ; 
0108,CONFIGURATION_LT_PRESET_REG,CTL_LT_PRESET_TO_TX, CTL_LT_PRESET_TO_TX:4, ; 
010C,CONFIGURATION_LT_INIT_REG,CTL_LT_INITIALIZE_TO_TX, CTL_LT_INITIALIZE_TO_TX:4, ; 
0110,CONFIGURATION_LT_SEED_REG0,CTL_LT_PSEUDO_SEED0, CTL_LT_PSEUDO_SEED0:11, ; 
0110,CONFIGURATION_LT_SEED_REG0,CTL_LT_PSEUDO_SEED1, CTL_LT_PSEUDO_SEED1:11, ; 
0114,CONFIGURATION_LT_SEED_REG1,CTL_LT_PSEUDO_SEED2, CTL_LT_PSEUDO_SEED2:11, ; 
0114,CONFIGURATION_LT_SEED_REG1,CTL_LT_PSEUDO_SEED3, CTL_LT_PSEUDO_SEED3:11, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K_P1_TO_TX0, CTL_LT_K_P1_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K0_TO_TX0, CTL_LT_K0_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K_M1_TO_TX0, CTL_LT_K_M1_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT_P1_TO_TX0, CTL_LT_STAT_P1_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT0_TO_TX0, CTL_LT_STAT0_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT_M1_TO_TX0, CTL_LT_STAT_M1_TO_TX0:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K_P1_TO_TX1, CTL_LT_K_P1_TO_TX1:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K0_TO_TX1, CTL_LT_K0_TO_TX1:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_K_M1_TO_TX1, CTL_LT_K_M1_TO_TX1:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT_P1_TO_TX1, CTL_LT_STAT_P1_TO_TX1:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT0_TO_TX1, CTL_LT_STAT0_TO_TX1:2, ; 
0130,CONFIGURATION_LT_COEFFICIENT_REG0,CTL_LT_STAT_M1_TO_TX1, CTL_LT_STAT_M1_TO_TX1:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K_P1_TO_TX2, CTL_LT_K_P1_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K0_TO_TX2, CTL_LT_K0_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K_M1_TO_TX2, CTL_LT_K_M1_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT_P1_TO_TX2, CTL_LT_STAT_P1_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT0_TO_TX2, CTL_LT_STAT0_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT_M1_TO_TX2, CTL_LT_STAT_M1_TO_TX2:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K_P1_TO_TX3, CTL_LT_K_P1_TO_TX3:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K0_TO_TX3, CTL_LT_K0_TO_TX3:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_K_M1_TO_TX3, CTL_LT_K_M1_TO_TX3:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT_P1_TO_TX3, CTL_LT_STAT_P1_TO_TX3:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT0_TO_TX3, CTL_LT_STAT0_TO_TX3:2, ; 
0134,CONFIGURATION_LT_COEFFICIENT_REG1,CTL_LT_STAT_M1_TO_TX3, CTL_LT_STAT_M1_TO_TX3:2, ; 
0138,USER_REG_0,USER_REG0, USER_REG0:32, ; 
013C,SWITCH_CORE_SPEED_REG,AXI_CTL_CORE_MODE_SWITCH, AXI_CTL_CORE_MODE_SWITCH:0, ; 
0154,GT_WIZ_CHANNEL_LOOPBACK_REG,GTWIZ_LOOPBACK,GTWIZ_LOOPBACK:3, ;
0400,STAT_TX_STATUS_REG1,STAT_TX_LOCAL_FAULT, STAT_TX_LOCAL_FAULT:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_STATUS, STAT_RX_STATUS:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_ALIGNED, STAT_RX_ALIGNED:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_MISALIGNED, STAT_RX_MISALIGNED:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_ALIGNED_ERR, STAT_RX_ALIGNED_ERR:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_HI_BER, STAT_RX_HI_BER:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_REMOTE_FAULT, STAT_RX_REMOTE_FAULT:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_LOCAL_FAULT, STAT_RX_LOCAL_FAULT:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_INTERNAL_LOCAL_FAULT, STAT_RX_INTERNAL_LOCAL_FAULT:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_RECEIVED_LOCAL_FAULT, STAT_RX_RECEIVED_LOCAL_FAULT:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_BAD_PREAMBLE, STAT_RX_BAD_PREAMBLE:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_BAD_SFD, STAT_RX_BAD_SFD:1, ; 
0404,STAT_RX_STATUS_REG1,STAT_RX_GOT_SIGNAL_OS, STAT_RX_GOT_SIGNAL_OS:1, ; 
0408,STAT_STATUS_REG1,STAT_TX_FIFO_ERROR, STAT_TX_FIFO_ERROR:1, ; 
0408,STAT_STATUS_REG1,STAT_TX_UNDERFLOW_ERR, STAT_TX_UNDERFLOW_ERR:1, ; 
0408,STAT_STATUS_REG1,STAT_TX_OVERFLOW_ERR, STAT_TX_OVERFLOW_ERR:1, ; 
0408,STAT_STATUS_REG1,STAT_TX_PTP_FIFO_READ_ERROR, STAT_TX_PTP_FIFO_READ_ERROR:1, ; 
0408,STAT_STATUS_REG1,STAT_TX_PTP_FIFO_WRITE_ERROR, STAT_TX_PTP_FIFO_WRITE_ERROR:1, ; 
0408,STAT_STATUS_REG1,STAT_RX_FIFO_ERROR, STAT_RX_FIFO_ERROR:1, ; 
040C,STAT_RX_BLOCK_LOCK_REG,STAT_RX_BLOCK_LOCK, STAT_RX_BLOCK_LOCK:4, ; 
0410,STAT_RX_LANE_SYNC_REG,STAT_RX_SYNCED, STAT_RX_SYNCED:4, ; 
0414,STAT_RX_LANE_SYNC_ERR_REG,STAT_RX_SYNCED_ERR, STAT_RX_SYNCED_ERR:4, ; 
0418,STAT_RX_AM_ERR_REG,STAT_RX_MF_ERR, STAT_RX_MF_ERR:4, ; 
041C,STAT_RX_AM_LEN_ERR_REG,STAT_RX_MF_LEN_ERR, STAT_RX_MF_LEN_ERR:4, ; 
0420,STAT_RX_AM_REPEAT_ERR_REG,STAT_RX_MF_REPEAT_ERR, STAT_RX_MF_REPEAT_ERR:4, ; 
0424,STAT_RX_LANE_DEMUXED,STAT_RX_VL_DEMUXED, STAT_RX_VL_DEMUXED:4, ; 
0428,STAT_RX_PCS_LANE_NUM_REG1,STAT_RX_VL_NUMBER_0, STAT_RX_VL_NUMBER_0:2, ; 
0428,STAT_RX_PCS_LANE_NUM_REG1,STAT_RX_VL_NUMBER_1, STAT_RX_VL_NUMBER_1:2, ; 
0428,STAT_RX_PCS_LANE_NUM_REG1,STAT_RX_VL_NUMBER_2, STAT_RX_VL_NUMBER_2:2, ; 
0428,STAT_RX_PCS_LANE_NUM_REG1,STAT_RX_VL_NUMBER_3, STAT_RX_VL_NUMBER_3:2, ; 
043C,STAT_RX_RSFEC_STATUS_REG,STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS, STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS:1, ; 
043C,STAT_RX_RSFEC_STATUS_REG,STAT_RX_RSFEC_HI_SER, STAT_RX_RSFEC_HI_SER:1, ; 
043C,STAT_RX_RSFEC_STATUS_REG,STAT_RX_RSFEC_AM_LOCK0, STAT_RX_RSFEC_AM_LOCK0:1, ; 
043C,STAT_RX_RSFEC_STATUS_REG,STAT_RX_RSFEC_AM_LOCK1, STAT_RX_RSFEC_AM_LOCK1:1, ; 
043C,STAT_RX_RSFEC_STATUS_REG,STAT_RX_RSFEC_LANE_MAPPING, STAT_RX_RSFEC_LANE_MAPPING:2, ; 
0440,STAT_RX_RSFEC_LANE_FILL_REG1,STAT_RX_RSFEC_LANE_FILL_0, STAT_RX_RSFEC_LANE_FILL_0:14, ; 
0440,STAT_RX_RSFEC_LANE_FILL_REG1,STAT_RX_RSFEC_LANE_FILL_1, STAT_RX_RSFEC_LANE_FILL_1:14, ; 
0448,STAT_RX_FEC_STATUS_REG,STAT_FEC_RX_LOCK, STAT_FEC_RX_LOCK:4, ; 
0448,STAT_RX_FEC_STATUS_REG,STAT_FEC_LOCK_ERROR, STAT_FEC_LOCK_ERROR:4, ; 
044C,STAT_TX_RSFEC_STATUS_REG,STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS, STAT_TX_RSFEC_LANE_ALIGNMENT_STATUS:1, ; 
044C,STAT_TX_RSFEC_STATUS_REG,STAT_TX_RSFEC_BLOCK_LOCK, STAT_TX_RSFEC_BLOCK_LOCK:1, ; 
0450,STAT_TX_FLOW_CONTROL_REG1,STAT_TX_PAUSE_VALID, STAT_TX_PAUSE_VALID:9, ; 
0454,STAT_RX_FLOW_CONTROL_REG1,STAT_RX_PAUSE_REQ, STAT_RX_PAUSE_REQ:9, ; 
0454,STAT_RX_FLOW_CONTROL_REG1,STAT_RX_PAUSE_VALID, STAT_RX_PAUSE_VALID:9, ; 
0458,STAT_AN_STATUS,STAT_AN_FEC_ENABLE, STAT_AN_FEC_ENABLE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_RS_FEC_ENABLE, STAT_AN_RS_FEC_ENABLE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_AUTONEG_COMPLETE, STAT_AN_AUTONEG_COMPLETE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_PARALLEL_DETECTION_FAULT, STAT_AN_PARALLEL_DETECTION_FAULT:1, ; 
0458,STAT_AN_STATUS,STAT_AN_TX_PAUSE_ENABLE, STAT_AN_TX_PAUSE_ENABLE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_RX_PAUSE_ENABLE, STAT_AN_RX_PAUSE_ENABLE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_ABILITY_VALID, STAT_AN_LP_ABILITY_VALID:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_AUTONEG_ABLE, STAT_AN_LP_AUTONEG_ABLE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_PAUSE, STAT_AN_LP_PAUSE:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_ASM_DIR, STAT_AN_LP_ASM_DIR:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_RF, STAT_AN_LP_RF:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_FEC_10G_ABILITY, STAT_AN_LP_FEC_10G_ABILITY:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_FEC_10G_REQUEST, STAT_AN_LP_FEC_10G_REQUEST:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_EXTENDED_ABILITY_VALID, STAT_AN_LP_EXTENDED_ABILITY_VALID:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_ABILITY_EXTENDED_FEC, STAT_AN_LP_ABILITY_EXTENDED_FEC:4, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_FEC_25G_RS_REQUEST, STAT_AN_LP_FEC_25G_RS_REQUEST:1, ; 
0458,STAT_AN_STATUS,STAT_AN_LP_FEC_25G_BASER_REQUEST, STAT_AN_LP_FEC_25G_BASER_REQUEST:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_1000BASE_KX, STAT_AN_LP_ABILITY_1000BASE_KX:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_10GBASE_KX4, STAT_AN_LP_ABILITY_10GBASE_KX4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_10GBASE_KR, STAT_AN_LP_ABILITY_10GBASE_KR:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_40GBASE_KR4, STAT_AN_LP_ABILITY_40GBASE_KR4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_40GBASE_CR4, STAT_AN_LP_ABILITY_40GBASE_CR4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_100GBASE_CR10, STAT_AN_LP_ABILITY_100GBASE_CR10:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_100GBASE_KP4, STAT_AN_LP_ABILITY_100GBASE_KP4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_100GBASE_KR4, STAT_AN_LP_ABILITY_100GBASE_KR4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_100GBASE_CR4, STAT_AN_LP_ABILITY_100GBASE_CR4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_25GBASE_KRCR_S, STAT_AN_LP_ABILITY_25GBASE_KRCR_S:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_25GBASE_KRCR, STAT_AN_LP_ABILITY_25GBASE_KRCR:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_2_5GBASE_KX, STAT_AN_LP_ABILITY_2_5GBASE_KX:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_5GBASE_KR, STAT_AN_LP_ABILITY_5GBASE_KR:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_50GBASE_KRCR, STAT_AN_LP_ABILITY_50GBASE_KRCR:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_100GBASE_KR2CR2, STAT_AN_LP_ABILITY_100GBASE_KR2CR2:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_200GBASE_KR4CR4, STAT_AN_LP_ABILITY_200GBASE_KR4CR4:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_25GBASE_KR1, STAT_AN_LP_ABILITY_25GBASE_KR1:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_25GBASE_CR1, STAT_AN_LP_ABILITY_25GBASE_CR1:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_50GBASE_KR2, STAT_AN_LP_ABILITY_50GBASE_KR2:1, ; 
045C,STAT_AN_ABILITY,STAT_AN_LP_ABILITY_50GBASE_CR2, STAT_AN_LP_ABILITY_50GBASE_CR2:1, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_1000BASE_KX, STAT_AN_LINK_CNTL_1000BASE_KX:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_10GBASE_KX4, STAT_AN_LINK_CNTL_10GBASE_KX4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_10GBASE_KR, STAT_AN_LINK_CNTL_10GBASE_KR:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_40GBASE_KR4, STAT_AN_LINK_CNTL_40GBASE_KR4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_40GBASE_CR4, STAT_AN_LINK_CNTL_40GBASE_CR4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_100GBASE_CR10, STAT_AN_LINK_CNTL_100GBASE_CR10:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_100GBASE_KP4, STAT_AN_LINK_CNTL_100GBASE_KP4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_100GBASE_KR4, STAT_AN_LINK_CNTL_100GBASE_KR4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_100GBASE_CR4, STAT_AN_LINK_CNTL_100GBASE_CR4:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_25GBASE_KRCR_S, STAT_AN_LINK_CNTL_25GBASE_KRCR_S:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_25GBASE_KRCR, STAT_AN_LINK_CNTL_25GBASE_KRCR:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_2_5GBASE_KX, STAT_AN_LINK_CNTL_2_5GBASE_KX:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_5GBASE_KR, STAT_AN_LINK_CNTL_5GBASE_KR:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_50GBASE_KRCR, STAT_AN_LINK_CNTL_50GBASE_KRCR:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_100GBASE_KR2CR2, STAT_AN_LINK_CNTL_100GBASE_KR2CR2:2, ; 
0460,STAT_AN_LINK_CTL,STAT_AN_LINK_CNTL_200GBASE_KR4CR4, STAT_AN_LINK_CNTL_200GBASE_KR4CR4:2, ; 
09F0,STAT_AN_LINK_CTL2,STAT_AN_LINK_CNTL_25GBASE_KR1, STAT_AN_LINK_CNTL_25GBASE_KR1:2, ; 
09F0,STAT_AN_LINK_CTL2,STAT_AN_LINK_CNTL_25GBASE_CR1, STAT_AN_LINK_CNTL_25GBASE_CR1:2, ; 
09F0,STAT_AN_LINK_CTL2,STAT_AN_LINK_CNTL_50GBASE_KR2, STAT_AN_LINK_CNTL_50GBASE_KR2:2, ; 
09F0,STAT_AN_LINK_CTL2,STAT_AN_LINK_CNTL_50GBASE_CR2, STAT_AN_LINK_CNTL_50GBASE_CR2:2, ; 
0464,STAT_LT_STATUS_REG1,STAT_LT_INITIALIZE_FROM_RX, STAT_LT_INITIALIZE_FROM_RX:4, ; 
0464,STAT_LT_STATUS_REG1,STAT_LT_PRESET_FROM_RX, STAT_LT_PRESET_FROM_RX:4, ; 
0468,STAT_LT_STATUS_REG2,STAT_LT_TRAINING, STAT_LT_TRAINING:4, ; 
0468,STAT_LT_STATUS_REG2,STAT_LT_FRAME_LOCK, STAT_LT_FRAME_LOCK:4, ; 
046C,STAT_LT_STATUS_REG3,STAT_LT_SIGNAL_DETECT, STAT_LT_SIGNAL_DETECT:4, ; 
046C,STAT_LT_STATUS_REG3,STAT_LT_TRAINING_FAIL, STAT_LT_TRAINING_FAIL:4, ; 
0470,STAT_LT_STATUS_REG4,STAT_LT_RX_SOF, STAT_LT_RX_SOF:4, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K_P1_FROM_RX0, STAT_LT_K_P1_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K0_FROM_RX0, STAT_LT_K0_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K_M1_FROM_RX0, STAT_LT_K_M1_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT_P1_FROM_RX0, STAT_LT_STAT_P1_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT0_FROM_RX0, STAT_LT_STAT0_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT_M1_FROM_RX0, STAT_LT_STAT_M1_FROM_RX0:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K_P1_FROM_RX1, STAT_LT_K_P1_FROM_RX1:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K0_FROM_RX1, STAT_LT_K0_FROM_RX1:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_K_M1_FROM_RX1, STAT_LT_K_M1_FROM_RX1:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT_P1_FROM_RX1, STAT_LT_STAT_P1_FROM_RX1:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT0_FROM_RX1, STAT_LT_STAT0_FROM_RX1:2, ; 
0474,STAT_LT_COEFFICIENT0_REG,STAT_LT_STAT_M1_FROM_RX1, STAT_LT_STAT_M1_FROM_RX1:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K_P1_FROM_RX2, STAT_LT_K_P1_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K0_FROM_RX2, STAT_LT_K0_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K_M1_FROM_RX2, STAT_LT_K_M1_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT_P1_FROM_RX2, STAT_LT_STAT_P1_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT0_FROM_RX2, STAT_LT_STAT0_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT_M1_FROM_RX2, STAT_LT_STAT_M1_FROM_RX2:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K_P1_FROM_RX3, STAT_LT_K_P1_FROM_RX3:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K0_FROM_RX3, STAT_LT_K0_FROM_RX3:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_K_M1_FROM_RX3, STAT_LT_K_M1_FROM_RX3:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT_P1_FROM_RX3, STAT_LT_STAT_P1_FROM_RX3:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT0_FROM_RX3, STAT_LT_STAT0_FROM_RX3:2, ; 
0478,STAT_LT_COEFFICIENT1_REG,STAT_LT_STAT_M1_FROM_RX3, STAT_LT_STAT_M1_FROM_RX3:2, ; 
047C,STAT_CORE_SPEED_REG,STAT_CORE_SPEED, STAT_CORE_SPEED:1, ; 
0500,STATUS_CYCLE_COUNT_LSB,STAT_CYCLE_REG0, STAT_CYCLE:1, ; 
0504,STATUS_CYCLE_COUNT_MSB,STAT_CYCLE_REG1, STAT_CYCLE:1, ; 
0508,STAT_RX_BIP_ERR_0_LSB,STAT_RX_BIP_ERR_0_REG0, STAT_RX_BIP_ERR_0:1, ; 
050C,STAT_RX_BIP_ERR_0_MSB,STAT_RX_BIP_ERR_0_REG1, STAT_RX_BIP_ERR_0:1, ; 
0510,STAT_RX_BIP_ERR_1_LSB,STAT_RX_BIP_ERR_1_REG0, STAT_RX_BIP_ERR_1:1, ; 
0514,STAT_RX_BIP_ERR_1_MSB,STAT_RX_BIP_ERR_1_REG1, STAT_RX_BIP_ERR_1:1, ; 
0518,STAT_RX_BIP_ERR_2_LSB,STAT_RX_BIP_ERR_2_REG0, STAT_RX_BIP_ERR_2:1, ; 
051C,STAT_RX_BIP_ERR_2_MSB,STAT_RX_BIP_ERR_2_REG1, STAT_RX_BIP_ERR_2:1, ; 
0520,STAT_RX_BIP_ERR_3_LSB,STAT_RX_BIP_ERR_3_REG0, STAT_RX_BIP_ERR_3:1, ; 
0524,STAT_RX_BIP_ERR_3_MSB,STAT_RX_BIP_ERR_3_REG1, STAT_RX_BIP_ERR_3:1, ; 
05A8,STAT_RX_FRAMING_ERR_0_LSB,STAT_RX_FRAMING_ERR_0_REG0, STAT_RX_FRAMING_ERR_0:1, ; 
05AC,STAT_RX_FRAMING_ERR_0_MSB,STAT_RX_FRAMING_ERR_0_REG1, STAT_RX_FRAMING_ERR_0:1, ; 
05B0,STAT_RX_FRAMING_ERR_1_LSB,STAT_RX_FRAMING_ERR_1_REG0, STAT_RX_FRAMING_ERR_1:1, ; 
05B4,STAT_RX_FRAMING_ERR_1_MSB,STAT_RX_FRAMING_ERR_1_REG1, STAT_RX_FRAMING_ERR_1:1, ; 
05B8,STAT_RX_FRAMING_ERR_2_LSB,STAT_RX_FRAMING_ERR_2_REG0, STAT_RX_FRAMING_ERR_2:1, ; 
05BC,STAT_RX_FRAMING_ERR_2_MSB,STAT_RX_FRAMING_ERR_2_REG1, STAT_RX_FRAMING_ERR_2:1, ; 
05C0,STAT_RX_FRAMING_ERR_3_LSB,STAT_RX_FRAMING_ERR_3_REG0, STAT_RX_FRAMING_ERR_3:1, ; 
05C4,STAT_RX_FRAMING_ERR_3_MSB,STAT_RX_FRAMING_ERR_3_REG1, STAT_RX_FRAMING_ERR_3:1, ; 
0660,STAT_RX_BAD_CODE_LSB,STAT_RX_BAD_CODE_REG0, STAT_RX_BAD_CODE:2, ; 
0664,STAT_RX_BAD_CODE_MSB,STAT_RX_BAD_CODE_REG1, STAT_RX_BAD_CODE:2, ; 
0668,STAT_RX_ERROR_LSB,STAT_RX_ERROR_REG0, STAT_RX_ERROR:8, ; 
066C,STAT_RX_ERROR_MSB,STAT_RX_ERROR_REG1, STAT_RX_ERROR:8, ; 
0670,STAT_RX_RSFEC_CORRECTED_CW_INC_LSB,STAT_RX_RSFEC_CORRECTED_CW_INC_REG0, STAT_RX_RSFEC_CORRECTED_CW_INC:1, ; 
0674,STAT_RX_RSFEC_CORRECTED_CW_INC_MSB,STAT_RX_RSFEC_CORRECTED_CW_INC_REG1, STAT_RX_RSFEC_CORRECTED_CW_INC:1, ; 
0678,STAT_RX_RSFEC_UNCORRECTED_CW_INC_LSB,STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG0, STAT_RX_RSFEC_UNCORRECTED_CW_INC:1, ; 
067C,STAT_RX_RSFEC_UNCORRECTED_CW_INC_MSB,STAT_RX_RSFEC_UNCORRECTED_CW_INC_REG1, STAT_RX_RSFEC_UNCORRECTED_CW_INC:1, ; 
0680,STAT_RX_RSFEC_ERR_COUNT0_INC_LSB,STAT_RX_RSFEC_ERR_COUNT0_INC_REG0, STAT_RX_RSFEC_ERR_COUNT0_INC:3, ; 
0684,STAT_RX_RSFEC_ERR_COUNT0_INC_MSB,STAT_RX_RSFEC_ERR_COUNT0_INC_REG1, STAT_RX_RSFEC_ERR_COUNT0_INC:3, ; 
0688,STAT_RX_RSFEC_ERR_COUNT1_INC_LSB,STAT_RX_RSFEC_ERR_COUNT1_INC_REG0, STAT_RX_RSFEC_ERR_COUNT1_INC:3, ; 
068C,STAT_RX_RSFEC_ERR_COUNT1_INC_MSB,STAT_RX_RSFEC_ERR_COUNT1_INC_REG1, STAT_RX_RSFEC_ERR_COUNT1_INC:3, ; 
06A0,STAT_TX_FRAME_ERROR_LSB,STAT_TX_FRAME_ERROR_REG0, STAT_TX_FRAME_ERROR:1, ; 
06A4,STAT_TX_FRAME_ERROR_MSB,STAT_TX_FRAME_ERROR_REG1, STAT_TX_FRAME_ERROR:1, ; 
0700,STAT_TX_TOTAL_PACKETS_LSB,STAT_TX_TOTAL_PACKETS_REG0, STAT_TX_TOTAL_PACKETS:1, ; 
0704,STAT_TX_TOTAL_PACKETS_MSB,STAT_TX_TOTAL_PACKETS_REG1, STAT_TX_TOTAL_PACKETS:1, ; 
0708,STAT_TX_TOTAL_GOOD_PACKETS_LSB,STAT_TX_TOTAL_GOOD_PACKETS_REG0, STAT_TX_TOTAL_GOOD_PACKETS:1, ; 
070C,STAT_TX_TOTAL_GOOD_PACKETS_MSB,STAT_TX_TOTAL_GOOD_PACKETS_REG1, STAT_TX_TOTAL_GOOD_PACKETS:1, ; 
0710,STAT_TX_TOTAL_BYTES_LSB,STAT_TX_TOTAL_BYTES_REG0, STAT_TX_TOTAL_BYTES:5, ; 
0714,STAT_TX_TOTAL_BYTES_MSB,STAT_TX_TOTAL_BYTES_REG1, STAT_TX_TOTAL_BYTES:5, ; 
0718,STAT_TX_TOTAL_GOOD_BYTES_LSB,STAT_TX_TOTAL_GOOD_BYTES_REG0, STAT_TX_TOTAL_GOOD_BYTES:14, ; 
071C,STAT_TX_TOTAL_GOOD_BYTES_MSB,STAT_TX_TOTAL_GOOD_BYTES_REG1, STAT_TX_TOTAL_GOOD_BYTES:14, ; 
0720,STAT_TX_PACKET_64_BYTES_LSB,STAT_TX_PACKET_64_BYTES_REG0, STAT_TX_PACKET_64_BYTES:1, ; 
0724,STAT_TX_PACKET_64_BYTES_MSB,STAT_TX_PACKET_64_BYTES_REG1, STAT_TX_PACKET_64_BYTES:1, ; 
0728,STAT_TX_PACKET_65_127_BYTES_LSB,STAT_TX_PACKET_65_127_BYTES_REG0, STAT_TX_PACKET_65_127_BYTES:1, ; 
072C,STAT_TX_PACKET_65_127_BYTES_MSB,STAT_TX_PACKET_65_127_BYTES_REG1, STAT_TX_PACKET_65_127_BYTES:1, ; 
0730,STAT_TX_PACKET_128_255_BYTES_LSB,STAT_TX_PACKET_128_255_BYTES_REG0, STAT_TX_PACKET_128_255_BYTES:1, ; 
0734,STAT_TX_PACKET_128_255_BYTES_MSB,STAT_TX_PACKET_128_255_BYTES_REG1, STAT_TX_PACKET_128_255_BYTES:1, ; 
0738,STAT_TX_PACKET_256_511_BYTES_LSB,STAT_TX_PACKET_256_511_BYTES_REG0, STAT_TX_PACKET_256_511_BYTES:1, ; 
073C,STAT_TX_PACKET_256_511_BYTES_MSB,STAT_TX_PACKET_256_511_BYTES_REG1, STAT_TX_PACKET_256_511_BYTES:1, ; 
0740,STAT_TX_PACKET_512_1023_BYTES_LSB,STAT_TX_PACKET_512_1023_BYTES_REG0, STAT_TX_PACKET_512_1023_BYTES:1, ; 
0744,STAT_TX_PACKET_512_1023_BYTES_MSB,STAT_TX_PACKET_512_1023_BYTES_REG1, STAT_TX_PACKET_512_1023_BYTES:1, ; 
0748,STAT_TX_PACKET_1024_1518_BYTES_LSB,STAT_TX_PACKET_1024_1518_BYTES_REG0, STAT_TX_PACKET_1024_1518_BYTES:1, ; 
074C,STAT_TX_PACKET_1024_1518_BYTES_MSB,STAT_TX_PACKET_1024_1518_BYTES_REG1, STAT_TX_PACKET_1024_1518_BYTES:1, ; 
0750,STAT_TX_PACKET_1519_1522_BYTES_LSB,STAT_TX_PACKET_1519_1522_BYTES_REG0, STAT_TX_PACKET_1519_1522_BYTES:1, ; 
0754,STAT_TX_PACKET_1519_1522_BYTES_MSB,STAT_TX_PACKET_1519_1522_BYTES_REG1, STAT_TX_PACKET_1519_1522_BYTES:1, ; 
0758,STAT_TX_PACKET_1523_1548_BYTES_LSB,STAT_TX_PACKET_1523_1548_BYTES_REG0, STAT_TX_PACKET_1523_1548_BYTES:1, ; 
075C,STAT_TX_PACKET_1523_1548_BYTES_MSB,STAT_TX_PACKET_1523_1548_BYTES_REG1, STAT_TX_PACKET_1523_1548_BYTES:1, ; 
0760,STAT_TX_PACKET_1549_2047_BYTES_LSB,STAT_TX_PACKET_1549_2047_BYTES_REG0, STAT_TX_PACKET_1549_2047_BYTES:1, ; 
0764,STAT_TX_PACKET_1549_2047_BYTES_MSB,STAT_TX_PACKET_1549_2047_BYTES_REG1, STAT_TX_PACKET_1549_2047_BYTES:1, ; 
0768,STAT_TX_PACKET_2048_4095_BYTES_LSB,STAT_TX_PACKET_2048_4095_BYTES_REG0, STAT_TX_PACKET_2048_4095_BYTES:1, ; 
076C,STAT_TX_PACKET_2048_4095_BYTES_MSB,STAT_TX_PACKET_2048_4095_BYTES_REG1, STAT_TX_PACKET_2048_4095_BYTES:1, ; 
0770,STAT_TX_PACKET_4096_8191_BYTES_LSB,STAT_TX_PACKET_4096_8191_BYTES_REG0, STAT_TX_PACKET_4096_8191_BYTES:1, ; 
0774,STAT_TX_PACKET_4096_8191_BYTES_MSB,STAT_TX_PACKET_4096_8191_BYTES_REG1, STAT_TX_PACKET_4096_8191_BYTES:1, ; 
0778,STAT_TX_PACKET_8192_9215_BYTES_LSB,STAT_TX_PACKET_8192_9215_BYTES_REG0, STAT_TX_PACKET_8192_9215_BYTES:1, ; 
077C,STAT_TX_PACKET_8192_9215_BYTES_MSB,STAT_TX_PACKET_8192_9215_BYTES_REG1, STAT_TX_PACKET_8192_9215_BYTES:1, ; 
0780,STAT_TX_PACKET_LARGE_LSB,STAT_TX_PACKET_LARGE_REG0, STAT_TX_PACKET_LARGE:1, ; 
0784,STAT_TX_PACKET_LARGE_MSB,STAT_TX_PACKET_LARGE_REG1, STAT_TX_PACKET_LARGE:1, ; 
0788,STAT_TX_PACKET_SMALL_LSB,STAT_TX_PACKET_SMALL_REG0, STAT_TX_PACKET_SMALL:1, ; 
078C,STAT_TX_PACKET_SMALL_MSB,STAT_TX_PACKET_SMALL_REG1, STAT_TX_PACKET_SMALL:1, ; 
07B8,STAT_TX_BAD_FCS_LSB,STAT_TX_BAD_FCS_REG0, STAT_TX_BAD_FCS:1, ; 
07BC,STAT_TX_BAD_FCS_MSB,STAT_TX_BAD_FCS_REG1, STAT_TX_BAD_FCS:1, ; 
07D0,STAT_TX_UNICAST_LSB,STAT_TX_UNICAST_REG0, STAT_TX_UNICAST:1, ; 
07D4,STAT_TX_UNICAST_MSB,STAT_TX_UNICAST_REG1, STAT_TX_UNICAST:1, ; 
07D8,STAT_TX_MULTICAST_LSB,STAT_TX_MULTICAST_REG0, STAT_TX_MULTICAST:1, ; 
07DC,STAT_TX_MULTICAST_MSB,STAT_TX_MULTICAST_REG1, STAT_TX_MULTICAST:1, ; 
07E0,STAT_TX_BROADCAST_LSB,STAT_TX_BROADCAST_REG0, STAT_TX_BROADCAST:1, ; 
07E4,STAT_TX_BROADCAST_MSB,STAT_TX_BROADCAST_REG1, STAT_TX_BROADCAST:1, ; 
07E8,STAT_TX_VLAN_LSB,STAT_TX_VLAN_REG0, STAT_TX_VLAN:1, ; 
07EC,STAT_TX_VLAN_MSB,STAT_TX_VLAN_REG1, STAT_TX_VLAN:1, ; 
07F0,STAT_TX_PAUSE_LSB,STAT_TX_PAUSE_REG0, STAT_TX_PAUSE:1, ; 
07F4,STAT_TX_PAUSE_MSB,STAT_TX_PAUSE_REG1, STAT_TX_PAUSE:1, ; 
07F8,STAT_TX_USER_PAUSE_LSB,STAT_TX_USER_PAUSE_REG0, STAT_TX_USER_PAUSE:1, ; 
07FC,STAT_TX_USER_PAUSE_MSB,STAT_TX_USER_PAUSE_REG1, STAT_TX_USER_PAUSE:1, ; 
0808,STAT_RX_TOTAL_PACKETS_LSB,STAT_RX_TOTAL_PACKETS_REG0, STAT_RX_TOTAL_PACKETS:2, ; 
080C,STAT_RX_TOTAL_PACKETS_MSB,STAT_RX_TOTAL_PACKETS_REG1, STAT_RX_TOTAL_PACKETS:2, ; 
0810,STAT_RX_TOTAL_GOOD_PACKETS_LSB,STAT_RX_TOTAL_GOOD_PACKETS_REG0, STAT_RX_TOTAL_GOOD_PACKETS:1, ; 
0814,STAT_RX_TOTAL_GOOD_PACKETS_MSB,STAT_RX_TOTAL_GOOD_PACKETS_REG1, STAT_RX_TOTAL_GOOD_PACKETS:1, ; 
0818,STAT_RX_TOTAL_BYTES_LSB,STAT_RX_TOTAL_BYTES_REG0, STAT_RX_TOTAL_BYTES:6, ; 
081C,STAT_RX_TOTAL_BYTES_MSB,STAT_RX_TOTAL_BYTES_REG1, STAT_RX_TOTAL_BYTES:6, ; 
0820,STAT_RX_TOTAL_GOOD_BYTES_LSB,STAT_RX_TOTAL_GOOD_BYTES_REG0, STAT_RX_TOTAL_GOOD_BYTES:14, ; 
0824,STAT_RX_TOTAL_GOOD_BYTES_MSB,STAT_RX_TOTAL_GOOD_BYTES_REG1, STAT_RX_TOTAL_GOOD_BYTES:14, ; 
0828,STAT_RX_PACKET_64_BYTES_LSB,STAT_RX_PACKET_64_BYTES_REG0, STAT_RX_PACKET_64_BYTES:1, ; 
082C,STAT_RX_PACKET_64_BYTES_MSB,STAT_RX_PACKET_64_BYTES_REG1, STAT_RX_PACKET_64_BYTES:1, ; 
0830,STAT_RX_PACKET_65_127_BYTES_LSB,STAT_RX_PACKET_65_127_BYTES_REG0, STAT_RX_PACKET_65_127_BYTES:1, ; 
0834,STAT_RX_PACKET_65_127_BYTES_MSB,STAT_RX_PACKET_65_127_BYTES_REG1, STAT_RX_PACKET_65_127_BYTES:1, ; 
0838,STAT_RX_PACKET_128_255_BYTES_LSB,STAT_RX_PACKET_128_255_BYTES_REG0, STAT_RX_PACKET_128_255_BYTES:1, ; 
083C,STAT_RX_PACKET_128_255_BYTES_MSB,STAT_RX_PACKET_128_255_BYTES_REG1, STAT_RX_PACKET_128_255_BYTES:1, ; 
0840,STAT_RX_PACKET_256_511_BYTES_LSB,STAT_RX_PACKET_256_511_BYTES_REG0, STAT_RX_PACKET_256_511_BYTES:1, ; 
0844,STAT_RX_PACKET_256_511_BYTES_MSB,STAT_RX_PACKET_256_511_BYTES_REG1, STAT_RX_PACKET_256_511_BYTES:1, ; 
0848,STAT_RX_PACKET_512_1023_BYTES_LSB,STAT_RX_PACKET_512_1023_BYTES_REG0, STAT_RX_PACKET_512_1023_BYTES:1, ; 
084C,STAT_RX_PACKET_512_1023_BYTES_MSB,STAT_RX_PACKET_512_1023_BYTES_REG1, STAT_RX_PACKET_512_1023_BYTES:1, ; 
0850,STAT_RX_PACKET_1024_1518_BYTES_LSB,STAT_RX_PACKET_1024_1518_BYTES_REG0, STAT_RX_PACKET_1024_1518_BYTES:1, ; 
0854,STAT_RX_PACKET_1024_1518_BYTES_MSB,STAT_RX_PACKET_1024_1518_BYTES_REG1, STAT_RX_PACKET_1024_1518_BYTES:1, ; 
0858,STAT_RX_PACKET_1519_1522_BYTES_LSB,STAT_RX_PACKET_1519_1522_BYTES_REG0, STAT_RX_PACKET_1519_1522_BYTES:1, ; 
085C,STAT_RX_PACKET_1519_1522_BYTES_MSB,STAT_RX_PACKET_1519_1522_BYTES_REG1, STAT_RX_PACKET_1519_1522_BYTES:1, ; 
0860,STAT_RX_PACKET_1523_1548_BYTES_LSB,STAT_RX_PACKET_1523_1548_BYTES_REG0, STAT_RX_PACKET_1523_1548_BYTES:1, ; 
0864,STAT_RX_PACKET_1523_1548_BYTES_MSB,STAT_RX_PACKET_1523_1548_BYTES_REG1, STAT_RX_PACKET_1523_1548_BYTES:1, ; 
0868,STAT_RX_PACKET_1549_2047_BYTES_LSB,STAT_RX_PACKET_1549_2047_BYTES_REG0, STAT_RX_PACKET_1549_2047_BYTES:1, ; 
086C,STAT_RX_PACKET_1549_2047_BYTES_MSB,STAT_RX_PACKET_1549_2047_BYTES_REG1, STAT_RX_PACKET_1549_2047_BYTES:1, ; 
0870,STAT_RX_PACKET_2048_4095_BYTES_LSB,STAT_RX_PACKET_2048_4095_BYTES_REG0, STAT_RX_PACKET_2048_4095_BYTES:1, ; 
0874,STAT_RX_PACKET_2048_4095_BYTES_MSB,STAT_RX_PACKET_2048_4095_BYTES_REG1, STAT_RX_PACKET_2048_4095_BYTES:1, ; 
0878,STAT_RX_PACKET_4096_8191_BYTES_LSB,STAT_RX_PACKET_4096_8191_BYTES_REG0, STAT_RX_PACKET_4096_8191_BYTES:1, ; 
087C,STAT_RX_PACKET_4096_8191_BYTES_MSB,STAT_RX_PACKET_4096_8191_BYTES_REG1, STAT_RX_PACKET_4096_8191_BYTES:1, ; 
0880,STAT_RX_PACKET_8192_9215_BYTES_LSB,STAT_RX_PACKET_8192_9215_BYTES_REG0, STAT_RX_PACKET_8192_9215_BYTES:1, ; 
0884,STAT_RX_PACKET_8192_9215_BYTES_MSB,STAT_RX_PACKET_8192_9215_BYTES_REG1, STAT_RX_PACKET_8192_9215_BYTES:1, ; 
0888,STAT_RX_PACKET_LARGE_LSB,STAT_RX_PACKET_LARGE_REG0, STAT_RX_PACKET_LARGE:1, ; 
088C,STAT_RX_PACKET_LARGE_MSB,STAT_RX_PACKET_LARGE_REG1, STAT_RX_PACKET_LARGE:1, ; 
0890,STAT_RX_PACKET_SMALL_LSB,STAT_RX_PACKET_SMALL_REG0, STAT_RX_PACKET_SMALL:2, ; 
0894,STAT_RX_PACKET_SMALL_MSB,STAT_RX_PACKET_SMALL_REG1, STAT_RX_PACKET_SMALL:2, ; 
0898,STAT_RX_UNDERSIZE_LSB,STAT_RX_UNDERSIZE_REG0, STAT_RX_UNDERSIZE:2, ; 
089C,STAT_RX_UNDERSIZE_MSB,STAT_RX_UNDERSIZE_REG1, STAT_RX_UNDERSIZE:2, ; 
08A0,STAT_RX_FRAGMENT_LSB,STAT_RX_FRAGMENT_REG0, STAT_RX_FRAGMENT:2, ; 
08A4,STAT_RX_FRAGMENT_MSB,STAT_RX_FRAGMENT_REG1, STAT_RX_FRAGMENT:2, ; 
08A8,STAT_RX_OVERSIZE_LSB,STAT_RX_OVERSIZE_REG0, STAT_RX_OVERSIZE:1, ; 
08AC,STAT_RX_OVERSIZE_MSB,STAT_RX_OVERSIZE_REG1, STAT_RX_OVERSIZE:1, ; 
08B0,STAT_RX_TOOLONG_LSB,STAT_RX_TOOLONG_REG0, STAT_RX_TOOLONG:1, ; 
08B4,STAT_RX_TOOLONG_MSB,STAT_RX_TOOLONG_REG1, STAT_RX_TOOLONG:1, ; 
08B8,STAT_RX_JABBER_LSB,STAT_RX_JABBER_REG0, STAT_RX_JABBER:1, ; 
08BC,STAT_RX_JABBER_MSB,STAT_RX_JABBER_REG1, STAT_RX_JABBER:1, ; 
08C0,STAT_RX_BAD_FCS_LSB,STAT_RX_BAD_FCS_REG0, STAT_RX_BAD_FCS:2, ; 
08C4,STAT_RX_BAD_FCS_MSB,STAT_RX_BAD_FCS_REG1, STAT_RX_BAD_FCS:2, ; 
08C8,STAT_RX_PACKET_BAD_FCS_LSB,STAT_RX_PACKET_BAD_FCS_REG0, STAT_RX_PACKET_BAD_FCS:1, ; 
08CC,STAT_RX_PACKET_BAD_FCS_MSB,STAT_RX_PACKET_BAD_FCS_REG1, STAT_RX_PACKET_BAD_FCS:1, ; 
08D0,STAT_RX_STOMPED_FCS_LSB,STAT_RX_STOMPED_FCS_REG0, STAT_RX_STOMPED_FCS:2, ; 
08D4,STAT_RX_STOMPED_FCS_MSB,STAT_RX_STOMPED_FCS_REG1, STAT_RX_STOMPED_FCS:2, ; 
08D8,STAT_RX_UNICAST_LSB,STAT_RX_UNICAST_REG0, STAT_RX_UNICAST:1, ; 
08DC,STAT_RX_UNICAST_MSB,STAT_RX_UNICAST_REG1, STAT_RX_UNICAST:1, ; 
08E0,STAT_RX_MULTICAST_LSB,STAT_RX_MULTICAST_REG0, STAT_RX_MULTICAST:1, ; 
08E4,STAT_RX_MULTICAST_MSB,STAT_RX_MULTICAST_REG1, STAT_RX_MULTICAST:1, ; 
08E8,STAT_RX_BROADCAST_LSB,STAT_RX_BROADCAST_REG0, STAT_RX_BROADCAST:1, ; 
08EC,STAT_RX_BROADCAST_MSB,STAT_RX_BROADCAST_REG1, STAT_RX_BROADCAST:1, ; 
08F0,STAT_RX_VLAN_LSB,STAT_RX_VLAN_REG0, STAT_RX_VLAN:1, ; 
08F4,STAT_RX_VLAN_MSB,STAT_RX_VLAN_REG1, STAT_RX_VLAN:1, ; 
08F8,STAT_RX_PAUSE_LSB,STAT_RX_PAUSE_REG0, STAT_RX_PAUSE:1, ; 
08FC,STAT_RX_PAUSE_MSB,STAT_RX_PAUSE_REG1, STAT_RX_PAUSE:1, ; 
0900,STAT_RX_USER_PAUSE_LSB,STAT_RX_USER_PAUSE_REG0, STAT_RX_USER_PAUSE:1, ; 
0904,STAT_RX_USER_PAUSE_MSB,STAT_RX_USER_PAUSE_REG1, STAT_RX_USER_PAUSE:1, ; 
0908,STAT_RX_INRANGEERR_LSB,STAT_RX_INRANGEERR_REG0, STAT_RX_INRANGEERR:1, ; 
090C,STAT_RX_INRANGEERR_MSB,STAT_RX_INRANGEERR_REG1, STAT_RX_INRANGEERR:1, ; 
0910,STAT_RX_TRUNCATED_LSB,STAT_RX_TRUNCATED_REG0, STAT_RX_TRUNCATED:1, ; 
0914,STAT_RX_TRUNCATED_MSB,STAT_RX_TRUNCATED_REG1, STAT_RX_TRUNCATED:1, ; 
0918,STAT_RX_TEST_PATTERN_MISMATCH_LSB,STAT_RX_TEST_PATTERN_MISMATCH_REG0, STAT_RX_TEST_PATTERN_MISMATCH:2, ; 
091C,STAT_RX_TEST_PATTERN_MISMATCH_MSB,STAT_RX_TEST_PATTERN_MISMATCH_REG1, STAT_RX_TEST_PATTERN_MISMATCH:2, ; 
0920,STAT_FEC_INC_CORRECT_COUNT_LSB,STAT_FEC_INC_CORRECT_COUNT_REG0, STAT_FEC_INC_CORRECT_COUNT:4, ; 
0924,STAT_FEC_INC_CORRECT_COUNT_MSB,STAT_FEC_INC_CORRECT_COUNT_REG1, STAT_FEC_INC_CORRECT_COUNT:4, ; 
0928,STAT_FEC_INC_CANT_CORRECT_COUNT_LSB,STAT_FEC_INC_CANT_CORRECT_COUNT_REG0, STAT_FEC_INC_CANT_CORRECT_COUNT:4, ; 
092C,STAT_FEC_INC_CANT_CORRECT_COUNT_MSB,STAT_FEC_INC_CANT_CORRECT_COUNT_REG1, STAT_FEC_INC_CANT_CORRECT_COUNT:4, ; 

*/
