# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/new/alu.vhd" \
"../../../../lab4.srcs/sources_1/new/comparator.vhd" \
"../../../../lab4.srcs/sources_1/new/majority_vote_alu.vhd" \
"../../../../lab4.srcs/sim_1/new/majority_vote_alu_tb.vhd" \

# Do not sort compile order
nosort
