=====
SETUP
17.270
27.065
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1422_s0
19.253
19.942
uvga/ucharBuffer/sp_inst_1
27.065
=====
SETUP
17.588
26.746
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1421_s0
18.351
19.256
uvga/ucharBuffer/sp_inst_1
26.746
=====
SETUP
18.677
25.658
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1421_s0
18.351
19.256
uvga/ucharBuffer/sp_inst_0
25.658
=====
SETUP
18.710
25.625
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1422_s0
19.253
19.942
uvga/ucharBuffer/sp_inst_0
25.625
=====
SETUP
20.800
23.143
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/n253_s4
19.987
21.123
uvga/ucharbufinit/n253_s3
22.007
23.143
uvga/ucharbufinit/initCursorRow_0_s1
23.143
=====
SETUP
21.350
22.984
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/currentCursorRow_4_s7
20.582
21.749
uvga/currentCursorRow_4_s0
22.984
=====
SETUP
21.524
22.811
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1418_s0
19.253
19.942
uvga/ucharBuffer/sp_inst_1
22.811
=====
SETUP
22.171
22.163
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/currentCursorRow_4_s7
20.582
21.749
uvga/currentCursorRow_0_s0
22.163
=====
SETUP
22.171
22.163
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/currentCursorRow_4_s7
20.582
21.749
uvga/currentCursorRow_1_s0
22.163
=====
SETUP
22.171
22.163
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/currentCursorRow_4_s7
20.582
21.749
uvga/currentCursorRow_2_s0
22.163
=====
SETUP
22.171
22.163
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/currentCursorRow_4_s7
20.582
21.749
uvga/currentCursorRow_3_s0
22.163
=====
SETUP
22.246
22.089
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/scrollRow_4_s6
20.049
21.216
uvga/scrollRow_0_s0
22.089
=====
SETUP
22.246
22.089
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/scrollRow_4_s6
20.049
21.216
uvga/scrollRow_1_s0
22.089
=====
SETUP
22.246
22.089
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/scrollRow_4_s6
20.049
21.216
uvga/scrollRow_2_s0
22.089
=====
SETUP
22.246
22.089
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/scrollRow_4_s6
20.049
21.216
uvga/scrollRow_3_s0
22.089
=====
SETUP
22.709
21.625
44.335
uvga/rowDMAState_0_s0
2.716
3.220
uvga/n292_s12
5.193
6.328
uvga/nextRowDMARdCol_4_s29
8.481
9.690
uvga/nextRowDMARdCol_4_s27
10.593
11.802
uvga/n292_s11
13.225
14.361
uvga/n1936_s1
15.263
15.951
uvga/scrollRow_4_s6
20.049
21.216
uvga/scrollRow_4_s0
21.625
=====
SETUP
22.816
21.518
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1420_s0
18.177
19.386
uvga/ucharBuffer/sp_inst_1
21.518
=====
SETUP
22.982
21.353
44.335
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/initState_2_s4
17.669
18.574
uvga/ucharbufinit/initState_0_s3
18.954
20.121
uvga/ucharbufinit/initState_0_s1
21.353
=====
SETUP
23.020
21.314
44.335
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/initState_2_s4
17.669
18.574
uvga/ucharbufinit/initState_2_s3
18.954
20.083
uvga/ucharbufinit/initState_1_s1
21.314
=====
SETUP
23.020
21.314
44.335
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/initState_2_s4
17.669
18.574
uvga/ucharbufinit/initState_2_s3
18.954
20.083
uvga/ucharbufinit/initState_2_s1
21.314
=====
SETUP
23.134
21.200
44.335
uvga/currentCursorCol_0_s0
2.716
3.220
uvga/inputCmdScrollUp_s8
5.245
6.454
uvga/inputCmdScrollUp_s11
7.892
9.101
uvga/charBufferWrEn_s2
13.919
15.128
uvga/charBufferWrEn_s0
15.134
16.343
uvga/n1418_s0
19.253
19.942
uvga/ucharBuffer/sp_inst_0
21.200
=====
SETUP
23.163
21.172
44.335
uvga/rowDMAState_4_s0
2.716
3.220
uvga/nextRowDMARdRow_4_s21
5.599
6.734
uvga/n292_s22
8.733
9.422
uvga/n292_s7
10.712
11.920
uvga/n1416_s3
14.417
15.584
uvga/n1416_s2
16.045
17.180
uvga/n1416_s0
17.186
18.321
uvga/ucharBuffer/sp_inst_1
21.172
=====
SETUP
23.183
20.759
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/n250_s6
18.207
19.090
uvga/ucharbufinit/n250_s9
19.550
20.759
uvga/ucharbufinit/initCursorRow_3_s1
20.759
=====
SETUP
23.319
20.623
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/nextRowDMARdRow_4_s23
13.602
14.811
uvga/nextRowDMARdRow_0_s19
15.725
16.933
uvga/nextRowDMARdRow_0_s17
17.472
18.161
uvga/nextRowDMARdRow_0_s15
19.414
20.623
uvga/rowDMARdRow_0_s2
20.623
=====
SETUP
23.348
20.595
43.942
uvga/currentCursorRow_0_s0
2.716
3.220
uvga/currentScrolledRow_0_s
7.550
8.155
uvga/currentScrolledRow_1_s
8.155
8.774
uvga/n268_s0
9.689
10.838
uvga/n269_s0
10.838
10.901
uvga/n270_s0
10.901
10.964
uvga/n271_s0
10.964
11.027
uvga/ucharbufinit/n339_s4
13.064
13.752
uvga/ucharbufinit/n339_s1
15.357
16.566
uvga/ucharbufinit/n339_s12
19.459
20.595
uvga/ucharbufinit/initState_0_s1
20.595
=====
HOLD
0.620
3.284
2.664
uvga/uheartbeat/heartbeatCounter_1_s0
2.650
3.017
uvga/uheartbeat/userResetn_s1
3.284
=====
HOLD
0.627
3.277
2.650
uvga/vsync_r2_s0
2.650
3.017
uvga/vsync_s0
3.277
=====
HOLD
0.627
3.277
2.650
uvga/inDisplayArea_r1_s0
2.650
3.017
uvga/inDisplayArea_r2_s0
3.277
=====
HOLD
0.628
3.278
2.650
ukbd/ps2kbd/data_shift_reg_6_s0
2.650
3.017
ukbd/ps2kbd/data_shift_reg_5_s0
3.278
=====
HOLD
0.777
3.427
2.650
ukbd/ufifo/fifo_sc_inst/rbin_2_s0
2.650
3.017
ukbd/ufifo/fifo_sc_inst/rbin_next_2_s2
3.018
3.427
ukbd/ufifo/fifo_sc_inst/rbin_2_s0
3.427
=====
HOLD
0.778
3.429
2.650
uvga/uhvsync/counterX_0_s0
2.650
3.017
uvga/uhvsync/n25_s2
3.019
3.429
uvga/uhvsync/counterX_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s2
2.650
3.017
uvga/n779_s3
3.019
3.429
uvga/cursorInvisible_s2
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txBitCount_0_s4
2.650
3.017
uuart0/n488_s5
3.019
3.429
uuart0/txBitCount_0_s4
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_6_s1
2.650
3.017
uuart0/n224_s2
3.019
3.429
uuart0/rxClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_15_s1
2.650
3.017
uuart0/n215_s2
3.019
3.429
uuart0/rxClockDividerReg_15_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s2
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_1_s1
2.650
3.017
uuart0/n483_s1
3.019
3.429
uuart0/txClockDividerReg_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_2_s1
2.650
3.017
uuart0/n482_s3
3.019
3.429
uuart0/txClockDividerReg_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_3_s1
2.650
3.017
uuart0/n481_s1
3.019
3.429
uuart0/txClockDividerReg_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_6_s1
2.650
3.017
uuart0/n478_s1
3.019
3.429
uuart0/txClockDividerReg_6_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_12_s1
2.650
3.017
uuart0/n472_s1
3.019
3.429
uuart0/txClockDividerReg_12_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_10_s1
2.650
3.017
uuart0/n154_s1
3.019
3.429
uuart0/rxClockDividerReg_10_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_1_s1
2.650
3.017
ukbd/ps2kbd/n51_s1
3.019
3.429
ukbd/ps2kbd/data_count_1_s1
3.429
=====
HOLD
0.780
3.430
2.650
uvga/uhvsync/counterY_0_s0
2.650
3.017
uvga/uhvsync/n68_s2
3.021
3.430
uvga/uhvsync/counterY_0_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_1_s1
2.650
3.017
uvga/ucharbufinit/n266_s3
3.021
3.430
uvga/ucharbufinit/initData_1_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_0_s1
2.650
3.017
uvga/nextCharHeightCounter_0_s3
3.021
3.430
uvga/charHeightCounter_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/frozenBottomRowMode_s1
2.650
3.017
uvga/n788_s2
3.021
3.430
uvga/frozenBottomRowMode_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_2_s0
2.650
3.017
uvga/nextCharHeightCounter_2_s0
3.021
3.430
uvga/charHeightCounter_2_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/scrollRow_1_s0
2.650
3.017
uvga/n1073_s5
3.021
3.430
uvga/scrollRow_1_s0
3.430
=====
HOLD
0.780
3.430
2.650
uuart0/rxClockDividerReg_4_s1
2.650
3.017
uuart0/n226_s3
3.021
3.430
uuart0/rxClockDividerReg_4_s1
3.430
