WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500063 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 3 min 32 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 3 min 32 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500064 (Simulation time: 0 hr 3 min 32 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 7786587 heartbeat IPC: 1.89161 cumulative IPC: 1.89161 (Simulation time: 0 hr 8 min 35 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13113546 heartbeat IPC: 1.87725 cumulative IPC: 1.8844 (Simulation time: 0 hr 13 min 55 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18470050 heartbeat IPC: 1.86689 cumulative IPC: 1.87853 (Simulation time: 0 hr 19 min 11 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 23773385 heartbeat IPC: 1.88561 cumulative IPC: 1.88029 (Simulation time: 0 hr 23 min 27 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 29199694 heartbeat IPC: 1.84288 cumulative IPC: 1.87269 (Simulation time: 0 hr 26 min 15 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 26699631 cumulative IPC: 1.87269 (Simulation time: 0 hr 26 min 15 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 26699631 (Simulation time: 0 hr 26 min 15 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.87269 instructions: 50000001 cycles: 26699631
CPU 0 Branch Prediction Accuracy: 95.5041% MPKI: 6.68118 Average ROB Occupancy at Mispredict: 57.0741
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 6.15946
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37739  HIT:      10575  MISS:      27164
LLC LOAD         ACCESS:      15066  HIT:        821  MISS:      14245
LLC RFO          ACCESS:        833  HIT:        486  MISS:        347
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8900  HIT:       8892  MISS:          8
LLC TRANSLATION  ACCESS:      12940  HIT:        376  MISS:      12564
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.75 cycles
cpu0_DTLB TOTAL       ACCESS:   12296862  HIT:   12225197  MISS:      71665
cpu0_DTLB LOAD         ACCESS:   12296862  HIT:   12225197  MISS:      71665
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 82.8871 cycles
cpu0_ITLB TOTAL       ACCESS:    3482350  HIT:    3482350  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3482350  HIT:    3482350  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15052360  HIT:   14904521  MISS:     147839
cpu0_L1D LOAD         ACCESS:    9025210  HIT:    8938934  MISS:      86276
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6008644  HIT:    5964595  MISS:      44049
cpu0_L1D TRANSLATION  ACCESS:      18506  HIT:        992  MISS:      17514
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.8398 cycles
cpu0_L1I TOTAL       ACCESS:    4145146  HIT:    4083402  MISS:      61744
cpu0_L1I LOAD         ACCESS:    4145146  HIT:    4083402  MISS:      61744
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.44377 cycles
cpu0_L2C TOTAL       ACCESS:     123290  HIT:      94429  MISS:      28861
cpu0_L2C LOAD         ACCESS:      73602  HIT:      58536  MISS:      15066
cpu0_L2C RFO          ACCESS:      13767  HIT:      12934  MISS:        833
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      18455  HIT:      18433  MISS:         22
cpu0_L2C TRANSLATION  ACCESS:      17466  HIT:       4526  MISS:      12940
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.458 cycles
cpu0_STLB TOTAL       ACCESS:      13699  HIT:       4557  MISS:       9142
cpu0_STLB LOAD         ACCESS:      13699  HIT:       4557  MISS:       9142
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 636.767 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11550
  ROW_BUFFER_MISS:      15606
 AVG DBUS CONGESTED CYCLE:    3.95606
 WQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:       1240  FULL:          0

