
CAN_Adapter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005010  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080051f4  080051f4  000151f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005240  08005240  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005240  08005240  00015240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005248  08005248  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005248  08005248  00015248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800524c  0800524c  0001524c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  2000000c  0800525c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  0800525c  000204ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a7df  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b91  00000000  00000000  0002a857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c8  00000000  00000000  0002c3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006bf  00000000  00000000  0002ccb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f2c9  00000000  00000000  0002d36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aba2  00000000  00000000  0004c638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b4cb0  00000000  00000000  000571da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002368  00000000  00000000  0010be8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0010e1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080051dc 	.word	0x080051dc

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080051dc 	.word	0x080051dc

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b972 	b.w	8000520 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	468e      	mov	lr, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14c      	bne.n	80002fe <__udivmoddi4+0xaa>
 8000264:	428a      	cmp	r2, r1
 8000266:	4694      	mov	ip, r2
 8000268:	d967      	bls.n	800033a <__udivmoddi4+0xe6>
 800026a:	fab2 f382 	clz	r3, r2
 800026e:	b153      	cbz	r3, 8000286 <__udivmoddi4+0x32>
 8000270:	fa02 fc03 	lsl.w	ip, r2, r3
 8000274:	f1c3 0220 	rsb	r2, r3, #32
 8000278:	fa01 fe03 	lsl.w	lr, r1, r3
 800027c:	fa20 f202 	lsr.w	r2, r0, r2
 8000280:	ea42 0e0e 	orr.w	lr, r2, lr
 8000284:	409c      	lsls	r4, r3
 8000286:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800028a:	fbbe f1f7 	udiv	r1, lr, r7
 800028e:	fa1f f58c 	uxth.w	r5, ip
 8000292:	fb07 ee11 	mls	lr, r7, r1, lr
 8000296:	fb01 f005 	mul.w	r0, r1, r5
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002a0:	4290      	cmp	r0, r2
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	eb1c 0202 	adds.w	r2, ip, r2
 80002a8:	f101 3eff 	add.w	lr, r1, #4294967295
 80002ac:	f080 8119 	bcs.w	80004e2 <__udivmoddi4+0x28e>
 80002b0:	4290      	cmp	r0, r2
 80002b2:	f240 8116 	bls.w	80004e2 <__udivmoddi4+0x28e>
 80002b6:	3902      	subs	r1, #2
 80002b8:	4462      	add	r2, ip
 80002ba:	1a12      	subs	r2, r2, r0
 80002bc:	fbb2 f0f7 	udiv	r0, r2, r7
 80002c0:	fb07 2210 	mls	r2, r7, r0, r2
 80002c4:	fb00 f505 	mul.w	r5, r0, r5
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	d90a      	bls.n	80002e8 <__udivmoddi4+0x94>
 80002d2:	eb1c 0404 	adds.w	r4, ip, r4
 80002d6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002da:	f080 8104 	bcs.w	80004e6 <__udivmoddi4+0x292>
 80002de:	42a5      	cmp	r5, r4
 80002e0:	f240 8101 	bls.w	80004e6 <__udivmoddi4+0x292>
 80002e4:	4464      	add	r4, ip
 80002e6:	3802      	subs	r0, #2
 80002e8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ec:	2100      	movs	r1, #0
 80002ee:	1b64      	subs	r4, r4, r5
 80002f0:	b11e      	cbz	r6, 80002fa <__udivmoddi4+0xa6>
 80002f2:	40dc      	lsrs	r4, r3
 80002f4:	2300      	movs	r3, #0
 80002f6:	e9c6 4300 	strd	r4, r3, [r6]
 80002fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fe:	428b      	cmp	r3, r1
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0xc0>
 8000302:	2e00      	cmp	r6, #0
 8000304:	f000 80ea 	beq.w	80004dc <__udivmoddi4+0x288>
 8000308:	2100      	movs	r1, #0
 800030a:	e9c6 0500 	strd	r0, r5, [r6]
 800030e:	4608      	mov	r0, r1
 8000310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000314:	fab3 f183 	clz	r1, r3
 8000318:	2900      	cmp	r1, #0
 800031a:	d148      	bne.n	80003ae <__udivmoddi4+0x15a>
 800031c:	42ab      	cmp	r3, r5
 800031e:	d302      	bcc.n	8000326 <__udivmoddi4+0xd2>
 8000320:	4282      	cmp	r2, r0
 8000322:	f200 80f8 	bhi.w	8000516 <__udivmoddi4+0x2c2>
 8000326:	1a84      	subs	r4, r0, r2
 8000328:	eb65 0203 	sbc.w	r2, r5, r3
 800032c:	2001      	movs	r0, #1
 800032e:	4696      	mov	lr, r2
 8000330:	2e00      	cmp	r6, #0
 8000332:	d0e2      	beq.n	80002fa <__udivmoddi4+0xa6>
 8000334:	e9c6 4e00 	strd	r4, lr, [r6]
 8000338:	e7df      	b.n	80002fa <__udivmoddi4+0xa6>
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xea>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f382 	clz	r3, r2
 8000342:	2b00      	cmp	r3, #0
 8000344:	f040 808e 	bne.w	8000464 <__udivmoddi4+0x210>
 8000348:	1a88      	subs	r0, r1, r2
 800034a:	2101      	movs	r1, #1
 800034c:	0c17      	lsrs	r7, r2, #16
 800034e:	fa1f fe82 	uxth.w	lr, r2
 8000352:	fbb0 f5f7 	udiv	r5, r0, r7
 8000356:	fb07 0015 	mls	r0, r7, r5, r0
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000360:	fb0e f005 	mul.w	r0, lr, r5
 8000364:	4290      	cmp	r0, r2
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x126>
 8000368:	eb1c 0202 	adds.w	r2, ip, r2
 800036c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x124>
 8000372:	4290      	cmp	r0, r2
 8000374:	f200 80cc 	bhi.w	8000510 <__udivmoddi4+0x2bc>
 8000378:	4645      	mov	r5, r8
 800037a:	1a12      	subs	r2, r2, r0
 800037c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000380:	fb07 2210 	mls	r2, r7, r0, r2
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	b2a4      	uxth	r4, r4
 800038a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800038e:	45a6      	cmp	lr, r4
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x150>
 8000392:	eb1c 0404 	adds.w	r4, ip, r4
 8000396:	f100 32ff 	add.w	r2, r0, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x14e>
 800039c:	45a6      	cmp	lr, r4
 800039e:	f200 80b4 	bhi.w	800050a <__udivmoddi4+0x2b6>
 80003a2:	4610      	mov	r0, r2
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ac:	e7a0      	b.n	80002f0 <__udivmoddi4+0x9c>
 80003ae:	f1c1 0720 	rsb	r7, r1, #32
 80003b2:	408b      	lsls	r3, r1
 80003b4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003bc:	fa25 fa07 	lsr.w	sl, r5, r7
 80003c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c4:	fbba f8f9 	udiv	r8, sl, r9
 80003c8:	408d      	lsls	r5, r1
 80003ca:	fa20 f307 	lsr.w	r3, r0, r7
 80003ce:	fb09 aa18 	mls	sl, r9, r8, sl
 80003d2:	fa1f fe8c 	uxth.w	lr, ip
 80003d6:	432b      	orrs	r3, r5
 80003d8:	fa00 f501 	lsl.w	r5, r0, r1
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	0c1c      	lsrs	r4, r3, #16
 80003e2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003e6:	42a0      	cmp	r0, r4
 80003e8:	fa02 f201 	lsl.w	r2, r2, r1
 80003ec:	d90b      	bls.n	8000406 <__udivmoddi4+0x1b2>
 80003ee:	eb1c 0404 	adds.w	r4, ip, r4
 80003f2:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f6:	f080 8086 	bcs.w	8000506 <__udivmoddi4+0x2b2>
 80003fa:	42a0      	cmp	r0, r4
 80003fc:	f240 8083 	bls.w	8000506 <__udivmoddi4+0x2b2>
 8000400:	f1a8 0802 	sub.w	r8, r8, #2
 8000404:	4464      	add	r4, ip
 8000406:	1a24      	subs	r4, r4, r0
 8000408:	b298      	uxth	r0, r3
 800040a:	fbb4 f3f9 	udiv	r3, r4, r9
 800040e:	fb09 4413 	mls	r4, r9, r3, r4
 8000412:	fb03 fe0e 	mul.w	lr, r3, lr
 8000416:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800041a:	45a6      	cmp	lr, r4
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x1dc>
 800041e:	eb1c 0404 	adds.w	r4, ip, r4
 8000422:	f103 30ff 	add.w	r0, r3, #4294967295
 8000426:	d26a      	bcs.n	80004fe <__udivmoddi4+0x2aa>
 8000428:	45a6      	cmp	lr, r4
 800042a:	d968      	bls.n	80004fe <__udivmoddi4+0x2aa>
 800042c:	3b02      	subs	r3, #2
 800042e:	4464      	add	r4, ip
 8000430:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000434:	fba0 9302 	umull	r9, r3, r0, r2
 8000438:	eba4 040e 	sub.w	r4, r4, lr
 800043c:	429c      	cmp	r4, r3
 800043e:	46c8      	mov	r8, r9
 8000440:	469e      	mov	lr, r3
 8000442:	d354      	bcc.n	80004ee <__udivmoddi4+0x29a>
 8000444:	d051      	beq.n	80004ea <__udivmoddi4+0x296>
 8000446:	2e00      	cmp	r6, #0
 8000448:	d067      	beq.n	800051a <__udivmoddi4+0x2c6>
 800044a:	ebb5 0308 	subs.w	r3, r5, r8
 800044e:	eb64 040e 	sbc.w	r4, r4, lr
 8000452:	40cb      	lsrs	r3, r1
 8000454:	fa04 f707 	lsl.w	r7, r4, r7
 8000458:	431f      	orrs	r7, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c6 7400 	strd	r7, r4, [r6]
 8000460:	2100      	movs	r1, #0
 8000462:	e74a      	b.n	80002fa <__udivmoddi4+0xa6>
 8000464:	fa02 fc03 	lsl.w	ip, r2, r3
 8000468:	f1c3 0020 	rsb	r0, r3, #32
 800046c:	40c1      	lsrs	r1, r0
 800046e:	409d      	lsls	r5, r3
 8000470:	fa24 f000 	lsr.w	r0, r4, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	4328      	orrs	r0, r5
 800047a:	fbb1 f5f7 	udiv	r5, r1, r7
 800047e:	fb07 1115 	mls	r1, r7, r5, r1
 8000482:	fa1f fe8c 	uxth.w	lr, ip
 8000486:	0c02      	lsrs	r2, r0, #16
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	fb05 f10e 	mul.w	r1, r5, lr
 8000490:	4291      	cmp	r1, r2
 8000492:	fa04 f403 	lsl.w	r4, r4, r3
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x256>
 8000498:	eb1c 0202 	adds.w	r2, ip, r2
 800049c:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a0:	d22f      	bcs.n	8000502 <__udivmoddi4+0x2ae>
 80004a2:	4291      	cmp	r1, r2
 80004a4:	d92d      	bls.n	8000502 <__udivmoddi4+0x2ae>
 80004a6:	3d02      	subs	r5, #2
 80004a8:	4462      	add	r2, ip
 80004aa:	1a52      	subs	r2, r2, r1
 80004ac:	fbb2 f1f7 	udiv	r1, r2, r7
 80004b0:	fb07 2211 	mls	r2, r7, r1, r2
 80004b4:	b280      	uxth	r0, r0
 80004b6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004ba:	fb01 f20e 	mul.w	r2, r1, lr
 80004be:	4282      	cmp	r2, r0
 80004c0:	d908      	bls.n	80004d4 <__udivmoddi4+0x280>
 80004c2:	eb1c 0000 	adds.w	r0, ip, r0
 80004c6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004ca:	d216      	bcs.n	80004fa <__udivmoddi4+0x2a6>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d914      	bls.n	80004fa <__udivmoddi4+0x2a6>
 80004d0:	3902      	subs	r1, #2
 80004d2:	4460      	add	r0, ip
 80004d4:	1a80      	subs	r0, r0, r2
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	e73a      	b.n	8000352 <__udivmoddi4+0xfe>
 80004dc:	4631      	mov	r1, r6
 80004de:	4630      	mov	r0, r6
 80004e0:	e70b      	b.n	80002fa <__udivmoddi4+0xa6>
 80004e2:	4671      	mov	r1, lr
 80004e4:	e6e9      	b.n	80002ba <__udivmoddi4+0x66>
 80004e6:	4610      	mov	r0, r2
 80004e8:	e6fe      	b.n	80002e8 <__udivmoddi4+0x94>
 80004ea:	454d      	cmp	r5, r9
 80004ec:	d2ab      	bcs.n	8000446 <__udivmoddi4+0x1f2>
 80004ee:	ebb9 0802 	subs.w	r8, r9, r2
 80004f2:	eb63 0e0c 	sbc.w	lr, r3, ip
 80004f6:	3801      	subs	r0, #1
 80004f8:	e7a5      	b.n	8000446 <__udivmoddi4+0x1f2>
 80004fa:	4641      	mov	r1, r8
 80004fc:	e7ea      	b.n	80004d4 <__udivmoddi4+0x280>
 80004fe:	4603      	mov	r3, r0
 8000500:	e796      	b.n	8000430 <__udivmoddi4+0x1dc>
 8000502:	4645      	mov	r5, r8
 8000504:	e7d1      	b.n	80004aa <__udivmoddi4+0x256>
 8000506:	46d0      	mov	r8, sl
 8000508:	e77d      	b.n	8000406 <__udivmoddi4+0x1b2>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e749      	b.n	80003a4 <__udivmoddi4+0x150>
 8000510:	3d02      	subs	r5, #2
 8000512:	4462      	add	r2, ip
 8000514:	e731      	b.n	800037a <__udivmoddi4+0x126>
 8000516:	4608      	mov	r0, r1
 8000518:	e70a      	b.n	8000330 <__udivmoddi4+0xdc>
 800051a:	4631      	mov	r1, r6
 800051c:	e6ed      	b.n	80002fa <__udivmoddi4+0xa6>
 800051e:	bf00      	nop

08000520 <__aeabi_idiv0>:
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <avaibleForRead_CANtoPCMsgBuf>:
*/
//------------------------------------------------------------------------

//CANtoPCMsg
inline uint8_t avaibleForRead_CANtoPCMsgBuf()
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
	return CANtoPCMsgBufHead != CANtoPCMsgBufTail;
 8000528:	4b06      	ldr	r3, [pc, #24]	; (8000544 <avaibleForRead_CANtoPCMsgBuf+0x20>)
 800052a:	781a      	ldrb	r2, [r3, #0]
 800052c:	4b06      	ldr	r3, [pc, #24]	; (8000548 <avaibleForRead_CANtoPCMsgBuf+0x24>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	429a      	cmp	r2, r3
 8000532:	bf14      	ite	ne
 8000534:	2301      	movne	r3, #1
 8000536:	2300      	moveq	r3, #0
 8000538:	b2db      	uxtb	r3, r3
}
 800053a:	4618      	mov	r0, r3
 800053c:	46bd      	mov	sp, r7
 800053e:	bc80      	pop	{r7}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	200004c0 	.word	0x200004c0
 8000548:	200004c1 	.word	0x200004c1

0800054c <directWrite_CANtoPCMsgBuf>:
{
	return CANtoPCMsgBufTail != ((CANtoPCMsgBufHead + 1) % CANTOPCMSGBUFSIZE);
}

inline TYPE3 * directWrite_CANtoPCMsgBuf()
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
	uint8_t headPrv = CANtoPCMsgBufHead;
 8000552:	4b1a      	ldr	r3, [pc, #104]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	71fb      	strb	r3, [r7, #7]
    uint8_t i = (CANtoPCMsgBufHead + 1) % CANTOPCMSGBUFSIZE ;      // положение нового значения в буфере
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	1c5a      	adds	r2, r3, #1
 800055e:	4b18      	ldr	r3, [pc, #96]	; (80005c0 <directWrite_CANtoPCMsgBuf+0x74>)
 8000560:	fb83 1302 	smull	r1, r3, r3, r2
 8000564:	1099      	asrs	r1, r3, #2
 8000566:	17d3      	asrs	r3, r2, #31
 8000568:	1ac9      	subs	r1, r1, r3
 800056a:	460b      	mov	r3, r1
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	440b      	add	r3, r1
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	1ad1      	subs	r1, r2, r3
 8000574:	460b      	mov	r3, r1
 8000576:	71bb      	strb	r3, [r7, #6]
    if (i != CANtoPCMsgBufTail) {                // если есть местечко
 8000578:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <directWrite_CANtoPCMsgBuf+0x78>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	79ba      	ldrb	r2, [r7, #6]
 800057e:	429a      	cmp	r2, r3
 8000580:	d00a      	beq.n	8000598 <directWrite_CANtoPCMsgBuf+0x4c>
    	CANtoPCMsgBufHead = i;                   // двигаем голову
 8000582:	4a0e      	ldr	r2, [pc, #56]	; (80005bc <directWrite_CANtoPCMsgBuf+0x70>)
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	7013      	strb	r3, [r2, #0]
    	return &(CANtoPCMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
 8000588:	79fa      	ldrb	r2, [r7, #7]
 800058a:	4613      	mov	r3, r2
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	4413      	add	r3, r2
 8000590:	00db      	lsls	r3, r3, #3
 8000592:	4a0d      	ldr	r2, [pc, #52]	; (80005c8 <directWrite_CANtoPCMsgBuf+0x7c>)
 8000594:	4413      	add	r3, r2
 8000596:	e00c      	b.n	80005b2 <directWrite_CANtoPCMsgBuf+0x66>
    	//return &(CANtoPCMsgBuf[CANtoPCMsgBufHead]);     // возвращаем ссылку на элемент для записи
   	}
    else
    	CANtoPCMsgBufOverFlowFlag++;
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <directWrite_CANtoPCMsgBuf+0x80>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	3301      	adds	r3, #1
 800059e:	b2da      	uxtb	r2, r3
 80005a0:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <directWrite_CANtoPCMsgBuf+0x80>)
 80005a2:	701a      	strb	r2, [r3, #0]
    return &(CANtoPCMsgBuf[headPrv]);
 80005a4:	79fa      	ldrb	r2, [r7, #7]
 80005a6:	4613      	mov	r3, r2
 80005a8:	009b      	lsls	r3, r3, #2
 80005aa:	4413      	add	r3, r2
 80005ac:	00db      	lsls	r3, r3, #3
 80005ae:	4a06      	ldr	r2, [pc, #24]	; (80005c8 <directWrite_CANtoPCMsgBuf+0x7c>)
 80005b0:	4413      	add	r3, r2
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bc80      	pop	{r7}
 80005ba:	4770      	bx	lr
 80005bc:	200004c0 	.word	0x200004c0
 80005c0:	66666667 	.word	0x66666667
 80005c4:	200004c1 	.word	0x200004c1
 80005c8:	20000128 	.word	0x20000128
 80005cc:	200004c2 	.word	0x200004c2

080005d0 <directRead_CANtoPCMsgBuf>:

inline TYPE3 * directRead_CANtoPCMsgBuf()
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
	if (CANtoPCMsgBufHead == CANtoPCMsgBufTail) return 0;   // буфер пуст
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <directRead_CANtoPCMsgBuf+0x58>)
 80005d8:	781a      	ldrb	r2, [r3, #0]
 80005da:	4b14      	ldr	r3, [pc, #80]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	429a      	cmp	r2, r3
 80005e0:	d101      	bne.n	80005e6 <directRead_CANtoPCMsgBuf+0x16>
 80005e2:	2300      	movs	r3, #0
 80005e4:	e01a      	b.n	800061c <directRead_CANtoPCMsgBuf+0x4c>
    uint8_t CANtoPCMsgBufTailPrv=CANtoPCMsgBufTail;
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	71fb      	strb	r3, [r7, #7]
    CANtoPCMsgBufTail = (CANtoPCMsgBufTail + 1) % CANTOPCMSGBUFSIZE;     // хвост двигаем
 80005ec:	4b0f      	ldr	r3, [pc, #60]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	1c5a      	adds	r2, r3, #1
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <directRead_CANtoPCMsgBuf+0x60>)
 80005f4:	fb83 1302 	smull	r1, r3, r3, r2
 80005f8:	1099      	asrs	r1, r3, #2
 80005fa:	17d3      	asrs	r3, r2, #31
 80005fc:	1ac9      	subs	r1, r1, r3
 80005fe:	460b      	mov	r3, r1
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	440b      	add	r3, r1
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	1ad1      	subs	r1, r2, r3
 8000608:	b2ca      	uxtb	r2, r1
 800060a:	4b08      	ldr	r3, [pc, #32]	; (800062c <directRead_CANtoPCMsgBuf+0x5c>)
 800060c:	701a      	strb	r2, [r3, #0]
    return &(CANtoPCMsgBuf[CANtoPCMsgBufTailPrv]);                   // возвращаем
 800060e:	79fa      	ldrb	r2, [r7, #7]
 8000610:	4613      	mov	r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	4413      	add	r3, r2
 8000616:	00db      	lsls	r3, r3, #3
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <directRead_CANtoPCMsgBuf+0x64>)
 800061a:	4413      	add	r3, r2
}
 800061c:	4618      	mov	r0, r3
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	200004c0 	.word	0x200004c0
 800062c:	200004c1 	.word	0x200004c1
 8000630:	66666667 	.word	0x66666667
 8000634:	20000128 	.word	0x20000128

08000638 <overrun_CANtoPCMsgBuf>:

inline uint8_t overrun_CANtoPCMsgBuf()
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
	return CANtoPCMsgBufOverFlowFlag;
 800063c:	4b02      	ldr	r3, [pc, #8]	; (8000648 <overrun_CANtoPCMsgBuf+0x10>)
 800063e:	781b      	ldrb	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	200004c2 	.word	0x200004c2

0800064c <avaibleForRead_PCtoCANMsgBuf>:

//PCtoCANMsg
inline uint8_t avaibleForRead_PCtoCANMsgBuf()//возможно эту функцию вообще лучше убрать
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
	return PCtoCANMsgBufHead != PCtoCANMsgBufTail;
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <avaibleForRead_PCtoCANMsgBuf+0x20>)
 8000652:	781a      	ldrb	r2, [r3, #0]
 8000654:	4b06      	ldr	r3, [pc, #24]	; (8000670 <avaibleForRead_PCtoCANMsgBuf+0x24>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	429a      	cmp	r2, r3
 800065a:	bf14      	ite	ne
 800065c:	2301      	movne	r3, #1
 800065e:	2300      	moveq	r3, #0
 8000660:	b2db      	uxtb	r3, r3
}
 8000662:	4618      	mov	r0, r3
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop
 800066c:	200004c3 	.word	0x200004c3
 8000670:	200004c4 	.word	0x200004c4

08000674 <directWrite_PCtoCANMsgBuf>:
{
		return PCtoCANMsgBufTail != ((PCtoCANMsgBufHead + 1) % PCTOCANMSGBUFSIZE);
}

inline TYPE4 * directWrite_PCtoCANMsgBuf()
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
	//uint8_t headPrv = PCtoCANMsgBufHead;
    uint8_t i = (PCtoCANMsgBufHead + 1) % PCTOCANMSGBUFSIZE ;      // положение нового значения в буфере
 800067a:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	1c5a      	adds	r2, r3, #1
 8000680:	4b1a      	ldr	r3, [pc, #104]	; (80006ec <directWrite_PCtoCANMsgBuf+0x78>)
 8000682:	fb83 1302 	smull	r1, r3, r3, r2
 8000686:	1099      	asrs	r1, r3, #2
 8000688:	17d3      	asrs	r3, r2, #31
 800068a:	1ac9      	subs	r1, r1, r3
 800068c:	460b      	mov	r3, r1
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	1ad1      	subs	r1, r2, r3
 8000696:	460b      	mov	r3, r1
 8000698:	71fb      	strb	r3, [r7, #7]
    if (i != PCtoCANMsgBufTail) {                // если есть местечко
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <directWrite_PCtoCANMsgBuf+0x7c>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	79fa      	ldrb	r2, [r7, #7]
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d00c      	beq.n	80006be <directWrite_PCtoCANMsgBuf+0x4a>
    	PCtoCANMsgBufHead = i;                   // двигаем голову
 80006a4:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	7013      	strb	r3, [r2, #0]
    	//return &(PCtoCANMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
    	return &(PCtoCANMsgBuf[PCtoCANMsgBufHead]);     // возвращаем ссылку на элемент для записи
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	4613      	mov	r3, r2
 80006b2:	00db      	lsls	r3, r3, #3
 80006b4:	4413      	add	r3, r2
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	4a0e      	ldr	r2, [pc, #56]	; (80006f4 <directWrite_PCtoCANMsgBuf+0x80>)
 80006ba:	4413      	add	r3, r2
 80006bc:	e00e      	b.n	80006dc <directWrite_PCtoCANMsgBuf+0x68>
   	}
    else
    	PCtoCANMsgBufOverFlowFlag++;
 80006be:	4b0e      	ldr	r3, [pc, #56]	; (80006f8 <directWrite_PCtoCANMsgBuf+0x84>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	3301      	adds	r3, #1
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <directWrite_PCtoCANMsgBuf+0x84>)
 80006c8:	701a      	strb	r2, [r3, #0]
    return &(PCtoCANMsgBuf[PCtoCANMsgBufHead]);
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <directWrite_PCtoCANMsgBuf+0x74>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	4613      	mov	r3, r2
 80006d2:	00db      	lsls	r3, r3, #3
 80006d4:	4413      	add	r3, r2
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	4a06      	ldr	r2, [pc, #24]	; (80006f4 <directWrite_PCtoCANMsgBuf+0x80>)
 80006da:	4413      	add	r3, r2
}
 80006dc:	4618      	mov	r0, r3
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	200004c3 	.word	0x200004c3
 80006ec:	66666667 	.word	0x66666667
 80006f0:	200004c4 	.word	0x200004c4
 80006f4:	200002b8 	.word	0x200002b8
 80006f8:	200004c5 	.word	0x200004c5

080006fc <directRead_PCtoCANMsgBuf>:

inline TYPE4 * directRead_PCtoCANMsgBuf()
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
	if (PCtoCANMsgBufHead == PCtoCANMsgBufTail) return 0;   // буфер пуст
 8000702:	4b14      	ldr	r3, [pc, #80]	; (8000754 <directRead_PCtoCANMsgBuf+0x58>)
 8000704:	781a      	ldrb	r2, [r3, #0]
 8000706:	4b14      	ldr	r3, [pc, #80]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	429a      	cmp	r2, r3
 800070c:	d101      	bne.n	8000712 <directRead_PCtoCANMsgBuf+0x16>
 800070e:	2300      	movs	r3, #0
 8000710:	e01a      	b.n	8000748 <directRead_PCtoCANMsgBuf+0x4c>
    uint8_t PCtoCANMsgBufTailPrv=PCtoCANMsgBufTail;
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
    PCtoCANMsgBufTail = (PCtoCANMsgBufTail + 1) % PCTOCANMSGBUFSIZE;     // хвост двигаем
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	1c5a      	adds	r2, r3, #1
 800071e:	4b0f      	ldr	r3, [pc, #60]	; (800075c <directRead_PCtoCANMsgBuf+0x60>)
 8000720:	fb83 1302 	smull	r1, r3, r3, r2
 8000724:	1099      	asrs	r1, r3, #2
 8000726:	17d3      	asrs	r3, r2, #31
 8000728:	1ac9      	subs	r1, r1, r3
 800072a:	460b      	mov	r3, r1
 800072c:	009b      	lsls	r3, r3, #2
 800072e:	440b      	add	r3, r1
 8000730:	005b      	lsls	r3, r3, #1
 8000732:	1ad1      	subs	r1, r2, r3
 8000734:	b2ca      	uxtb	r2, r1
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <directRead_PCtoCANMsgBuf+0x5c>)
 8000738:	701a      	strb	r2, [r3, #0]
    return &(PCtoCANMsgBuf[PCtoCANMsgBufTailPrv]);                   // возвращаем
 800073a:	79fa      	ldrb	r2, [r7, #7]
 800073c:	4613      	mov	r3, r2
 800073e:	00db      	lsls	r3, r3, #3
 8000740:	4413      	add	r3, r2
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4a06      	ldr	r2, [pc, #24]	; (8000760 <directRead_PCtoCANMsgBuf+0x64>)
 8000746:	4413      	add	r3, r2
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	200004c3 	.word	0x200004c3
 8000758:	200004c4 	.word	0x200004c4
 800075c:	66666667 	.word	0x66666667
 8000760:	200002b8 	.word	0x200002b8

08000764 <overrun_PCtoCANMsgBuf>:

inline uint8_t overrun_PCtoCANMsgBuf()
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
	return PCtoCANMsgBufOverFlowFlag;
 8000768:	4b02      	ldr	r3, [pc, #8]	; (8000774 <overrun_PCtoCANMsgBuf+0x10>)
 800076a:	781b      	ldrb	r3, [r3, #0]
}
 800076c:	4618      	mov	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	bc80      	pop	{r7}
 8000772:	4770      	bx	lr
 8000774:	200004c5 	.word	0x200004c5

08000778 <avaibleForRead_CANlimMsgBuf>:

//CANlimMsg
inline uint8_t avaibleForRead_CANlimMsgBuf()//возможно эту функцию вообще лучше убрать
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
	return CANlimMsgBufHead != CANlimMsgBufTail;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <avaibleForRead_CANlimMsgBuf+0x20>)
 800077e:	781a      	ldrb	r2, [r3, #0]
 8000780:	4b06      	ldr	r3, [pc, #24]	; (800079c <avaibleForRead_CANlimMsgBuf+0x24>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	429a      	cmp	r2, r3
 8000786:	bf14      	ite	ne
 8000788:	2301      	movne	r3, #1
 800078a:	2300      	moveq	r3, #0
 800078c:	b2db      	uxtb	r3, r3
}
 800078e:	4618      	mov	r0, r3
 8000790:	46bd      	mov	sp, r7
 8000792:	bc80      	pop	{r7}
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	200004c6 	.word	0x200004c6
 800079c:	200004c7 	.word	0x200004c7

080007a0 <directWrite_CANlimMsgBuf>:
{
		return CANlimMsgBufTail != ((CANlimMsgBufHead + 1) % CANLIMMSGBUFSIZE);
}

inline TYPE5 * directWrite_CANlimMsgBuf()
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
	uint8_t headPrv = CANlimMsgBufHead;
 80007a6:	4b18      	ldr	r3, [pc, #96]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
    uint8_t i = (CANlimMsgBufHead + 1) % CANLIMMSGBUFSIZE ;      // положение нового значения в буфере
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	1c5a      	adds	r2, r3, #1
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <directWrite_CANlimMsgBuf+0x6c>)
 80007b4:	fb83 1302 	smull	r1, r3, r3, r2
 80007b8:	1099      	asrs	r1, r3, #2
 80007ba:	17d3      	asrs	r3, r2, #31
 80007bc:	1ac9      	subs	r1, r1, r3
 80007be:	460b      	mov	r3, r1
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	440b      	add	r3, r1
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	1ad1      	subs	r1, r2, r3
 80007c8:	460b      	mov	r3, r1
 80007ca:	71bb      	strb	r3, [r7, #6]
    if (i != CANlimMsgBufTail) {                // если есть местечко
 80007cc:	4b10      	ldr	r3, [pc, #64]	; (8000810 <directWrite_CANlimMsgBuf+0x70>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	79ba      	ldrb	r2, [r7, #6]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d007      	beq.n	80007e6 <directWrite_CANlimMsgBuf+0x46>
    	CANlimMsgBufHead = i;                   // двигаем голову
 80007d6:	4a0c      	ldr	r2, [pc, #48]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007d8:	79bb      	ldrb	r3, [r7, #6]
 80007da:	7013      	strb	r3, [r2, #0]
    	return &(CANlimMsgBuf[headPrv]);     // возвращаем ссылку на элемент для записи
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	011b      	lsls	r3, r3, #4
 80007e0:	4a0c      	ldr	r2, [pc, #48]	; (8000814 <directWrite_CANlimMsgBuf+0x74>)
 80007e2:	4413      	add	r3, r2
 80007e4:	e00a      	b.n	80007fc <directWrite_CANlimMsgBuf+0x5c>
    	//return &(CANlimMsgBuf[CANlimMsgBufHead]);     // возвращаем ссылку на элемент для записи
   	}
    else
    	CANlimMsgBufOverFlowFlag++;
 80007e6:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <directWrite_CANlimMsgBuf+0x78>)
 80007e8:	781b      	ldrb	r3, [r3, #0]
 80007ea:	3301      	adds	r3, #1
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <directWrite_CANlimMsgBuf+0x78>)
 80007f0:	701a      	strb	r2, [r3, #0]
    return &(CANlimMsgBuf[CANlimMsgBufHead]);
 80007f2:	4b05      	ldr	r3, [pc, #20]	; (8000808 <directWrite_CANlimMsgBuf+0x68>)
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	011b      	lsls	r3, r3, #4
 80007f8:	4a06      	ldr	r2, [pc, #24]	; (8000814 <directWrite_CANlimMsgBuf+0x74>)
 80007fa:	4413      	add	r3, r2
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	200004c6 	.word	0x200004c6
 800080c:	66666667 	.word	0x66666667
 8000810:	200004c7 	.word	0x200004c7
 8000814:	20000420 	.word	0x20000420
 8000818:	200004c8 	.word	0x200004c8

0800081c <directRead_CANlimMsgBuf>:

inline TYPE5 * directRead_CANlimMsgBuf()
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
	if (CANlimMsgBufHead == CANlimMsgBufTail) return 0;   // буфер пуст
 8000822:	4b12      	ldr	r3, [pc, #72]	; (800086c <directRead_CANlimMsgBuf+0x50>)
 8000824:	781a      	ldrb	r2, [r3, #0]
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	429a      	cmp	r2, r3
 800082c:	d101      	bne.n	8000832 <directRead_CANlimMsgBuf+0x16>
 800082e:	2300      	movs	r3, #0
 8000830:	e017      	b.n	8000862 <directRead_CANlimMsgBuf+0x46>
    uint8_t CANlimMsgBufTailPrv=CANlimMsgBufTail;
 8000832:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	71fb      	strb	r3, [r7, #7]
    CANlimMsgBufTail = (CANlimMsgBufTail + 1) % CANLIMMSGBUFSIZE;     // хвост двигаем
 8000838:	4b0d      	ldr	r3, [pc, #52]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <directRead_CANlimMsgBuf+0x58>)
 8000840:	fb83 1302 	smull	r1, r3, r3, r2
 8000844:	1099      	asrs	r1, r3, #2
 8000846:	17d3      	asrs	r3, r2, #31
 8000848:	1ac9      	subs	r1, r1, r3
 800084a:	460b      	mov	r3, r1
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	440b      	add	r3, r1
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	1ad1      	subs	r1, r2, r3
 8000854:	b2ca      	uxtb	r2, r1
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <directRead_CANlimMsgBuf+0x54>)
 8000858:	701a      	strb	r2, [r3, #0]
    return &(CANlimMsgBuf[CANlimMsgBufTailPrv]);                   // возвращаем
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	011b      	lsls	r3, r3, #4
 800085e:	4a06      	ldr	r2, [pc, #24]	; (8000878 <directRead_CANlimMsgBuf+0x5c>)
 8000860:	4413      	add	r3, r2
}
 8000862:	4618      	mov	r0, r3
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	200004c6 	.word	0x200004c6
 8000870:	200004c7 	.word	0x200004c7
 8000874:	66666667 	.word	0x66666667
 8000878:	20000420 	.word	0x20000420

0800087c <overrun_CANlimMsgBuf>:

inline uint8_t overrun_CANlimMsgBuf()
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
	return CANlimMsgBufOverFlowFlag;
 8000880:	4b02      	ldr	r3, [pc, #8]	; (800088c <overrun_CANlimMsgBuf+0x10>)
 8000882:	781b      	ldrb	r3, [r3, #0]
}
 8000884:	4618      	mov	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	200004c8 	.word	0x200004c8

08000890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	db0b      	blt.n	80008ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	f003 021f 	and.w	r2, r3, #31
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <__NVIC_EnableIRQ+0x34>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	095b      	lsrs	r3, r3, #5
 80008b0:	2001      	movs	r0, #1
 80008b2:	fa00 f202 	lsl.w	r2, r0, r2
 80008b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	e000e100 	.word	0xe000e100

080008c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	db12      	blt.n	8000900 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	f003 021f 	and.w	r2, r3, #31
 80008e0:	490a      	ldr	r1, [pc, #40]	; (800090c <__NVIC_DisableIRQ+0x44>)
 80008e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e6:	095b      	lsrs	r3, r3, #5
 80008e8:	2001      	movs	r0, #1
 80008ea:	fa00 f202 	lsl.w	r2, r0, r2
 80008ee:	3320      	adds	r3, #32
 80008f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008f4:	f3bf 8f4f 	dsb	sy
}
 80008f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008fa:	f3bf 8f6f 	isb	sy
}
 80008fe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000e100 	.word	0xe000e100

08000910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08c      	sub	sp, #48	; 0x30
 8000914:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000916:	f000 fec1 	bl	800169c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091a:	f000 f885 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091e:	f000 f95d 	bl	8000bdc <MX_GPIO_Init>
  MX_DMA_Init();
 8000922:	f000 f935 	bl	8000b90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000926:	f000 f909 	bl	8000b3c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800092a:	f000 f8d1 	bl	8000ad0 <MX_CAN1_Init>
  //TxHeader1.IDE = CAN_ID_STD;
  //TxHeader1.DLC = 8;
  //TxHeader1.TransmitGlobalTime = DISABLE;

  CAN_FilterTypeDef canFilterConfig;
  canFilterConfig.FilterBank = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	61bb      	str	r3, [r7, #24]
  canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000936:	2301      	movs	r3, #1
 8000938:	623b      	str	r3, [r7, #32]
  canFilterConfig.FilterIdHigh = 0x0000;
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
  canFilterConfig.FilterIdLow = 0x0000;
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
  canFilterConfig.FilterMaskIdHigh = 0x0000;
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
  canFilterConfig.FilterMaskIdLow = 0x0000;
 8000946:	2300      	movs	r3, #0
 8000948:	613b      	str	r3, [r7, #16]
  canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800094a:	2300      	movs	r3, #0
 800094c:	617b      	str	r3, [r7, #20]
  canFilterConfig.FilterActivation = ENABLE;
 800094e:	2301      	movs	r3, #1
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
  canFilterConfig.SlaveStartFilterBank = 14;
 8000952:	230e      	movs	r3, #14
 8000954:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig);
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4619      	mov	r1, r3
 800095a:	482f      	ldr	r0, [pc, #188]	; (8000a18 <main+0x108>)
 800095c:	f001 f81e 	bl	800199c <HAL_CAN_ConfigFilter>

  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();};//необходимо вручную включить прерывания и стартануть КАН
 8000960:	2102      	movs	r1, #2
 8000962:	482d      	ldr	r0, [pc, #180]	; (8000a18 <main+0x108>)
 8000964:	f001 fb77 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <main+0x62>
 800096e:	f000 fbcd 	bl	800110c <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();};
 8000972:	2104      	movs	r1, #4
 8000974:	4828      	ldr	r0, [pc, #160]	; (8000a18 <main+0x108>)
 8000976:	f001 fb6e 	bl	8002056 <HAL_CAN_ActivateNotification>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <main+0x74>
 8000980:	f000 fbc4 	bl	800110c <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();};//необходимо вручную включить прерывания и стартануть КАН
 8000984:	2110      	movs	r1, #16
 8000986:	4824      	ldr	r0, [pc, #144]	; (8000a18 <main+0x108>)
 8000988:	f001 fb65 	bl	8002056 <HAL_CAN_ActivateNotification>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <main+0x86>
 8000992:	f000 fbbb 	bl	800110c <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();};
 8000996:	2120      	movs	r1, #32
 8000998:	481f      	ldr	r0, [pc, #124]	; (8000a18 <main+0x108>)
 800099a:	f001 fb5c 	bl	8002056 <HAL_CAN_ActivateNotification>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <main+0x98>
 80009a4:	f000 fbb2 	bl	800110c <Error_Handler>
  if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 80009a8:	481b      	ldr	r0, [pc, #108]	; (8000a18 <main+0x108>)
 80009aa:	f001 f8d7 	bl	8001b5c <HAL_CAN_Start>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <main+0xa8>
 80009b4:	f000 fbaa 	bl	800110c <Error_Handler>
  //HAL_UART_RegisterCallback(&huart2, HAL_UART_RX_COMPLETE_CB_ID, User_UartCompleteCallback);//подсказчик этой функции не работает и не находит определение
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t size = sizeof(CANlimMsg_TxSize);
 80009b8:	2304      	movs	r3, #4
 80009ba:	70fb      	strb	r3, [r7, #3]
  HAL_UART_Transmit(&huart2, &size, 4, 1000);
 80009bc:	1cf9      	adds	r1, r7, #3
 80009be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009c2:	2204      	movs	r2, #4
 80009c4:	4815      	ldr	r0, [pc, #84]	; (8000a1c <main+0x10c>)
 80009c6:	f003 fafd 	bl	8003fc4 <HAL_UART_Transmit>

  PCtoCANMsg * PCtoCANmsg_ptr = &PCtoCANMsgBuf[0];
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <main+0x110>)
 80009cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if(HAL_UART_Receive_IT(&huart2, (uint8_t *)PCtoCANmsg_ptr, sizeof(PCtoCANMsg))!=HAL_OK)
 80009ce:	2224      	movs	r2, #36	; 0x24
 80009d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80009d2:	4812      	ldr	r0, [pc, #72]	; (8000a1c <main+0x10c>)
 80009d4:	f003 fb79 	bl	80040ca <HAL_UART_Receive_IT>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <main+0xd2>
	  Error_Handler();
 80009de:	f000 fb95 	bl	800110c <Error_Handler>
	  		  Error_Handler();
	  HAL_Delay(10);
*/
	   //-----------------------------------------------------

	  CANtoPCBuf_processing();//обработка буфера входящих сообщений от PC	PCBuf_processing();
 80009e2:	f000 faf5 	bl	8000fd0 <CANtoPCBuf_processing>
	  //HAL_Delay(100);
	  PCtoCANBuf_processing();//обработка буфера входящих сообщений от CAN CANBuf_processing();
 80009e6:	f000 f951 	bl	8000c8c <PCtoCANBuf_processing>
	  //HAL_Delay(100);
	  if(overrun_PCtoCANMsgBuf()||overrun_CANtoPCMsgBuf()||overrun_CANlimMsgBuf())
 80009ea:	f7ff febb 	bl	8000764 <overrun_PCtoCANMsgBuf>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d109      	bne.n	8000a08 <main+0xf8>
 80009f4:	f7ff fe20 	bl	8000638 <overrun_CANtoPCMsgBuf>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d104      	bne.n	8000a08 <main+0xf8>
 80009fe:	f7ff ff3d 	bl	800087c <overrun_CANlimMsgBuf>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d0ec      	beq.n	80009e2 <main+0xd2>
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a0e:	4805      	ldr	r0, [pc, #20]	; (8000a24 <main+0x114>)
 8000a10:	f002 fd64 	bl	80034dc <HAL_GPIO_WritePin>
	  CANtoPCBuf_processing();//обработка буфера входящих сообщений от PC	PCBuf_processing();
 8000a14:	e7e5      	b.n	80009e2 <main+0xd2>
 8000a16:	bf00      	nop
 8000a18:	20000028 	.word	0x20000028
 8000a1c:	20000050 	.word	0x20000050
 8000a20:	200002b8 	.word	0x200002b8
 8000a24:	40010c00 	.word	0x40010c00

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	; 0x50
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0318 	add.w	r3, r7, #24
 8000a32:	2238      	movs	r2, #56	; 0x38
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f004 fba4 	bl	8005184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000a54:	2304      	movs	r3, #4
 8000a56:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8000a5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a60:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a6c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a70:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 8000a72:	2302      	movs	r3, #2
 8000a74:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8000a76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a7a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8000a7c:	2340      	movs	r3, #64	; 0x40
 8000a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a80:	f107 0318 	add.w	r3, r7, #24
 8000a84:	4618      	mov	r0, r3
 8000a86:	f002 fd41 	bl	800350c <HAL_RCC_OscConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000a90:	f000 fb3c 	bl	800110c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a94:	230f      	movs	r3, #15
 8000a96:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aaa:	1d3b      	adds	r3, r7, #4
 8000aac:	2102      	movs	r1, #2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f003 f842 	bl	8003b38 <HAL_RCC_ClockConfig>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000aba:	f000 fb27 	bl	800110c <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000abe:	4b03      	ldr	r3, [pc, #12]	; (8000acc <SystemClock_Config+0xa4>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	3750      	adds	r7, #80	; 0x50
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	42420070 	.word	0x42420070

08000ad0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ad4:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ad6:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <MX_CAN1_Init+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000ada:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000adc:	2208      	movs	r2, #8
 8000ade:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_7TQ;
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000aee:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000af2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b18:	4b06      	ldr	r3, [pc, #24]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b1e:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_CAN1_Init+0x64>)
 8000b20:	f000 fe1e 	bl	8001760 <HAL_CAN_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000b2a:	f000 faef 	bl	800110c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	20000028 	.word	0x20000028
 8000b38:	40006400 	.word	0x40006400

08000b3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b40:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b42:	4a12      	ldr	r2, [pc, #72]	; (8000b8c <MX_USART2_UART_Init+0x50>)
 8000b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8000b46:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b48:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8000b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	; (8000b88 <MX_USART2_UART_Init+0x4c>)
 8000b74:	f003 f9d6 	bl	8003f24 <HAL_UART_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b7e:	f000 fac5 	bl	800110c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000050 	.word	0x20000050
 8000b8c:	40004400 	.word	0x40004400

08000b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000b98:	695b      	ldr	r3, [r3, #20]
 8000b9a:	4a0f      	ldr	r2, [pc, #60]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	6153      	str	r3, [r2, #20]
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <MX_DMA_Init+0x48>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	2010      	movs	r0, #16
 8000bb4:	f001 fd89 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bb8:	2010      	movs	r0, #16
 8000bba:	f001 fda2 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	2011      	movs	r0, #17
 8000bc4:	f001 fd81 	bl	80026ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000bc8:	2011      	movs	r0, #17
 8000bca:	f001 fd9a 	bl	8002702 <HAL_NVIC_EnableIRQ>

}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000

08000bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf0:	4b24      	ldr	r3, [pc, #144]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	4a23      	ldr	r2, [pc, #140]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bf6:	f043 0310 	orr.w	r3, r3, #16
 8000bfa:	6193      	str	r3, [r2, #24]
 8000bfc:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c08:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c0a:	699b      	ldr	r3, [r3, #24]
 8000c0c:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c0e:	f043 0304 	orr.w	r3, r3, #4
 8000c12:	6193      	str	r3, [r2, #24]
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	f003 0304 	and.w	r3, r3, #4
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c20:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c26:	f043 0320 	orr.w	r3, r3, #32
 8000c2a:	6193      	str	r3, [r2, #24]
 8000c2c:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	f003 0320 	and.w	r3, r3, #32
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c38:	4b12      	ldr	r3, [pc, #72]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	4a11      	ldr	r2, [pc, #68]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c3e:	f043 0308 	orr.w	r3, r3, #8
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <MX_GPIO_Init+0xa8>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f003 0308 	and.w	r3, r3, #8
 8000c4c:	603b      	str	r3, [r7, #0]
 8000c4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c50:	2200      	movs	r2, #0
 8000c52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c56:	480c      	ldr	r0, [pc, #48]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c58:	f002 fc40 	bl	80034dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c66:	2302      	movs	r3, #2
 8000c68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4619      	mov	r1, r3
 8000c74:	4804      	ldr	r0, [pc, #16]	; (8000c88 <MX_GPIO_Init+0xac>)
 8000c76:	f002 f9f1 	bl	800305c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3720      	adds	r7, #32
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010c00 	.word	0x40010c00

08000c8c <PCtoCANBuf_processing>:

/* USER CODE BEGIN 4 */
void PCtoCANBuf_processing()
{
 8000c8c:	b5b0      	push	{r4, r5, r7, lr}
 8000c8e:	b09c      	sub	sp, #112	; 0x70
 8000c90:	af00      	add	r7, sp, #0
	static PCtoCANMsg * PCtoCANmsg_ptr = NULL;
	if(avaibleForRead_PCtoCANMsgBuf())
 8000c92:	f7ff fcdb 	bl	800064c <avaibleForRead_PCtoCANMsgBuf>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f000 8193 	beq.w	8000fc4 <PCtoCANBuf_processing+0x338>
	{
		NVIC_DisableIRQ(USART2_IRQn);
 8000c9e:	2026      	movs	r0, #38	; 0x26
 8000ca0:	f7ff fe12 	bl	80008c8 <__NVIC_DisableIRQ>
		PCtoCANmsg_ptr = directRead_PCtoCANMsgBuf();
 8000ca4:	f7ff fd2a 	bl	80006fc <directRead_PCtoCANMsgBuf>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	4aa6      	ldr	r2, [pc, #664]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cac:	6013      	str	r3, [r2, #0]

		//обработка PC_toCAN
		if(PCtoCANmsg_ptr->msgType==PC_toCAN)
 8000cae:	4ba5      	ldr	r3, [pc, #660]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d10f      	bne.n	8000cd8 <PCtoCANBuf_processing+0x4c>
			//HAL_UART_Transmit(&huart2, PCtoCANmsg_ptr, sizeof(PCtoCANMsg), 1000);
			if(HAL_CAN_AddTxMessage(&hcan1, &PCtoCANmsg_ptr->CANMsg.TxHeader, (uint8_t*)PCtoCANmsg_ptr->CANMsg.CAN_Tx_Arr, &pTxMailbox)!=HAL_OK){Error_Handler();}//отправка в CAN
 8000cb8:	4ba2      	ldr	r3, [pc, #648]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	1d19      	adds	r1, r3, #4
 8000cbe:	4ba1      	ldr	r3, [pc, #644]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f103 021c 	add.w	r2, r3, #28
 8000cc6:	4ba0      	ldr	r3, [pc, #640]	; (8000f48 <PCtoCANBuf_processing+0x2bc>)
 8000cc8:	48a0      	ldr	r0, [pc, #640]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000cca:	f000 ffd4 	bl	8001c76 <HAL_CAN_AddTxMessage>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <PCtoCANBuf_processing+0x4c>
 8000cd4:	f000 fa1a 	bl	800110c <Error_Handler>

		//обработка PC_toCAN_State
		if(PCtoCANmsg_ptr->msgType==PC_toCAN_State)
 8000cd8:	4b9a      	ldr	r3, [pc, #616]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 816d 	bne.w	8000fbe <PCtoCANBuf_processing+0x332>
		{
			PCtoCANMsgCANConf* MsgCANConf;
			PCtoCANMsgCANFiltIDConf* CANMsgCANFiltIDConf;
			MsgCANConf = (PCtoCANMsgCANConf*)PCtoCANmsg_ptr;
 8000ce4:	4b97      	ldr	r3, [pc, #604]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	66fb      	str	r3, [r7, #108]	; 0x6c
			CANMsgCANFiltIDConf = (PCtoCANMsgCANFiltIDConf*)PCtoCANmsg_ptr;
 8000cea:	4b96      	ldr	r3, [pc, #600]	; (8000f44 <PCtoCANBuf_processing+0x2b8>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	66bb      	str	r3, [r7, #104]	; 0x68

			PCtoCANMsgCANConf CANMsgCANConf_test= *MsgCANConf;
 8000cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000cf2:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8000cf6:	461d      	mov	r5, r3
 8000cf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cfc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			PCtoCANMsgCANFiltIDConf CANMsgCANFiltIDConf_test= *CANMsgCANFiltIDConf;
 8000d04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000d06:	1d3c      	adds	r4, r7, #4
 8000d08:	461d      	mov	r5, r3
 8000d0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

			switch(MsgCANConf->Communication)
 8000d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d18:	791b      	ldrb	r3, [r3, #4]
 8000d1a:	2b04      	cmp	r3, #4
 8000d1c:	f200 8144 	bhi.w	8000fa8 <PCtoCANBuf_processing+0x31c>
 8000d20:	a201      	add	r2, pc, #4	; (adr r2, 8000d28 <PCtoCANBuf_processing+0x9c>)
 8000d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d26:	bf00      	nop
 8000d28:	08000d3d 	.word	0x08000d3d
 8000d2c:	08000d61 	.word	0x08000d61
 8000d30:	08000dcd 	.word	0x08000dcd
 8000d34:	08000e59 	.word	0x08000e59
 8000d38:	08000f55 	.word	0x08000f55
			{
			case 0://Disconnect - остановить CAN
			//if(MsgCANConf->Communication==0)//Disconnect - остановить CAN
			{
				if(HAL_CAN_Stop(&hcan1)!= HAL_OK) {Error_Handler();}
 8000d3c:	4883      	ldr	r0, [pc, #524]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d3e:	f000 ff51 	bl	8001be4 <HAL_CAN_Stop>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <PCtoCANBuf_processing+0xc0>
 8000d48:	f000 f9e0 	bl	800110c <Error_Handler>
				if(HAL_CAN_DeInit(&hcan1)!= HAL_OK) {Error_Handler();}
 8000d4c:	487f      	ldr	r0, [pc, #508]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d4e:	f000 fe02 	bl	8001956 <HAL_CAN_DeInit>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	f000 8129 	beq.w	8000fac <PCtoCANBuf_processing+0x320>
 8000d5a:	f000 f9d7 	bl	800110c <Error_Handler>
				break;
 8000d5e:	e125      	b.n	8000fac <PCtoCANBuf_processing+0x320>
			}
			case 1://Connect - запустить CAN
			//if(MsgCANConf->Communication==1)//Connect - запустить CAN
			{
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000d60:	487a      	ldr	r0, [pc, #488]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d62:	f000 fcfd 	bl	8001760 <HAL_CAN_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <PCtoCANBuf_processing+0xe4>
 8000d6c:	f000 f9ce 	bl	800110c <Error_Handler>
				if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 8000d70:	4876      	ldr	r0, [pc, #472]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d72:	f000 fef3 	bl	8001b5c <HAL_CAN_Start>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <PCtoCANBuf_processing+0xf4>
 8000d7c:	f000 f9c6 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000d80:	2102      	movs	r1, #2
 8000d82:	4872      	ldr	r0, [pc, #456]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d84:	f001 f967 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <PCtoCANBuf_processing+0x106>
 8000d8e:	f000 f9bd 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();}
 8000d92:	2104      	movs	r1, #4
 8000d94:	486d      	ldr	r0, [pc, #436]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000d96:	f001 f95e 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <PCtoCANBuf_processing+0x118>
 8000da0:	f000 f9b4 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000da4:	2110      	movs	r1, #16
 8000da6:	4869      	ldr	r0, [pc, #420]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000da8:	f001 f955 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <PCtoCANBuf_processing+0x12a>
 8000db2:	f000 f9ab 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();}
 8000db6:	2120      	movs	r1, #32
 8000db8:	4864      	ldr	r0, [pc, #400]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000dba:	f001 f94c 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 80f5 	beq.w	8000fb0 <PCtoCANBuf_processing+0x324>
 8000dc6:	f000 f9a1 	bl	800110c <Error_Handler>
				break;
 8000dca:	e0f1      	b.n	8000fb0 <PCtoCANBuf_processing+0x324>
			}
			case 2://Reset - сбросить CAN
			{
				if(HAL_CAN_Stop(&hcan1)!= HAL_OK) {Error_Handler();}
 8000dcc:	485f      	ldr	r0, [pc, #380]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000dce:	f000 ff09 	bl	8001be4 <HAL_CAN_Stop>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <PCtoCANBuf_processing+0x150>
 8000dd8:	f000 f998 	bl	800110c <Error_Handler>
				if(HAL_CAN_DeInit(&hcan1)!= HAL_OK) {Error_Handler();}
 8000ddc:	485b      	ldr	r0, [pc, #364]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000dde:	f000 fdba 	bl	8001956 <HAL_CAN_DeInit>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <PCtoCANBuf_processing+0x160>
 8000de8:	f000 f990 	bl	800110c <Error_Handler>
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000dec:	4857      	ldr	r0, [pc, #348]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000dee:	f000 fcb7 	bl	8001760 <HAL_CAN_Init>
 8000df2:	4603      	mov	r3, r0
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d001      	beq.n	8000dfc <PCtoCANBuf_processing+0x170>
 8000df8:	f000 f988 	bl	800110c <Error_Handler>
				if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 8000dfc:	4853      	ldr	r0, [pc, #332]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000dfe:	f000 fead 	bl	8001b5c <HAL_CAN_Start>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <PCtoCANBuf_processing+0x180>
 8000e08:	f000 f980 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000e0c:	2102      	movs	r1, #2
 8000e0e:	484f      	ldr	r0, [pc, #316]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e10:	f001 f921 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d001      	beq.n	8000e1e <PCtoCANBuf_processing+0x192>
 8000e1a:	f000 f977 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();}
 8000e1e:	2104      	movs	r1, #4
 8000e20:	484a      	ldr	r0, [pc, #296]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e22:	f001 f918 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <PCtoCANBuf_processing+0x1a4>
 8000e2c:	f000 f96e 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000e30:	2110      	movs	r1, #16
 8000e32:	4846      	ldr	r0, [pc, #280]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e34:	f001 f90f 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <PCtoCANBuf_processing+0x1b6>
 8000e3e:	f000 f965 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();}
 8000e42:	2120      	movs	r1, #32
 8000e44:	4841      	ldr	r0, [pc, #260]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e46:	f001 f906 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	f000 80b1 	beq.w	8000fb4 <PCtoCANBuf_processing+0x328>
 8000e52:	f000 f95b 	bl	800110c <Error_Handler>
				break;
 8000e56:	e0ad      	b.n	8000fb4 <PCtoCANBuf_processing+0x328>
			}
			case 3://Init - настроить CAN
			//if(MsgCANConf->Communication==2)//Init - настроить CAN
			{
				if(HAL_CAN_Stop(&hcan1)!= HAL_OK) {Error_Handler();}
 8000e58:	483c      	ldr	r0, [pc, #240]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e5a:	f000 fec3 	bl	8001be4 <HAL_CAN_Stop>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <PCtoCANBuf_processing+0x1dc>
 8000e64:	f000 f952 	bl	800110c <Error_Handler>
				if(HAL_CAN_DeInit(&hcan1)!= HAL_OK) {Error_Handler();}
 8000e68:	4838      	ldr	r0, [pc, #224]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e6a:	f000 fd74 	bl	8001956 <HAL_CAN_DeInit>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <PCtoCANBuf_processing+0x1ec>
 8000e74:	f000 f94a 	bl	800110c <Error_Handler>

				hcan1.Instance = CAN1;//MsgCANConf->Instance;
 8000e78:	4b34      	ldr	r3, [pc, #208]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e7a:	4a35      	ldr	r2, [pc, #212]	; (8000f50 <PCtoCANBuf_processing+0x2c4>)
 8000e7c:	601a      	str	r2, [r3, #0]
				hcan1.Init.Prescaler = MsgCANConf->Prescaler;
 8000e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e80:	799b      	ldrb	r3, [r3, #6]
 8000e82:	461a      	mov	r2, r3
 8000e84:	4b31      	ldr	r3, [pc, #196]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e86:	605a      	str	r2, [r3, #4]
				hcan1.Init.Mode = MsgCANConf->Mode;
 8000e88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e8a:	79db      	ldrb	r3, [r3, #7]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4b2f      	ldr	r3, [pc, #188]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e90:	609a      	str	r2, [r3, #8]
				hcan1.Init.SyncJumpWidth = MsgCANConf->SyncJumpWidth;
 8000e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	4a2d      	ldr	r2, [pc, #180]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000e98:	60d3      	str	r3, [r2, #12]
				hcan1.Init.TimeSeg1 = MsgCANConf->TimeSeg1;
 8000e9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	4a2b      	ldr	r2, [pc, #172]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ea0:	6113      	str	r3, [r2, #16]
				hcan1.Init.TimeSeg2 = MsgCANConf->TimeSeg2;
 8000ea2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ea4:	691b      	ldr	r3, [r3, #16]
 8000ea6:	4a29      	ldr	r2, [pc, #164]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ea8:	6153      	str	r3, [r2, #20]
				hcan1.Init.TimeTriggeredMode = MsgCANConf->TimeTriggeredMode;
 8000eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000eac:	7d1a      	ldrb	r2, [r3, #20]
 8000eae:	4b27      	ldr	r3, [pc, #156]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000eb0:	761a      	strb	r2, [r3, #24]
				hcan1.Init.AutoBusOff = MsgCANConf->AutoBusOff;
 8000eb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000eb4:	7d5a      	ldrb	r2, [r3, #21]
 8000eb6:	4b25      	ldr	r3, [pc, #148]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000eb8:	765a      	strb	r2, [r3, #25]
				hcan1.Init.AutoWakeUp = MsgCANConf->AutoWakeUp;
 8000eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ebc:	7d9a      	ldrb	r2, [r3, #22]
 8000ebe:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ec0:	769a      	strb	r2, [r3, #26]
				hcan1.Init.AutoRetransmission = MsgCANConf->AutoRetransmission;
 8000ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ec4:	7dda      	ldrb	r2, [r3, #23]
 8000ec6:	4b21      	ldr	r3, [pc, #132]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ec8:	76da      	strb	r2, [r3, #27]
				hcan1.Init.ReceiveFifoLocked = MsgCANConf->ReceiveFifoLocked;
 8000eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ecc:	7e1a      	ldrb	r2, [r3, #24]
 8000ece:	4b1f      	ldr	r3, [pc, #124]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ed0:	771a      	strb	r2, [r3, #28]
				hcan1.Init.TransmitFifoPriority = MsgCANConf->TransmitFifoPriority;;
 8000ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ed4:	7e5a      	ldrb	r2, [r3, #25]
 8000ed6:	4b1d      	ldr	r3, [pc, #116]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000ed8:	775a      	strb	r2, [r3, #29]
				if (HAL_CAN_Init(&hcan1) != HAL_OK) {Error_Handler();}
 8000eda:	481c      	ldr	r0, [pc, #112]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000edc:	f000 fc40 	bl	8001760 <HAL_CAN_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <PCtoCANBuf_processing+0x25e>
 8000ee6:	f000 f911 	bl	800110c <Error_Handler>

				if(HAL_CAN_Start(&hcan1) != HAL_OK) {Error_Handler();};
 8000eea:	4818      	ldr	r0, [pc, #96]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000eec:	f000 fe36 	bl	8001b5c <HAL_CAN_Start>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <PCtoCANBuf_processing+0x26e>
 8000ef6:	f000 f909 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000efa:	2102      	movs	r1, #2
 8000efc:	4813      	ldr	r0, [pc, #76]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000efe:	f001 f8aa 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <PCtoCANBuf_processing+0x280>
 8000f08:	f000 f900 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_FULL)!= HAL_OK) {Error_Handler();}
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	480f      	ldr	r0, [pc, #60]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000f10:	f001 f8a1 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <PCtoCANBuf_processing+0x292>
 8000f1a:	f000 f8f7 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_MSG_PENDING)!= HAL_OK) {Error_Handler();}
 8000f1e:	2110      	movs	r1, #16
 8000f20:	480a      	ldr	r0, [pc, #40]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000f22:	f001 f898 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <PCtoCANBuf_processing+0x2a4>
 8000f2c:	f000 f8ee 	bl	800110c <Error_Handler>
				if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO1_FULL)!= HAL_OK) {Error_Handler();}
 8000f30:	2120      	movs	r1, #32
 8000f32:	4806      	ldr	r0, [pc, #24]	; (8000f4c <PCtoCANBuf_processing+0x2c0>)
 8000f34:	f001 f88f 	bl	8002056 <HAL_CAN_ActivateNotification>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d03c      	beq.n	8000fb8 <PCtoCANBuf_processing+0x32c>
 8000f3e:	f000 f8e5 	bl	800110c <Error_Handler>
				break;
 8000f42:	e039      	b.n	8000fb8 <PCtoCANBuf_processing+0x32c>
 8000f44:	200004cc 	.word	0x200004cc
 8000f48:	20000120 	.word	0x20000120
 8000f4c:	20000028 	.word	0x20000028
 8000f50:	40006400 	.word	0x40006400
			}
			case 4://FilterConf - настроить CAN фильтр
			//if(MsgCANConf->Communication==3)//FilterConf - настроить CAN фильтр
			{
				CAN_FilterTypeDef canFilterConfig;
				canFilterConfig.FilterBank = CANMsgCANFiltIDConf->FilterBank;
 8000f54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f56:	7e5b      	ldrb	r3, [r3, #25]
 8000f58:	63bb      	str	r3, [r7, #56]	; 0x38
				canFilterConfig.FilterMode = CANMsgCANFiltIDConf->FilterMode;
 8000f5a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f5c:	7e9b      	ldrb	r3, [r3, #26]
 8000f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
				canFilterConfig.FilterScale = CANMsgCANFiltIDConf->FilterScale;
 8000f60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f62:	7edb      	ldrb	r3, [r3, #27]
 8000f64:	643b      	str	r3, [r7, #64]	; 0x40
				canFilterConfig.FilterIdHigh = CANMsgCANFiltIDConf->FilterMaskIdHigh;
 8000f66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
				canFilterConfig.FilterIdLow = CANMsgCANFiltIDConf->FilterIdLow;
 8000f6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	62bb      	str	r3, [r7, #40]	; 0x28
				canFilterConfig.FilterMaskIdHigh = CANMsgCANFiltIDConf->FilterMaskIdHigh;
 8000f72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	62fb      	str	r3, [r7, #44]	; 0x2c
				canFilterConfig.FilterMaskIdLow = CANMsgCANFiltIDConf->FilterIdLow;
 8000f78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	633b      	str	r3, [r7, #48]	; 0x30
				canFilterConfig.FilterFIFOAssignment = CANMsgCANFiltIDConf->FilterFIFOAssignment;
 8000f7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f80:	7e1b      	ldrb	r3, [r3, #24]
 8000f82:	637b      	str	r3, [r7, #52]	; 0x34
				canFilterConfig.FilterActivation = CANMsgCANFiltIDConf->FilterActivation;
 8000f84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f86:	7f1b      	ldrb	r3, [r3, #28]
 8000f88:	647b      	str	r3, [r7, #68]	; 0x44
				canFilterConfig.SlaveStartFilterBank = CANMsgCANFiltIDConf->SlaveStartFilterBank;
 8000f8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f8c:	7f5b      	ldrb	r3, [r3, #29]
 8000f8e:	64bb      	str	r3, [r7, #72]	; 0x48
				if (HAL_CAN_ConfigFilter(&hcan1, &canFilterConfig) != HAL_OK) {Error_Handler();}
 8000f90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f94:	4619      	mov	r1, r3
 8000f96:	480d      	ldr	r0, [pc, #52]	; (8000fcc <PCtoCANBuf_processing+0x340>)
 8000f98:	f000 fd00 	bl	800199c <HAL_CAN_ConfigFilter>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d00c      	beq.n	8000fbc <PCtoCANBuf_processing+0x330>
 8000fa2:	f000 f8b3 	bl	800110c <Error_Handler>
				break;
 8000fa6:	e009      	b.n	8000fbc <PCtoCANBuf_processing+0x330>
			}
			default: break;
 8000fa8:	bf00      	nop
 8000faa:	e008      	b.n	8000fbe <PCtoCANBuf_processing+0x332>
				break;
 8000fac:	bf00      	nop
 8000fae:	e006      	b.n	8000fbe <PCtoCANBuf_processing+0x332>
				break;
 8000fb0:	bf00      	nop
 8000fb2:	e004      	b.n	8000fbe <PCtoCANBuf_processing+0x332>
				break;
 8000fb4:	bf00      	nop
 8000fb6:	e002      	b.n	8000fbe <PCtoCANBuf_processing+0x332>
				break;
 8000fb8:	bf00      	nop
 8000fba:	e000      	b.n	8000fbe <PCtoCANBuf_processing+0x332>
				break;
 8000fbc:	bf00      	nop
			}
		}
	NVIC_EnableIRQ(USART2_IRQn);
 8000fbe:	2026      	movs	r0, #38	; 0x26
 8000fc0:	f7ff fc66 	bl	8000890 <__NVIC_EnableIRQ>
	}
}
 8000fc4:	bf00      	nop
 8000fc6:	3770      	adds	r7, #112	; 0x70
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bdb0      	pop	{r4, r5, r7, pc}
 8000fcc:	20000028 	.word	0x20000028

08000fd0 <CANtoPCBuf_processing>:

void CANtoPCBuf_processing()
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
;
#endif
#ifdef CANlimMsg_enable
	static CANtoPCMsg * CANtoPCmsg_ptr = NULL;
	static CANlimMsg * CANlimmsg_ptr = NULL;
	if(avaibleForRead_CANtoPCMsgBuf())
 8000fd4:	f7ff faa6 	bl	8000524 <avaibleForRead_CANtoPCMsgBuf>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	f000 808e 	beq.w	80010fc <CANtoPCBuf_processing+0x12c>
	{
		NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8000fe0:	2014      	movs	r0, #20
 8000fe2:	f7ff fc71 	bl	80008c8 <__NVIC_DisableIRQ>
		CANtoPCmsg_ptr = directRead_CANtoPCMsgBuf();
 8000fe6:	f7ff faf3 	bl	80005d0 <directRead_CANtoPCMsgBuf>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4a44      	ldr	r2, [pc, #272]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8000fee:	6013      	str	r3, [r2, #0]
		if(CANtoPCmsg_ptr->msgType==CAN_toPC)
 8000ff0:	4b43      	ldr	r3, [pc, #268]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b03      	cmp	r3, #3
 8000ff8:	d17d      	bne.n	80010f6 <CANtoPCBuf_processing+0x126>
		{
			CANlimmsg_ptr = directWrite_CANlimMsgBuf();
 8000ffa:	f7ff fbd1 	bl	80007a0 <directWrite_CANlimMsgBuf>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4a40      	ldr	r2, [pc, #256]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001002:	6013      	str	r3, [r2, #0]
			if(CANtoPCmsg_ptr->CANMsg.RxHeader.IDE)
 8001004:	4b3e      	ldr	r3, [pc, #248]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d008      	beq.n	8001020 <CANtoPCBuf_processing+0x50>
				CANlimmsg_ptr->MsgID = (CANtoPCmsg_ptr->CANMsg.RxHeader.ExtId | (CAN_toPC << 29));
 800100e:	4b3c      	ldr	r3, [pc, #240]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	689a      	ldr	r2, [r3, #8]
 8001014:	4b3b      	ldr	r3, [pc, #236]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	e007      	b.n	8001030 <CANtoPCBuf_processing+0x60>
			else
				CANlimmsg_ptr->MsgID = CANtoPCmsg_ptr->CANMsg.RxHeader.StdId | (CAN_toPC << 29);
 8001020:	4b37      	ldr	r3, [pc, #220]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	685a      	ldr	r2, [r3, #4]
 8001026:	4b37      	ldr	r3, [pc, #220]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 800102e:	601a      	str	r2, [r3, #0]
			CANlimmsg_ptr->MsgServInformation = CANtoPCmsg_ptr->CANMsg.RxHeader.DLC | (CANtoPCmsg_ptr->CANMsg.RxHeader.RTR << 7);
 8001030:	4b33      	ldr	r3, [pc, #204]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	b2d9      	uxtb	r1, r3
 8001038:	4b31      	ldr	r3, [pc, #196]	; (8001100 <CANtoPCBuf_processing+0x130>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	01db      	lsls	r3, r3, #7
 8001042:	b2da      	uxtb	r2, r3
 8001044:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	430a      	orrs	r2, r1
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	711a      	strb	r2, [r3, #4]
			CANlimmsg_ptr->MsgData[0] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[0];
 800104e:	4b2c      	ldr	r3, [pc, #176]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4b2c      	ldr	r3, [pc, #176]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f892 2020 	ldrb.w	r2, [r2, #32]
 800105a:	715a      	strb	r2, [r3, #5]
			CANlimmsg_ptr->MsgData[1] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[1];
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <CANtoPCBuf_processing+0x130>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b28      	ldr	r3, [pc, #160]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8001068:	719a      	strb	r2, [r3, #6]
			CANlimmsg_ptr->MsgData[2] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[2];
 800106a:	4b25      	ldr	r3, [pc, #148]	; (8001100 <CANtoPCBuf_processing+0x130>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	4b25      	ldr	r3, [pc, #148]	; (8001104 <CANtoPCBuf_processing+0x134>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8001076:	71da      	strb	r2, [r3, #7]
			CANlimmsg_ptr->MsgData[3] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[3];
 8001078:	4b21      	ldr	r3, [pc, #132]	; (8001100 <CANtoPCBuf_processing+0x130>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b21      	ldr	r3, [pc, #132]	; (8001104 <CANtoPCBuf_processing+0x134>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 8001084:	721a      	strb	r2, [r3, #8]
			CANlimmsg_ptr->MsgData[4] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[4];
 8001086:	4b1e      	ldr	r3, [pc, #120]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <CANtoPCBuf_processing+0x134>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8001092:	725a      	strb	r2, [r3, #9]
			CANlimmsg_ptr->MsgData[5] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[5];
 8001094:	4b1a      	ldr	r3, [pc, #104]	; (8001100 <CANtoPCBuf_processing+0x130>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <CANtoPCBuf_processing+0x134>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 80010a0:	729a      	strb	r2, [r3, #10]
			CANlimmsg_ptr->MsgData[6] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[6];
 80010a2:	4b17      	ldr	r3, [pc, #92]	; (8001100 <CANtoPCBuf_processing+0x130>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	4b17      	ldr	r3, [pc, #92]	; (8001104 <CANtoPCBuf_processing+0x134>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 80010ae:	72da      	strb	r2, [r3, #11]
			CANlimmsg_ptr->MsgData[7] = CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr[7];
 80010b0:	4b13      	ldr	r3, [pc, #76]	; (8001100 <CANtoPCBuf_processing+0x130>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <CANtoPCBuf_processing+0x134>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 80010bc:	731a      	strb	r2, [r3, #12]
			//if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY |  HAL_UART_STATE_BUSY_RX)//
			if(huart2.gState == HAL_UART_STATE_READY)//Check that a Tx process is not already ongoing
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <CANtoPCBuf_processing+0x138>)
 80010c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b20      	cmp	r3, #32
 80010c8:	d115      	bne.n	80010f6 <CANtoPCBuf_processing+0x126>
				if (avaibleForRead_CANlimMsgBuf())
 80010ca:	f7ff fb55 	bl	8000778 <avaibleForRead_CANlimMsgBuf>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d010      	beq.n	80010f6 <CANtoPCBuf_processing+0x126>
				{
					CANlimmsg_ptr = directRead_CANlimMsgBuf();
 80010d4:	f7ff fba2 	bl	800081c <directRead_CANlimMsgBuf>
 80010d8:	4603      	mov	r3, r0
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <CANtoPCBuf_processing+0x134>)
 80010dc:	6013      	str	r3, [r2, #0]
					if(HAL_UART_Transmit_DMA(&huart2, CANlimmsg_ptr, CANlimMsg_TxSize)!=HAL_OK){Error_Handler();};
 80010de:	4b09      	ldr	r3, [pc, #36]	; (8001104 <CANtoPCBuf_processing+0x134>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	220d      	movs	r2, #13
 80010e4:	4619      	mov	r1, r3
 80010e6:	4808      	ldr	r0, [pc, #32]	; (8001108 <CANtoPCBuf_processing+0x138>)
 80010e8:	f003 f814 	bl	8004114 <HAL_UART_Transmit_DMA>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <CANtoPCBuf_processing+0x126>
 80010f2:	f000 f80b 	bl	800110c <Error_Handler>
		}
#endif
		//обработка CAN_toPC_State
		else if(CANtoPCmsg_ptr->msgType==CAN_toPC_State)
			;//
		NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80010f6:	2014      	movs	r0, #20
 80010f8:	f7ff fbca 	bl	8000890 <__NVIC_EnableIRQ>
	}
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	200004d0 	.word	0x200004d0
 8001104:	200004d4 	.word	0x200004d4
 8001108:	20000050 	.word	0x20000050

0800110c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001110:	b672      	cpsid	i
}
 8001112:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"Error_Handler_Code:", 13, 1000);
 8001114:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001118:	220d      	movs	r2, #13
 800111a:	4905      	ldr	r1, [pc, #20]	; (8001130 <Error_Handler+0x24>)
 800111c:	4805      	ldr	r0, [pc, #20]	; (8001134 <Error_Handler+0x28>)
 800111e:	f002 ff51 	bl	8003fc4 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001128:	4803      	ldr	r0, [pc, #12]	; (8001138 <Error_Handler+0x2c>)
 800112a:	f002 f9d7 	bl	80034dc <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart2, (uint8_t*)"Error_Handler_Code:", 13, 1000);
 800112e:	e7f1      	b.n	8001114 <Error_Handler+0x8>
 8001130:	080051f4 	.word	0x080051f4
 8001134:	20000050 	.word	0x20000050
 8001138:	40010c00 	.word	0x40010c00

0800113c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_MspInit+0x5c>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	4a14      	ldr	r2, [pc, #80]	; (8001198 <HAL_MspInit+0x5c>)
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6193      	str	r3, [r2, #24]
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_MspInit+0x5c>)
 8001150:	699b      	ldr	r3, [r3, #24]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_MspInit+0x5c>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a0e      	ldr	r2, [pc, #56]	; (8001198 <HAL_MspInit+0x5c>)
 8001160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001164:	61d3      	str	r3, [r2, #28]
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <HAL_MspInit+0x5c>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001172:	4b0a      	ldr	r3, [pc, #40]	; (800119c <HAL_MspInit+0x60>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	4a04      	ldr	r2, [pc, #16]	; (800119c <HAL_MspInit+0x60>)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	40021000 	.word	0x40021000
 800119c:	40010000 	.word	0x40010000

080011a0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a30      	ldr	r2, [pc, #192]	; (800127c <HAL_CAN_MspInit+0xdc>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d159      	bne.n	8001274 <HAL_CAN_MspInit+0xd4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80011c0:	4b2f      	ldr	r3, [pc, #188]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	4a2e      	ldr	r2, [pc, #184]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011ca:	61d3      	str	r3, [r2, #28]
 80011cc:	4b2c      	ldr	r3, [pc, #176]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011ce:	69db      	ldr	r3, [r3, #28]
 80011d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d4:	613b      	str	r3, [r7, #16]
 80011d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d8:	4b29      	ldr	r3, [pc, #164]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	4a28      	ldr	r2, [pc, #160]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011de:	f043 0320 	orr.w	r3, r3, #32
 80011e2:	6193      	str	r3, [r2, #24]
 80011e4:	4b26      	ldr	r3, [pc, #152]	; (8001280 <HAL_CAN_MspInit+0xe0>)
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	f003 0320 	and.w	r3, r3, #32
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011f0:	2301      	movs	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011fc:	f107 0314 	add.w	r3, r7, #20
 8001200:	4619      	mov	r1, r3
 8001202:	4820      	ldr	r0, [pc, #128]	; (8001284 <HAL_CAN_MspInit+0xe4>)
 8001204:	f001 ff2a 	bl	800305c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001208:	2302      	movs	r3, #2
 800120a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120c:	2302      	movs	r3, #2
 800120e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001210:	2303      	movs	r3, #3
 8001212:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4619      	mov	r1, r3
 800121a:	481a      	ldr	r0, [pc, #104]	; (8001284 <HAL_CAN_MspInit+0xe4>)
 800121c:	f001 ff1e 	bl	800305c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_3();
 8001220:	4b19      	ldr	r3, [pc, #100]	; (8001288 <HAL_CAN_MspInit+0xe8>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
 8001226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001228:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
 800122e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001230:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001234:	627b      	str	r3, [r7, #36]	; 0x24
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <HAL_CAN_MspInit+0xe8>)
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2100      	movs	r1, #0
 8001248:	2013      	movs	r0, #19
 800124a:	f001 fa3e 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800124e:	2013      	movs	r0, #19
 8001250:	f001 fa57 	bl	8002702 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001254:	2200      	movs	r2, #0
 8001256:	2100      	movs	r1, #0
 8001258:	2014      	movs	r0, #20
 800125a:	f001 fa36 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800125e:	2014      	movs	r0, #20
 8001260:	f001 fa4f 	bl	8002702 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2100      	movs	r1, #0
 8001268:	2015      	movs	r0, #21
 800126a:	f001 fa2e 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800126e:	2015      	movs	r0, #21
 8001270:	f001 fa47 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	; 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40006400 	.word	0x40006400
 8001280:	40021000 	.word	0x40021000
 8001284:	40011400 	.word	0x40011400
 8001288:	40010000 	.word	0x40010000

0800128c <HAL_CAN_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  if(hcan->Instance==CAN1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a0c      	ldr	r2, [pc, #48]	; (80012cc <HAL_CAN_MspDeInit+0x40>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d112      	bne.n	80012c4 <HAL_CAN_MspDeInit+0x38>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <HAL_CAN_MspDeInit+0x44>)
 80012a0:	69db      	ldr	r3, [r3, #28]
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <HAL_CAN_MspDeInit+0x44>)
 80012a4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80012a8:	61d3      	str	r3, [r2, #28]

    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 80012aa:	2103      	movs	r1, #3
 80012ac:	4809      	ldr	r0, [pc, #36]	; (80012d4 <HAL_CAN_MspDeInit+0x48>)
 80012ae:	f002 f859 	bl	8003364 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 80012b2:	2013      	movs	r0, #19
 80012b4:	f001 fa33 	bl	800271e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 80012b8:	2014      	movs	r0, #20
 80012ba:	f001 fa30 	bl	800271e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 80012be:	2015      	movs	r0, #21
 80012c0:	f001 fa2d 	bl	800271e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 80012c4:	bf00      	nop
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40006400 	.word	0x40006400
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40011400 	.word	0x40011400

080012d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0314 	add.w	r3, r7, #20
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a4e      	ldr	r2, [pc, #312]	; (800142c <HAL_UART_MspInit+0x154>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	f040 8094 	bne.w	8001422 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012fa:	4b4d      	ldr	r3, [pc, #308]	; (8001430 <HAL_UART_MspInit+0x158>)
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	4a4c      	ldr	r2, [pc, #304]	; (8001430 <HAL_UART_MspInit+0x158>)
 8001300:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001304:	61d3      	str	r3, [r2, #28]
 8001306:	4b4a      	ldr	r3, [pc, #296]	; (8001430 <HAL_UART_MspInit+0x158>)
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001312:	4b47      	ldr	r3, [pc, #284]	; (8001430 <HAL_UART_MspInit+0x158>)
 8001314:	699b      	ldr	r3, [r3, #24]
 8001316:	4a46      	ldr	r2, [pc, #280]	; (8001430 <HAL_UART_MspInit+0x158>)
 8001318:	f043 0320 	orr.w	r3, r3, #32
 800131c:	6193      	str	r3, [r2, #24]
 800131e:	4b44      	ldr	r3, [pc, #272]	; (8001430 <HAL_UART_MspInit+0x158>)
 8001320:	699b      	ldr	r3, [r3, #24]
 8001322:	f003 0320 	and.w	r3, r3, #32
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800132a:	2320      	movs	r3, #32
 800132c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001332:	2303      	movs	r3, #3
 8001334:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	4619      	mov	r1, r3
 800133c:	483d      	ldr	r0, [pc, #244]	; (8001434 <HAL_UART_MspInit+0x15c>)
 800133e:	f001 fe8d 	bl	800305c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001342:	2340      	movs	r3, #64	; 0x40
 8001344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	4619      	mov	r1, r3
 8001354:	4837      	ldr	r0, [pc, #220]	; (8001434 <HAL_UART_MspInit+0x15c>)
 8001356:	f001 fe81 	bl	800305c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART2_ENABLE();
 800135a:	4b37      	ldr	r3, [pc, #220]	; (8001438 <HAL_UART_MspInit+0x160>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	627b      	str	r3, [r7, #36]	; 0x24
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	f043 0308 	orr.w	r3, r3, #8
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
 8001370:	4a31      	ldr	r2, [pc, #196]	; (8001438 <HAL_UART_MspInit+0x160>)
 8001372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001374:	6053      	str	r3, [r2, #4]

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001376:	4b31      	ldr	r3, [pc, #196]	; (800143c <HAL_UART_MspInit+0x164>)
 8001378:	4a31      	ldr	r2, [pc, #196]	; (8001440 <HAL_UART_MspInit+0x168>)
 800137a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800137c:	4b2f      	ldr	r3, [pc, #188]	; (800143c <HAL_UART_MspInit+0x164>)
 800137e:	2210      	movs	r2, #16
 8001380:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001382:	4b2e      	ldr	r3, [pc, #184]	; (800143c <HAL_UART_MspInit+0x164>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001388:	4b2c      	ldr	r3, [pc, #176]	; (800143c <HAL_UART_MspInit+0x164>)
 800138a:	2280      	movs	r2, #128	; 0x80
 800138c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800138e:	4b2b      	ldr	r3, [pc, #172]	; (800143c <HAL_UART_MspInit+0x164>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001394:	4b29      	ldr	r3, [pc, #164]	; (800143c <HAL_UART_MspInit+0x164>)
 8001396:	2200      	movs	r2, #0
 8001398:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800139a:	4b28      	ldr	r3, [pc, #160]	; (800143c <HAL_UART_MspInit+0x164>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013a0:	4b26      	ldr	r3, [pc, #152]	; (800143c <HAL_UART_MspInit+0x164>)
 80013a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80013a8:	4824      	ldr	r0, [pc, #144]	; (800143c <HAL_UART_MspInit+0x164>)
 80013aa:	f001 f9d3 	bl	8002754 <HAL_DMA_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 80013b4:	f7ff feaa 	bl	800110c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a20      	ldr	r2, [pc, #128]	; (800143c <HAL_UART_MspInit+0x164>)
 80013bc:	639a      	str	r2, [r3, #56]	; 0x38
 80013be:	4a1f      	ldr	r2, [pc, #124]	; (800143c <HAL_UART_MspInit+0x164>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80013c4:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013c6:	4a20      	ldr	r2, [pc, #128]	; (8001448 <HAL_UART_MspInit+0x170>)
 80013c8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013d0:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013d6:	4b1b      	ldr	r3, [pc, #108]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013d8:	2280      	movs	r2, #128	; 0x80
 80013da:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013dc:	4b19      	ldr	r3, [pc, #100]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e2:	4b18      	ldr	r3, [pc, #96]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80013e8:	4b16      	ldr	r3, [pc, #88]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013f4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80013f6:	4813      	ldr	r0, [pc, #76]	; (8001444 <HAL_UART_MspInit+0x16c>)
 80013f8:	f001 f9ac 	bl	8002754 <HAL_DMA_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8001402:	f7ff fe83 	bl	800110c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a0e      	ldr	r2, [pc, #56]	; (8001444 <HAL_UART_MspInit+0x16c>)
 800140a:	63da      	str	r2, [r3, #60]	; 0x3c
 800140c:	4a0d      	ldr	r2, [pc, #52]	; (8001444 <HAL_UART_MspInit+0x16c>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2100      	movs	r1, #0
 8001416:	2026      	movs	r0, #38	; 0x26
 8001418:	f001 f957 	bl	80026ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800141c:	2026      	movs	r0, #38	; 0x26
 800141e:	f001 f970 	bl	8002702 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	; 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40004400 	.word	0x40004400
 8001430:	40021000 	.word	0x40021000
 8001434:	40011400 	.word	0x40011400
 8001438:	40010000 	.word	0x40010000
 800143c:	20000098 	.word	0x20000098
 8001440:	40020080 	.word	0x40020080
 8001444:	200000dc 	.word	0x200000dc
 8001448:	4002006c 	.word	0x4002006c

0800144c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001450:	e7fe      	b.n	8001450 <NMI_Handler+0x4>

08001452 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001456:	e7fe      	b.n	8001456 <HardFault_Handler+0x4>

08001458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800145c:	e7fe      	b.n	800145c <MemManage_Handler+0x4>

0800145e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001462:	e7fe      	b.n	8001462 <BusFault_Handler+0x4>

08001464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <UsageFault_Handler+0x4>

0800146a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr

0800148e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001492:	f000 f949 	bl	8001728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	  		  HAL_UART_Transmit(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI), 1000);
	  		  //hdma_usart2_rx.State = HAL_DMA_STATE_BUSY;
	  		  //HAL_UART_Transmit(&huart2, str_Tx, sizeof(str_Tx), 10000);
	  	  }*/
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80014a0:	4802      	ldr	r0, [pc, #8]	; (80014ac <DMA1_Channel6_IRQHandler+0x10>)
 80014a2:	f001 fb71 	bl	8002b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200000dc 	.word	0x200000dc

080014b0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	  	  {
		  HAL_StatusTypeDef status= HAL_UART_Transmit(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI), 1000);
	  		//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	  	  }*/
  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80014b4:	4802      	ldr	r0, [pc, #8]	; (80014c0 <DMA1_Channel7_IRQHandler+0x10>)
 80014b6:	f001 fb67 	bl	8002b88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000098 	.word	0x20000098

080014c4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <CAN1_TX_IRQHandler+0x10>)
 80014ca:	f000 fde9 	bl	80020a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000028 	.word	0x20000028

080014d8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	/*static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
	CANtoPCmsg_ptr->msgType=CAN_toPC;
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}*/
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014dc:	4802      	ldr	r0, [pc, #8]	; (80014e8 <CAN1_RX0_IRQHandler+0x10>)
 80014de:	f000 fddf 	bl	80020a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000028 	.word	0x20000028

080014ec <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
	/*static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
	CANtoPCmsg_ptr->msgType=CAN_toPC;
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}*/
  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <CAN1_RX1_IRQHandler+0x10>)
 80014f2:	f000 fdd5 	bl	80020a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000028 	.word	0x20000028

08001500 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
			//status= HAL_UART_Transmit_IT(&huart2, str_Tx_DMA_HalfReciveI, sizeof(str_Tx_DMA_HalfReciveI));
		  		//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		//} while(status!=HAL_OK);
		  	  //}
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <USART2_IRQHandler+0x10>)
 8001506:	f002 fe9b 	bl	8004240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  //__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
  /* USER CODE END USART2_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000050 	.word	0x20000050

08001514 <HAL_UART_TxCpltCallback>:
			if(HAL_UART_Transmit_DMA(huart, CANtoPCmsg_ptr, sizeof(CANtoPCMsg))!=HAL_OK){Error_Handler();};
		}
}
#endif
#ifdef CANlimMsg_enable
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	static CANlimMsg * CANlimmsg_ptr = NULL;
	if(huart == &huart2)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a0e      	ldr	r2, [pc, #56]	; (8001558 <HAL_UART_TxCpltCallback+0x44>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d115      	bne.n	8001550 <HAL_UART_TxCpltCallback+0x3c>
		if (avaibleForRead_CANlimMsgBuf())
 8001524:	f7ff f928 	bl	8000778 <avaibleForRead_CANlimMsgBuf>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d010      	beq.n	8001550 <HAL_UART_TxCpltCallback+0x3c>
		{
			CANlimmsg_ptr = directRead_CANlimMsgBuf();
 800152e:	f7ff f975 	bl	800081c <directRead_CANlimMsgBuf>
 8001532:	4603      	mov	r3, r0
 8001534:	4a09      	ldr	r2, [pc, #36]	; (800155c <HAL_UART_TxCpltCallback+0x48>)
 8001536:	6013      	str	r3, [r2, #0]
			if(HAL_UART_Transmit_DMA(huart, (uint8_t*)CANlimmsg_ptr, CANlimMsg_TxSize)!=HAL_OK){Error_Handler();};
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <HAL_UART_TxCpltCallback+0x48>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	220d      	movs	r2, #13
 800153e:	4619      	mov	r1, r3
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f002 fde7 	bl	8004114 <HAL_UART_Transmit_DMA>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <HAL_UART_TxCpltCallback+0x3c>
 800154c:	f7ff fdde 	bl	800110c <Error_Handler>
		}
	}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000050 	.word	0x20000050
 800155c:	200004d8 	.word	0x200004d8

08001560 <HAL_UART_RxCpltCallback>:

#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//переопределение weak-функции обработчика прерывания окончания приема по UART. При окончании приема по uART, кладем это сообщение в PCtoCANMsgBuf
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	static PCtoCANMsg * PCtoCANmsg_ptr = NULL;
	if(huart == &huart2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a0c      	ldr	r2, [pc, #48]	; (800159c <HAL_UART_RxCpltCallback+0x3c>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d110      	bne.n	8001592 <HAL_UART_RxCpltCallback+0x32>
		{
			PCtoCANmsg_ptr = directWrite_PCtoCANMsgBuf();
 8001570:	f7ff f880 	bl	8000674 <directWrite_PCtoCANMsgBuf>
 8001574:	4603      	mov	r3, r0
 8001576:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <HAL_UART_RxCpltCallback+0x40>)
 8001578:	6013      	str	r3, [r2, #0]
			if(HAL_UART_Receive_DMA(&huart2, (uint8_t*)PCtoCANmsg_ptr, sizeof(PCtoCANMsg))!=HAL_OK){Error_Handler();}//если периодически не будет вызываться HAL_UART_Receive_DMA, то приема не будет
 800157a:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <HAL_UART_RxCpltCallback+0x40>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2224      	movs	r2, #36	; 0x24
 8001580:	4619      	mov	r1, r3
 8001582:	4806      	ldr	r0, [pc, #24]	; (800159c <HAL_UART_RxCpltCallback+0x3c>)
 8001584:	f002 fe36 	bl	80041f4 <HAL_UART_Receive_DMA>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <HAL_UART_RxCpltCallback+0x32>
 800158e:	f7ff fdbd 	bl	800110c <Error_Handler>
			//HAL_CAN_AddTxMessage(&hcan1, &PCtoCANmsg_ptr, sizeof(PCtoCANMsg), &pTxMailbox);
		}
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000050 	.word	0x20000050
 80015a0:	200004dc 	.word	0x200004dc

080015a4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback (CAN_HandleTypeDef * hcan)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
 80015ac:	f7fe ffce 	bl	800054c <directWrite_CANtoPCMsgBuf>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80015b4:	6013      	str	r3, [r2, #0]
	CANtoPCmsg_ptr->msgType=CAN_toPC;
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	2203      	movs	r2, #3
 80015bc:	701a      	strb	r2, [r3, #0]
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80015c0:	6819      	ldr	r1, [r3, #0]
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	1d1a      	adds	r2, r3, #4
 80015c8:	4b07      	ldr	r3, [pc, #28]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3320      	adds	r3, #32
 80015ce:	4808      	ldr	r0, [pc, #32]	; (80015f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80015d0:	f000 fc20 	bl	8001e14 <HAL_CAN_GetRxMessage>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
 80015da:	f7ff fd97 	bl	800110c <Error_Handler>
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200004e0 	.word	0x200004e0
 80015ec:	20000124 	.word	0x20000124
 80015f0:	20000028 	.word	0x20000028

080015f4 <HAL_CAN_RxFifo1MsgPendingCallback>:
void HAL_CAN_RxFifo1MsgPendingCallback (CAN_HandleTypeDef * hcan)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
	static CANtoPCMsg* CANtoPCmsg_ptr = NULL;
	CANtoPCmsg_ptr = directWrite_CANtoPCMsgBuf();
 80015fc:	f7fe ffa6 	bl	800054c <directWrite_CANtoPCMsgBuf>
 8001600:	4603      	mov	r3, r0
 8001602:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8001604:	6013      	str	r3, [r2, #0]
	CANtoPCmsg_ptr->msgType=CAN_toPC;
 8001606:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2203      	movs	r2, #3
 800160c:	701a      	strb	r2, [r3, #0]
	if(HAL_CAN_GetRxMessage(&hcan1, RxFifo, &CANtoPCmsg_ptr->CANMsg.RxHeader, (uint8_t*)(CANtoPCmsg_ptr->CANMsg.CAN_Rx_Arr))!=HAL_OK){Error_Handler();}
 800160e:	4b0b      	ldr	r3, [pc, #44]	; (800163c <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
 8001610:	6819      	ldr	r1, [r3, #0]
 8001612:	4b09      	ldr	r3, [pc, #36]	; (8001638 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	1d1a      	adds	r2, r3, #4
 8001618:	4b07      	ldr	r3, [pc, #28]	; (8001638 <HAL_CAN_RxFifo1MsgPendingCallback+0x44>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	3320      	adds	r3, #32
 800161e:	4808      	ldr	r0, [pc, #32]	; (8001640 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 8001620:	f000 fbf8 	bl	8001e14 <HAL_CAN_GetRxMessage>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <HAL_CAN_RxFifo1MsgPendingCallback+0x3a>
 800162a:	f7ff fd6f 	bl	800110c <Error_Handler>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	200004e4 	.word	0x200004e4
 800163c:	20000124 	.word	0x20000124
 8001640:	20000028 	.word	0x20000028

08001644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001650:	f7ff fff8 	bl	8001644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001654:	480b      	ldr	r0, [pc, #44]	; (8001684 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001656:	490c      	ldr	r1, [pc, #48]	; (8001688 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <LoopFillZerobss+0x16>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166a:	4a09      	ldr	r2, [pc, #36]	; (8001690 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800166c:	4c09      	ldr	r4, [pc, #36]	; (8001694 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800167a:	f003 fd8b 	bl	8005194 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800167e:	f7ff f947 	bl	8000910 <main>
  bx lr
 8001682:	4770      	bx	lr
  ldr r0, =_sdata
 8001684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001688:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800168c:	08005250 	.word	0x08005250
  ldr r2, =_sbss
 8001690:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001694:	200004ec 	.word	0x200004ec

08001698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001698:	e7fe      	b.n	8001698 <ADC1_2_IRQHandler>
	...

0800169c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016a0:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <HAL_Init+0x28>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a07      	ldr	r2, [pc, #28]	; (80016c4 <HAL_Init+0x28>)
 80016a6:	f043 0310 	orr.w	r3, r3, #16
 80016aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ac:	2003      	movs	r0, #3
 80016ae:	f001 f801 	bl	80026b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016b2:	200f      	movs	r0, #15
 80016b4:	f000 f808 	bl	80016c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016b8:	f7ff fd40 	bl	800113c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016bc:	2300      	movs	r3, #0
}
 80016be:	4618      	mov	r0, r3
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40022000 	.word	0x40022000

080016c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <HAL_InitTick+0x54>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_InitTick+0x58>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016de:	fbb3 f3f1 	udiv	r3, r3, r1
 80016e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f001 f827 	bl	800273a <HAL_SYSTICK_Config>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00e      	b.n	8001714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2b0f      	cmp	r3, #15
 80016fa:	d80a      	bhi.n	8001712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016fc:	2200      	movs	r2, #0
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f000 ffe1 	bl	80026ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001708:	4a06      	ldr	r2, [pc, #24]	; (8001724 <HAL_InitTick+0x5c>)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000000 	.word	0x20000000
 8001720:	20000008 	.word	0x20000008
 8001724:	20000004 	.word	0x20000004

08001728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_IncTick+0x1c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	461a      	mov	r2, r3
 8001732:	4b05      	ldr	r3, [pc, #20]	; (8001748 <HAL_IncTick+0x20>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4413      	add	r3, r2
 8001738:	4a03      	ldr	r2, [pc, #12]	; (8001748 <HAL_IncTick+0x20>)
 800173a:	6013      	str	r3, [r2, #0]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr
 8001744:	20000008 	.word	0x20000008
 8001748:	200004e8 	.word	0x200004e8

0800174c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return uwTick;
 8001750:	4b02      	ldr	r3, [pc, #8]	; (800175c <HAL_GetTick+0x10>)
 8001752:	681b      	ldr	r3, [r3, #0]
}
 8001754:	4618      	mov	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	200004e8 	.word	0x200004e8

08001760 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d101      	bne.n	8001772 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e0ed      	b.n	800194e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	d102      	bne.n	8001784 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff fd0e 	bl	80011a0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f042 0201 	orr.w	r2, r2, #1
 8001792:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001794:	f7ff ffda 	bl	800174c <HAL_GetTick>
 8001798:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800179a:	e012      	b.n	80017c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800179c:	f7ff ffd6 	bl	800174c <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b0a      	cmp	r3, #10
 80017a8:	d90b      	bls.n	80017c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2205      	movs	r2, #5
 80017ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e0c5      	b.n	800194e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d0e5      	beq.n	800179c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0202 	bic.w	r2, r2, #2
 80017de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017e0:	f7ff ffb4 	bl	800174c <HAL_GetTick>
 80017e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017e6:	e012      	b.n	800180e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017e8:	f7ff ffb0 	bl	800174c <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b0a      	cmp	r3, #10
 80017f4:	d90b      	bls.n	800180e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2205      	movs	r2, #5
 8001806:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e09f      	b.n	800194e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1e5      	bne.n	80017e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	7e1b      	ldrb	r3, [r3, #24]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d108      	bne.n	8001836 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	e007      	b.n	8001846 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001844:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	7e5b      	ldrb	r3, [r3, #25]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d108      	bne.n	8001860 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	e007      	b.n	8001870 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800186e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7e9b      	ldrb	r3, [r3, #26]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d108      	bne.n	800188a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f042 0220 	orr.w	r2, r2, #32
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	e007      	b.n	800189a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f022 0220 	bic.w	r2, r2, #32
 8001898:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	7edb      	ldrb	r3, [r3, #27]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d108      	bne.n	80018b4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 0210 	bic.w	r2, r2, #16
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	e007      	b.n	80018c4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 0210 	orr.w	r2, r2, #16
 80018c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	7f1b      	ldrb	r3, [r3, #28]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d108      	bne.n	80018de <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0208 	orr.w	r2, r2, #8
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	e007      	b.n	80018ee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f022 0208 	bic.w	r2, r2, #8
 80018ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	7f5b      	ldrb	r3, [r3, #29]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d108      	bne.n	8001908 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f042 0204 	orr.w	r2, r2, #4
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	e007      	b.n	8001918 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0204 	bic.w	r2, r2, #4
 8001916:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	431a      	orrs	r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	695b      	ldr	r3, [r3, #20]
 800192c:	ea42 0103 	orr.w	r1, r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	1e5a      	subs	r2, r3, #1
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e015      	b.n	8001994 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  (void)HAL_CAN_Stop(hcan);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 f93b 	bl	8001be4 <HAL_CAN_Stop>
  /* DeInit the low level hardware: CLOCK, NVIC */
  hcan->MspDeInitCallback(hcan);

#else
  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fc8c 	bl	800128c <HAL_CAN_MspDeInit>
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001982:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800199c:	b480      	push	{r7}
 800199e:	b087      	sub	sp, #28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019b2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80019b4:	7cfb      	ldrb	r3, [r7, #19]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d003      	beq.n	80019c2 <HAL_CAN_ConfigFilter+0x26>
 80019ba:	7cfb      	ldrb	r3, [r7, #19]
 80019bc:	2b02      	cmp	r3, #2
 80019be:	f040 80be 	bne.w	8001b3e <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80019c2:	4b65      	ldr	r3, [pc, #404]	; (8001b58 <HAL_CAN_ConfigFilter+0x1bc>)
 80019c4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019cc:	f043 0201 	orr.w	r2, r3, #1
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019dc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	431a      	orrs	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	f003 031f 	and.w	r3, r3, #31
 8001a02:	2201      	movs	r2, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	401a      	ands	r2, r3
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d123      	bne.n	8001a6c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	401a      	ands	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001a46:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	3248      	adds	r2, #72	; 0x48
 8001a4c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a60:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001a62:	6979      	ldr	r1, [r7, #20]
 8001a64:	3348      	adds	r3, #72	; 0x48
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	440b      	add	r3, r1
 8001a6a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d122      	bne.n	8001aba <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	431a      	orrs	r2, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001a94:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	3248      	adds	r2, #72	; 0x48
 8001a9a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001aae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001ab0:	6979      	ldr	r1, [r7, #20]
 8001ab2:	3348      	adds	r3, #72	; 0x48
 8001ab4:	00db      	lsls	r3, r3, #3
 8001ab6:	440b      	add	r3, r1
 8001ab8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d109      	bne.n	8001ad6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	43db      	mvns	r3, r3
 8001acc:	401a      	ands	r2, r3
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001ad4:	e007      	b.n	8001ae6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d109      	bne.n	8001b02 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	43db      	mvns	r3, r3
 8001af8:	401a      	ands	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001b00:	e007      	b.n	8001b12 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	431a      	orrs	r2, r3
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d107      	bne.n	8001b2a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	431a      	orrs	r2, r3
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b30:	f023 0201 	bic.w	r2, r3, #1
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e006      	b.n	8001b4c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b42:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
  }
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	371c      	adds	r7, #28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40006400 	.word	0x40006400

08001b5c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d12e      	bne.n	8001bce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2202      	movs	r2, #2
 8001b74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0201 	bic.w	r2, r2, #1
 8001b86:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b88:	f7ff fde0 	bl	800174c <HAL_GetTick>
 8001b8c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001b8e:	e012      	b.n	8001bb6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b90:	f7ff fddc 	bl	800174c <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b0a      	cmp	r3, #10
 8001b9c:	d90b      	bls.n	8001bb6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2205      	movs	r2, #5
 8001bae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e012      	b.n	8001bdc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e5      	bne.n	8001b90 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e006      	b.n	8001bdc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
  }
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d133      	bne.n	8001c60 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0201 	orr.w	r2, r2, #1
 8001c06:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c08:	f7ff fda0 	bl	800174c <HAL_GetTick>
 8001c0c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c0e:	e012      	b.n	8001c36 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c10:	f7ff fd9c 	bl	800174c <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b0a      	cmp	r3, #10
 8001c1c:	d90b      	bls.n	8001c36 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c22:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2205      	movs	r2, #5
 8001c2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e01b      	b.n	8001c6e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0e5      	beq.n	8001c10 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 0202 	bic.w	r2, r2, #2
 8001c52:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e006      	b.n	8001c6e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
  }
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b089      	sub	sp, #36	; 0x24
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	60b9      	str	r1, [r7, #8]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c94:	7ffb      	ldrb	r3, [r7, #31]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d003      	beq.n	8001ca2 <HAL_CAN_AddTxMessage+0x2c>
 8001c9a:	7ffb      	ldrb	r3, [r7, #31]
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	f040 80ad 	bne.w	8001dfc <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d10a      	bne.n	8001cc2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d105      	bne.n	8001cc2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 8095 	beq.w	8001dec <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	0e1b      	lsrs	r3, r3, #24
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001ccc:	2201      	movs	r2, #1
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	409a      	lsls	r2, r3
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10d      	bne.n	8001cfa <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001ce8:	68f9      	ldr	r1, [r7, #12]
 8001cea:	6809      	ldr	r1, [r1, #0]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	3318      	adds	r3, #24
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	440b      	add	r3, r1
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	e00f      	b.n	8001d1a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d04:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d0a:	68f9      	ldr	r1, [r7, #12]
 8001d0c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001d0e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	3318      	adds	r3, #24
 8001d14:	011b      	lsls	r3, r3, #4
 8001d16:	440b      	add	r3, r1
 8001d18:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6819      	ldr	r1, [r3, #0]
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	3318      	adds	r3, #24
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	440b      	add	r3, r1
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	7d1b      	ldrb	r3, [r3, #20]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d111      	bne.n	8001d5a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3318      	adds	r3, #24
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	4413      	add	r3, r2
 8001d42:	3304      	adds	r3, #4
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	6811      	ldr	r1, [r2, #0]
 8001d4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	3318      	adds	r3, #24
 8001d52:	011b      	lsls	r3, r3, #4
 8001d54:	440b      	add	r3, r1
 8001d56:	3304      	adds	r3, #4
 8001d58:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3307      	adds	r3, #7
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	061a      	lsls	r2, r3, #24
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3306      	adds	r3, #6
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	041b      	lsls	r3, r3, #16
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3305      	adds	r3, #5
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	021b      	lsls	r3, r3, #8
 8001d74:	4313      	orrs	r3, r2
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	3204      	adds	r2, #4
 8001d7a:	7812      	ldrb	r2, [r2, #0]
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	6811      	ldr	r1, [r2, #0]
 8001d82:	ea43 0200 	orr.w	r2, r3, r0
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	440b      	add	r3, r1
 8001d8c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001d90:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	3303      	adds	r3, #3
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	061a      	lsls	r2, r3, #24
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3302      	adds	r3, #2
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	041b      	lsls	r3, r3, #16
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3301      	adds	r3, #1
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	021b      	lsls	r3, r3, #8
 8001dac:	4313      	orrs	r3, r2
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	7812      	ldrb	r2, [r2, #0]
 8001db2:	4610      	mov	r0, r2
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	6811      	ldr	r1, [r2, #0]
 8001db8:	ea43 0200 	orr.w	r2, r3, r0
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	011b      	lsls	r3, r3, #4
 8001dc0:	440b      	add	r3, r1
 8001dc2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001dc6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3318      	adds	r3, #24
 8001dd0:	011b      	lsls	r3, r3, #4
 8001dd2:	4413      	add	r3, r2
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	6811      	ldr	r1, [r2, #0]
 8001dda:	f043 0201 	orr.w	r2, r3, #1
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	3318      	adds	r3, #24
 8001de2:	011b      	lsls	r3, r3, #4
 8001de4:	440b      	add	r3, r1
 8001de6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001de8:	2300      	movs	r3, #0
 8001dea:	e00e      	b.n	8001e0a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e006      	b.n	8001e0a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e00:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
  }
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3724      	adds	r7, #36	; 0x24
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e28:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d003      	beq.n	8001e38 <HAL_CAN_GetRxMessage+0x24>
 8001e30:	7dfb      	ldrb	r3, [r7, #23]
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	f040 8103 	bne.w	800203e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10e      	bne.n	8001e5c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d116      	bne.n	8001e7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e50:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0f7      	b.n	800204c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d107      	bne.n	8001e7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e0e8      	b.n	800204c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	331b      	adds	r3, #27
 8001e82:	011b      	lsls	r3, r3, #4
 8001e84:	4413      	add	r3, r2
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0204 	and.w	r2, r3, #4
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d10c      	bne.n	8001eb2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	331b      	adds	r3, #27
 8001ea0:	011b      	lsls	r3, r3, #4
 8001ea2:	4413      	add	r3, r2
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	0d5b      	lsrs	r3, r3, #21
 8001ea8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	e00b      	b.n	8001eca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	331b      	adds	r3, #27
 8001eba:	011b      	lsls	r3, r3, #4
 8001ebc:	4413      	add	r3, r2
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	08db      	lsrs	r3, r3, #3
 8001ec2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	331b      	adds	r3, #27
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	4413      	add	r3, r2
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0202 	and.w	r2, r3, #2
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	331b      	adds	r3, #27
 8001ee8:	011b      	lsls	r3, r3, #4
 8001eea:	4413      	add	r3, r2
 8001eec:	3304      	adds	r3, #4
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0308 	and.w	r3, r3, #8
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d003      	beq.n	8001f00 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2208      	movs	r2, #8
 8001efc:	611a      	str	r2, [r3, #16]
 8001efe:	e00b      	b.n	8001f18 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	331b      	adds	r3, #27
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 020f 	and.w	r2, r3, #15
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	331b      	adds	r3, #27
 8001f20:	011b      	lsls	r3, r3, #4
 8001f22:	4413      	add	r3, r2
 8001f24:	3304      	adds	r3, #4
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	0a1b      	lsrs	r3, r3, #8
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681a      	ldr	r2, [r3, #0]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	331b      	adds	r3, #27
 8001f38:	011b      	lsls	r3, r3, #4
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	0c1b      	lsrs	r3, r3, #16
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	011b      	lsls	r3, r3, #4
 8001f50:	4413      	add	r3, r2
 8001f52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	011b      	lsls	r3, r3, #4
 8001f66:	4413      	add	r3, r2
 8001f68:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	0a1a      	lsrs	r2, r3, #8
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	3301      	adds	r3, #1
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	4413      	add	r3, r2
 8001f82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	0c1a      	lsrs	r2, r3, #16
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	0e1a      	lsrs	r2, r3, #24
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	3303      	adds	r3, #3
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	4413      	add	r3, r2
 8001fb6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	011b      	lsls	r3, r3, #4
 8001fcc:	4413      	add	r3, r2
 8001fce:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	0a1a      	lsrs	r2, r3, #8
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	3305      	adds	r3, #5
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	011b      	lsls	r3, r3, #4
 8001fe6:	4413      	add	r3, r2
 8001fe8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	0c1a      	lsrs	r2, r3, #16
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	3306      	adds	r3, #6
 8001ff4:	b2d2      	uxtb	r2, r2
 8001ff6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	011b      	lsls	r3, r3, #4
 8002000:	4413      	add	r3, r2
 8002002:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	0e1a      	lsrs	r2, r3, #24
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	3307      	adds	r3, #7
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d108      	bne.n	800202a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68da      	ldr	r2, [r3, #12]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f042 0220 	orr.w	r2, r2, #32
 8002026:	60da      	str	r2, [r3, #12]
 8002028:	e007      	b.n	800203a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	691a      	ldr	r2, [r3, #16]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0220 	orr.w	r2, r2, #32
 8002038:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	e006      	b.n	800204c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
  }
}
 800204c:	4618      	mov	r0, r3
 800204e:	371c      	adds	r7, #28
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr

08002056 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002056:	b480      	push	{r7}
 8002058:	b085      	sub	sp, #20
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002066:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d002      	beq.n	8002074 <HAL_CAN_ActivateNotification+0x1e>
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d109      	bne.n	8002088 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6959      	ldr	r1, [r3, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	430a      	orrs	r2, r1
 8002082:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	e006      	b.n	8002096 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
  }
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d07c      	beq.n	80021e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d023      	beq.n	8002138 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2201      	movs	r2, #1
 80020f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f983 	bl	800240e <HAL_CAN_TxMailbox0CompleteCallback>
 8002108:	e016      	b.n	8002138 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d004      	beq.n	800211e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
 800211c:	e00c      	b.n	8002138 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	d004      	beq.n	8002132 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
 8002130:	e002      	b.n	8002138 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f986 	bl	8002444 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213e:	2b00      	cmp	r3, #0
 8002140:	d024      	beq.n	800218c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f44f 7280 	mov.w	r2, #256	; 0x100
 800214a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f962 	bl	8002420 <HAL_CAN_TxMailbox1CompleteCallback>
 800215c:	e016      	b.n	800218c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002164:	2b00      	cmp	r3, #0
 8002166:	d004      	beq.n	8002172 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800216e:	627b      	str	r3, [r7, #36]	; 0x24
 8002170:	e00c      	b.n	800218c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800217c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002182:	627b      	str	r3, [r7, #36]	; 0x24
 8002184:	e002      	b.n	800218c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f965 	bl	8002456 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d024      	beq.n	80021e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800219e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f941 	bl	8002432 <HAL_CAN_TxMailbox2CompleteCallback>
 80021b0:	e016      	b.n	80021e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d004      	beq.n	80021c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
 80021c4:	e00c      	b.n	80021e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d004      	beq.n	80021da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d6:	627b      	str	r3, [r7, #36]	; 0x24
 80021d8:	e002      	b.n	80021e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f944 	bl	8002468 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00c      	beq.n	8002204 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	f003 0310 	and.w	r3, r3, #16
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d007      	beq.n	8002204 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80021f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2210      	movs	r2, #16
 8002202:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00b      	beq.n	8002226 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0308 	and.w	r3, r3, #8
 8002214:	2b00      	cmp	r3, #0
 8002216:	d006      	beq.n	8002226 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2208      	movs	r2, #8
 800221e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f92a 	bl	800247a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002226:	6a3b      	ldr	r3, [r7, #32]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d009      	beq.n	8002244 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b00      	cmp	r3, #0
 800223c:	d002      	beq.n	8002244 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7ff f9b0 	bl	80015a4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00c      	beq.n	8002268 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	f003 0310 	and.w	r3, r3, #16
 8002254:	2b00      	cmp	r3, #0
 8002256:	d007      	beq.n	8002268 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800225e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2210      	movs	r2, #16
 8002266:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	f003 0320 	and.w	r3, r3, #32
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00b      	beq.n	800228a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d006      	beq.n	800228a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2208      	movs	r2, #8
 8002282:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f000 f901 	bl	800248c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800228a:	6a3b      	ldr	r3, [r7, #32]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	2b00      	cmp	r3, #0
 8002292:	d009      	beq.n	80022a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff f9a6 	bl	80015f4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80022a8:	6a3b      	ldr	r3, [r7, #32]
 80022aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00b      	beq.n	80022ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d006      	beq.n	80022ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2210      	movs	r2, #16
 80022c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 f8ea 	bl	800249e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d00b      	beq.n	80022ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f003 0308 	and.w	r3, r3, #8
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d006      	beq.n	80022ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2208      	movs	r2, #8
 80022e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f8e2 	bl	80024b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80022ec:	6a3b      	ldr	r3, [r7, #32]
 80022ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d07b      	beq.n	80023ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f003 0304 	and.w	r3, r3, #4
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d072      	beq.n	80023e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002300:	6a3b      	ldr	r3, [r7, #32]
 8002302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002306:	2b00      	cmp	r3, #0
 8002308:	d008      	beq.n	800231c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002310:	2b00      	cmp	r3, #0
 8002312:	d003      	beq.n	800231c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800231c:	6a3b      	ldr	r3, [r7, #32]
 800231e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002322:	2b00      	cmp	r3, #0
 8002324:	d008      	beq.n	8002338 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002332:	f043 0302 	orr.w	r3, r3, #2
 8002336:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002338:	6a3b      	ldr	r3, [r7, #32]
 800233a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800234c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234e:	f043 0304 	orr.w	r3, r3, #4
 8002352:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800235a:	2b00      	cmp	r3, #0
 800235c:	d043      	beq.n	80023e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002364:	2b00      	cmp	r3, #0
 8002366:	d03e      	beq.n	80023e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800236e:	2b60      	cmp	r3, #96	; 0x60
 8002370:	d02b      	beq.n	80023ca <HAL_CAN_IRQHandler+0x32a>
 8002372:	2b60      	cmp	r3, #96	; 0x60
 8002374:	d82e      	bhi.n	80023d4 <HAL_CAN_IRQHandler+0x334>
 8002376:	2b50      	cmp	r3, #80	; 0x50
 8002378:	d022      	beq.n	80023c0 <HAL_CAN_IRQHandler+0x320>
 800237a:	2b50      	cmp	r3, #80	; 0x50
 800237c:	d82a      	bhi.n	80023d4 <HAL_CAN_IRQHandler+0x334>
 800237e:	2b40      	cmp	r3, #64	; 0x40
 8002380:	d019      	beq.n	80023b6 <HAL_CAN_IRQHandler+0x316>
 8002382:	2b40      	cmp	r3, #64	; 0x40
 8002384:	d826      	bhi.n	80023d4 <HAL_CAN_IRQHandler+0x334>
 8002386:	2b30      	cmp	r3, #48	; 0x30
 8002388:	d010      	beq.n	80023ac <HAL_CAN_IRQHandler+0x30c>
 800238a:	2b30      	cmp	r3, #48	; 0x30
 800238c:	d822      	bhi.n	80023d4 <HAL_CAN_IRQHandler+0x334>
 800238e:	2b10      	cmp	r3, #16
 8002390:	d002      	beq.n	8002398 <HAL_CAN_IRQHandler+0x2f8>
 8002392:	2b20      	cmp	r3, #32
 8002394:	d005      	beq.n	80023a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002396:	e01d      	b.n	80023d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239a:	f043 0308 	orr.w	r3, r3, #8
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023a0:	e019      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80023a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a4:	f043 0310 	orr.w	r3, r3, #16
 80023a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023aa:	e014      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80023ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ae:	f043 0320 	orr.w	r3, r3, #32
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023b4:	e00f      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023be:	e00a      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80023c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023c8:	e005      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80023d2:	e000      	b.n	80023d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80023d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	699a      	ldr	r2, [r3, #24]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2204      	movs	r2, #4
 80023ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f85e 	bl	80024c2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002406:	bf00      	nop
 8002408:	3728      	adds	r7, #40	; 0x28
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr

08002420 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr

08002432 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800243a:	bf00      	nop
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr

0800247a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr

080024c2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <__NVIC_SetPriorityGrouping>:
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e4:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024f0:	4013      	ands	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002500:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002506:	4a04      	ldr	r2, [pc, #16]	; (8002518 <__NVIC_SetPriorityGrouping+0x44>)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	60d3      	str	r3, [r2, #12]
}
 800250c:	bf00      	nop
 800250e:	3714      	adds	r7, #20
 8002510:	46bd      	mov	sp, r7
 8002512:	bc80      	pop	{r7}
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_GetPriorityGrouping>:
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002520:	4b04      	ldr	r3, [pc, #16]	; (8002534 <__NVIC_GetPriorityGrouping+0x18>)
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	0a1b      	lsrs	r3, r3, #8
 8002526:	f003 0307 	and.w	r3, r3, #7
}
 800252a:	4618      	mov	r0, r3
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <__NVIC_EnableIRQ>:
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	2b00      	cmp	r3, #0
 8002548:	db0b      	blt.n	8002562 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	f003 021f 	and.w	r2, r3, #31
 8002550:	4906      	ldr	r1, [pc, #24]	; (800256c <__NVIC_EnableIRQ+0x34>)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	2001      	movs	r0, #1
 800255a:	fa00 f202 	lsl.w	r2, r0, r2
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr
 800256c:	e000e100 	.word	0xe000e100

08002570 <__NVIC_DisableIRQ>:
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800257a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257e:	2b00      	cmp	r3, #0
 8002580:	db12      	blt.n	80025a8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	f003 021f 	and.w	r2, r3, #31
 8002588:	490a      	ldr	r1, [pc, #40]	; (80025b4 <__NVIC_DisableIRQ+0x44>)
 800258a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	2001      	movs	r0, #1
 8002592:	fa00 f202 	lsl.w	r2, r0, r2
 8002596:	3320      	adds	r3, #32
 8002598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800259c:	f3bf 8f4f 	dsb	sy
}
 80025a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80025a2:	f3bf 8f6f 	isb	sy
}
 80025a6:	bf00      	nop
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000e100 	.word	0xe000e100

080025b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	6039      	str	r1, [r7, #0]
 80025c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	db0a      	blt.n	80025e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	490c      	ldr	r1, [pc, #48]	; (8002604 <__NVIC_SetPriority+0x4c>)
 80025d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d6:	0112      	lsls	r2, r2, #4
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	440b      	add	r3, r1
 80025dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025e0:	e00a      	b.n	80025f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	4908      	ldr	r1, [pc, #32]	; (8002608 <__NVIC_SetPriority+0x50>)
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	f003 030f 	and.w	r3, r3, #15
 80025ee:	3b04      	subs	r3, #4
 80025f0:	0112      	lsls	r2, r2, #4
 80025f2:	b2d2      	uxtb	r2, r2
 80025f4:	440b      	add	r3, r1
 80025f6:	761a      	strb	r2, [r3, #24]
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	e000e100 	.word	0xe000e100
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800260c:	b480      	push	{r7}
 800260e:	b089      	sub	sp, #36	; 0x24
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	f1c3 0307 	rsb	r3, r3, #7
 8002626:	2b04      	cmp	r3, #4
 8002628:	bf28      	it	cs
 800262a:	2304      	movcs	r3, #4
 800262c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	3304      	adds	r3, #4
 8002632:	2b06      	cmp	r3, #6
 8002634:	d902      	bls.n	800263c <NVIC_EncodePriority+0x30>
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3b03      	subs	r3, #3
 800263a:	e000      	b.n	800263e <NVIC_EncodePriority+0x32>
 800263c:	2300      	movs	r3, #0
 800263e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002640:	f04f 32ff 	mov.w	r2, #4294967295
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	fa02 f303 	lsl.w	r3, r2, r3
 800264a:	43da      	mvns	r2, r3
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	401a      	ands	r2, r3
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002654:	f04f 31ff 	mov.w	r1, #4294967295
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	fa01 f303 	lsl.w	r3, r1, r3
 800265e:	43d9      	mvns	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002664:	4313      	orrs	r3, r2
         );
}
 8002666:	4618      	mov	r0, r3
 8002668:	3724      	adds	r7, #36	; 0x24
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	3b01      	subs	r3, #1
 800267c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002680:	d301      	bcc.n	8002686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002682:	2301      	movs	r3, #1
 8002684:	e00f      	b.n	80026a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002686:	4a0a      	ldr	r2, [pc, #40]	; (80026b0 <SysTick_Config+0x40>)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3b01      	subs	r3, #1
 800268c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800268e:	210f      	movs	r1, #15
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	f7ff ff90 	bl	80025b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002698:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <SysTick_Config+0x40>)
 800269a:	2200      	movs	r2, #0
 800269c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800269e:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <SysTick_Config+0x40>)
 80026a0:	2207      	movs	r2, #7
 80026a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	e000e010 	.word	0xe000e010

080026b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff09 	bl	80024d4 <__NVIC_SetPriorityGrouping>
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b086      	sub	sp, #24
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	60b9      	str	r1, [r7, #8]
 80026d4:	607a      	str	r2, [r7, #4]
 80026d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026dc:	f7ff ff1e 	bl	800251c <__NVIC_GetPriorityGrouping>
 80026e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	6978      	ldr	r0, [r7, #20]
 80026e8:	f7ff ff90 	bl	800260c <NVIC_EncodePriority>
 80026ec:	4602      	mov	r2, r0
 80026ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f2:	4611      	mov	r1, r2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff ff5f 	bl	80025b8 <__NVIC_SetPriority>
}
 80026fa:	bf00      	nop
 80026fc:	3718      	adds	r7, #24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	4603      	mov	r3, r0
 800270a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff11 	bl	8002538 <__NVIC_EnableIRQ>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff ff1f 	bl	8002570 <__NVIC_DisableIRQ>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b082      	sub	sp, #8
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff ff94 	bl	8002670 <SysTick_Config>
 8002748:	4603      	mov	r3, r0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e059      	b.n	800281e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	4b2d      	ldr	r3, [pc, #180]	; (8002828 <HAL_DMA_Init+0xd4>)
 8002772:	429a      	cmp	r2, r3
 8002774:	d80f      	bhi.n	8002796 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	4b2b      	ldr	r3, [pc, #172]	; (800282c <HAL_DMA_Init+0xd8>)
 800277e:	4413      	add	r3, r2
 8002780:	4a2b      	ldr	r2, [pc, #172]	; (8002830 <HAL_DMA_Init+0xdc>)
 8002782:	fba2 2303 	umull	r2, r3, r2, r3
 8002786:	091b      	lsrs	r3, r3, #4
 8002788:	009a      	lsls	r2, r3, #2
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a28      	ldr	r2, [pc, #160]	; (8002834 <HAL_DMA_Init+0xe0>)
 8002792:	63da      	str	r2, [r3, #60]	; 0x3c
 8002794:	e00e      	b.n	80027b4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	4b26      	ldr	r3, [pc, #152]	; (8002838 <HAL_DMA_Init+0xe4>)
 800279e:	4413      	add	r3, r2
 80027a0:	4a23      	ldr	r2, [pc, #140]	; (8002830 <HAL_DMA_Init+0xdc>)
 80027a2:	fba2 2303 	umull	r2, r3, r2, r3
 80027a6:	091b      	lsrs	r3, r3, #4
 80027a8:	009a      	lsls	r2, r3, #2
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a22      	ldr	r2, [pc, #136]	; (800283c <HAL_DMA_Init+0xe8>)
 80027b2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2202      	movs	r2, #2
 80027b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	40020407 	.word	0x40020407
 800282c:	bffdfff8 	.word	0xbffdfff8
 8002830:	cccccccd 	.word	0xcccccccd
 8002834:	40020000 	.word	0x40020000
 8002838:	bffdfbf8 	.word	0xbffdfbf8
 800283c:	40020400 	.word	0x40020400

08002840 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d101      	bne.n	8002860 <HAL_DMA_Start_IT+0x20>
 800285c:	2302      	movs	r3, #2
 800285e:	e04b      	b.n	80028f8 <HAL_DMA_Start_IT+0xb8>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d13a      	bne.n	80028ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2200      	movs	r2, #0
 8002880:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68b9      	ldr	r1, [r7, #8]
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 fbb1 	bl	8003000 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d008      	beq.n	80028b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 020e 	orr.w	r2, r2, #14
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	e00f      	b.n	80028d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0204 	bic.w	r2, r2, #4
 80028c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 020a 	orr.w	r2, r2, #10
 80028d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	e005      	b.n	80028f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028f2:	2302      	movs	r3, #2
 80028f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002908:	2300      	movs	r3, #0
 800290a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d008      	beq.n	800292a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2204      	movs	r2, #4
 800291c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e020      	b.n	800296c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 020e 	bic.w	r2, r2, #14
 8002938:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002952:	2101      	movs	r1, #1
 8002954:	fa01 f202 	lsl.w	r2, r1, r2
 8002958:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800296a:	7bfb      	ldrb	r3, [r7, #15]
}
 800296c:	4618      	mov	r0, r3
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr
	...

08002978 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002980:	2300      	movs	r3, #0
 8002982:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d005      	beq.n	800299c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2204      	movs	r2, #4
 8002994:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	73fb      	strb	r3, [r7, #15]
 800299a:	e0d6      	b.n	8002b4a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 020e 	bic.w	r2, r2, #14
 80029aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0201 	bic.w	r2, r2, #1
 80029ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	4b64      	ldr	r3, [pc, #400]	; (8002b54 <HAL_DMA_Abort_IT+0x1dc>)
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d958      	bls.n	8002a7a <HAL_DMA_Abort_IT+0x102>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a62      	ldr	r2, [pc, #392]	; (8002b58 <HAL_DMA_Abort_IT+0x1e0>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d04f      	beq.n	8002a72 <HAL_DMA_Abort_IT+0xfa>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a61      	ldr	r2, [pc, #388]	; (8002b5c <HAL_DMA_Abort_IT+0x1e4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d048      	beq.n	8002a6e <HAL_DMA_Abort_IT+0xf6>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a5f      	ldr	r2, [pc, #380]	; (8002b60 <HAL_DMA_Abort_IT+0x1e8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d040      	beq.n	8002a68 <HAL_DMA_Abort_IT+0xf0>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a5e      	ldr	r2, [pc, #376]	; (8002b64 <HAL_DMA_Abort_IT+0x1ec>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d038      	beq.n	8002a62 <HAL_DMA_Abort_IT+0xea>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a5c      	ldr	r2, [pc, #368]	; (8002b68 <HAL_DMA_Abort_IT+0x1f0>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d030      	beq.n	8002a5c <HAL_DMA_Abort_IT+0xe4>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a5b      	ldr	r2, [pc, #364]	; (8002b6c <HAL_DMA_Abort_IT+0x1f4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d028      	beq.n	8002a56 <HAL_DMA_Abort_IT+0xde>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a52      	ldr	r2, [pc, #328]	; (8002b54 <HAL_DMA_Abort_IT+0x1dc>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d020      	beq.n	8002a50 <HAL_DMA_Abort_IT+0xd8>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a57      	ldr	r2, [pc, #348]	; (8002b70 <HAL_DMA_Abort_IT+0x1f8>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d019      	beq.n	8002a4c <HAL_DMA_Abort_IT+0xd4>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a55      	ldr	r2, [pc, #340]	; (8002b74 <HAL_DMA_Abort_IT+0x1fc>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d012      	beq.n	8002a48 <HAL_DMA_Abort_IT+0xd0>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a54      	ldr	r2, [pc, #336]	; (8002b78 <HAL_DMA_Abort_IT+0x200>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d00a      	beq.n	8002a42 <HAL_DMA_Abort_IT+0xca>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a52      	ldr	r2, [pc, #328]	; (8002b7c <HAL_DMA_Abort_IT+0x204>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d102      	bne.n	8002a3c <HAL_DMA_Abort_IT+0xc4>
 8002a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3a:	e01b      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a40:	e018      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a46:	e015      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a48:	2310      	movs	r3, #16
 8002a4a:	e013      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e011      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a50:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a54:	e00e      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a56:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002a5a:	e00b      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a60:	e008      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a66:	e005      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a68:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a6c:	e002      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a6e:	2310      	movs	r3, #16
 8002a70:	e000      	b.n	8002a74 <HAL_DMA_Abort_IT+0xfc>
 8002a72:	2301      	movs	r3, #1
 8002a74:	4a42      	ldr	r2, [pc, #264]	; (8002b80 <HAL_DMA_Abort_IT+0x208>)
 8002a76:	6053      	str	r3, [r2, #4]
 8002a78:	e057      	b.n	8002b2a <HAL_DMA_Abort_IT+0x1b2>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a36      	ldr	r2, [pc, #216]	; (8002b58 <HAL_DMA_Abort_IT+0x1e0>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d04f      	beq.n	8002b24 <HAL_DMA_Abort_IT+0x1ac>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a34      	ldr	r2, [pc, #208]	; (8002b5c <HAL_DMA_Abort_IT+0x1e4>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d048      	beq.n	8002b20 <HAL_DMA_Abort_IT+0x1a8>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a33      	ldr	r2, [pc, #204]	; (8002b60 <HAL_DMA_Abort_IT+0x1e8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d040      	beq.n	8002b1a <HAL_DMA_Abort_IT+0x1a2>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a31      	ldr	r2, [pc, #196]	; (8002b64 <HAL_DMA_Abort_IT+0x1ec>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d038      	beq.n	8002b14 <HAL_DMA_Abort_IT+0x19c>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a30      	ldr	r2, [pc, #192]	; (8002b68 <HAL_DMA_Abort_IT+0x1f0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d030      	beq.n	8002b0e <HAL_DMA_Abort_IT+0x196>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a2e      	ldr	r2, [pc, #184]	; (8002b6c <HAL_DMA_Abort_IT+0x1f4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d028      	beq.n	8002b08 <HAL_DMA_Abort_IT+0x190>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a26      	ldr	r2, [pc, #152]	; (8002b54 <HAL_DMA_Abort_IT+0x1dc>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d020      	beq.n	8002b02 <HAL_DMA_Abort_IT+0x18a>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a2a      	ldr	r2, [pc, #168]	; (8002b70 <HAL_DMA_Abort_IT+0x1f8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d019      	beq.n	8002afe <HAL_DMA_Abort_IT+0x186>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a29      	ldr	r2, [pc, #164]	; (8002b74 <HAL_DMA_Abort_IT+0x1fc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d012      	beq.n	8002afa <HAL_DMA_Abort_IT+0x182>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a27      	ldr	r2, [pc, #156]	; (8002b78 <HAL_DMA_Abort_IT+0x200>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00a      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x17c>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a26      	ldr	r2, [pc, #152]	; (8002b7c <HAL_DMA_Abort_IT+0x204>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d102      	bne.n	8002aee <HAL_DMA_Abort_IT+0x176>
 8002ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002aec:	e01b      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002aee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002af2:	e018      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af8:	e015      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002afa:	2310      	movs	r3, #16
 8002afc:	e013      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002afe:	2301      	movs	r3, #1
 8002b00:	e011      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b02:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b06:	e00e      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b0c:	e00b      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b12:	e008      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b18:	e005      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b1e:	e002      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b20:	2310      	movs	r3, #16
 8002b22:	e000      	b.n	8002b26 <HAL_DMA_Abort_IT+0x1ae>
 8002b24:	2301      	movs	r3, #1
 8002b26:	4a17      	ldr	r2, [pc, #92]	; (8002b84 <HAL_DMA_Abort_IT+0x20c>)
 8002b28:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	4798      	blx	r3
    } 
  }
  return status;
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	40020080 	.word	0x40020080
 8002b58:	40020008 	.word	0x40020008
 8002b5c:	4002001c 	.word	0x4002001c
 8002b60:	40020030 	.word	0x40020030
 8002b64:	40020044 	.word	0x40020044
 8002b68:	40020058 	.word	0x40020058
 8002b6c:	4002006c 	.word	0x4002006c
 8002b70:	40020408 	.word	0x40020408
 8002b74:	4002041c 	.word	0x4002041c
 8002b78:	40020430 	.word	0x40020430
 8002b7c:	40020444 	.word	0x40020444
 8002b80:	40020400 	.word	0x40020400
 8002b84:	40020000 	.word	0x40020000

08002b88 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	2204      	movs	r2, #4
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 80f1 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x20c>
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80eb 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d107      	bne.n	8002bdc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f022 0204 	bic.w	r2, r2, #4
 8002bda:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	461a      	mov	r2, r3
 8002be2:	4b5f      	ldr	r3, [pc, #380]	; (8002d60 <HAL_DMA_IRQHandler+0x1d8>)
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d958      	bls.n	8002c9a <HAL_DMA_IRQHandler+0x112>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a5d      	ldr	r2, [pc, #372]	; (8002d64 <HAL_DMA_IRQHandler+0x1dc>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d04f      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x10a>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a5c      	ldr	r2, [pc, #368]	; (8002d68 <HAL_DMA_IRQHandler+0x1e0>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d048      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x106>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a5a      	ldr	r2, [pc, #360]	; (8002d6c <HAL_DMA_IRQHandler+0x1e4>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d040      	beq.n	8002c88 <HAL_DMA_IRQHandler+0x100>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a59      	ldr	r2, [pc, #356]	; (8002d70 <HAL_DMA_IRQHandler+0x1e8>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d038      	beq.n	8002c82 <HAL_DMA_IRQHandler+0xfa>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a57      	ldr	r2, [pc, #348]	; (8002d74 <HAL_DMA_IRQHandler+0x1ec>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d030      	beq.n	8002c7c <HAL_DMA_IRQHandler+0xf4>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a56      	ldr	r2, [pc, #344]	; (8002d78 <HAL_DMA_IRQHandler+0x1f0>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d028      	beq.n	8002c76 <HAL_DMA_IRQHandler+0xee>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a4d      	ldr	r2, [pc, #308]	; (8002d60 <HAL_DMA_IRQHandler+0x1d8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d020      	beq.n	8002c70 <HAL_DMA_IRQHandler+0xe8>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a52      	ldr	r2, [pc, #328]	; (8002d7c <HAL_DMA_IRQHandler+0x1f4>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d019      	beq.n	8002c6c <HAL_DMA_IRQHandler+0xe4>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a50      	ldr	r2, [pc, #320]	; (8002d80 <HAL_DMA_IRQHandler+0x1f8>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d012      	beq.n	8002c68 <HAL_DMA_IRQHandler+0xe0>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a4f      	ldr	r2, [pc, #316]	; (8002d84 <HAL_DMA_IRQHandler+0x1fc>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d00a      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xda>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4d      	ldr	r2, [pc, #308]	; (8002d88 <HAL_DMA_IRQHandler+0x200>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d102      	bne.n	8002c5c <HAL_DMA_IRQHandler+0xd4>
 8002c56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c5a:	e01b      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c60:	e018      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c66:	e015      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c68:	2340      	movs	r3, #64	; 0x40
 8002c6a:	e013      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	e011      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c70:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c74:	e00e      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c7a:	e00b      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c7c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c80:	e008      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c86:	e005      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c8c:	e002      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c8e:	2340      	movs	r3, #64	; 0x40
 8002c90:	e000      	b.n	8002c94 <HAL_DMA_IRQHandler+0x10c>
 8002c92:	2304      	movs	r3, #4
 8002c94:	4a3d      	ldr	r2, [pc, #244]	; (8002d8c <HAL_DMA_IRQHandler+0x204>)
 8002c96:	6053      	str	r3, [r2, #4]
 8002c98:	e057      	b.n	8002d4a <HAL_DMA_IRQHandler+0x1c2>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a31      	ldr	r2, [pc, #196]	; (8002d64 <HAL_DMA_IRQHandler+0x1dc>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d04f      	beq.n	8002d44 <HAL_DMA_IRQHandler+0x1bc>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a2f      	ldr	r2, [pc, #188]	; (8002d68 <HAL_DMA_IRQHandler+0x1e0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d048      	beq.n	8002d40 <HAL_DMA_IRQHandler+0x1b8>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a2e      	ldr	r2, [pc, #184]	; (8002d6c <HAL_DMA_IRQHandler+0x1e4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d040      	beq.n	8002d3a <HAL_DMA_IRQHandler+0x1b2>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a2c      	ldr	r2, [pc, #176]	; (8002d70 <HAL_DMA_IRQHandler+0x1e8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d038      	beq.n	8002d34 <HAL_DMA_IRQHandler+0x1ac>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a2b      	ldr	r2, [pc, #172]	; (8002d74 <HAL_DMA_IRQHandler+0x1ec>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d030      	beq.n	8002d2e <HAL_DMA_IRQHandler+0x1a6>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a29      	ldr	r2, [pc, #164]	; (8002d78 <HAL_DMA_IRQHandler+0x1f0>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d028      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x1a0>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a21      	ldr	r2, [pc, #132]	; (8002d60 <HAL_DMA_IRQHandler+0x1d8>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d020      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x19a>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a25      	ldr	r2, [pc, #148]	; (8002d7c <HAL_DMA_IRQHandler+0x1f4>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d019      	beq.n	8002d1e <HAL_DMA_IRQHandler+0x196>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a24      	ldr	r2, [pc, #144]	; (8002d80 <HAL_DMA_IRQHandler+0x1f8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d012      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x192>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a22      	ldr	r2, [pc, #136]	; (8002d84 <HAL_DMA_IRQHandler+0x1fc>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d00a      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x18c>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a21      	ldr	r2, [pc, #132]	; (8002d88 <HAL_DMA_IRQHandler+0x200>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d102      	bne.n	8002d0e <HAL_DMA_IRQHandler+0x186>
 8002d08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d0c:	e01b      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d0e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d12:	e018      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d18:	e015      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d1a:	2340      	movs	r3, #64	; 0x40
 8002d1c:	e013      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d1e:	2304      	movs	r3, #4
 8002d20:	e011      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d22:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d26:	e00e      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d28:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d2c:	e00b      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d2e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d32:	e008      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d38:	e005      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d3e:	e002      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d40:	2340      	movs	r3, #64	; 0x40
 8002d42:	e000      	b.n	8002d46 <HAL_DMA_IRQHandler+0x1be>
 8002d44:	2304      	movs	r3, #4
 8002d46:	4a12      	ldr	r2, [pc, #72]	; (8002d90 <HAL_DMA_IRQHandler+0x208>)
 8002d48:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 8136 	beq.w	8002fc0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002d5c:	e130      	b.n	8002fc0 <HAL_DMA_IRQHandler+0x438>
 8002d5e:	bf00      	nop
 8002d60:	40020080 	.word	0x40020080
 8002d64:	40020008 	.word	0x40020008
 8002d68:	4002001c 	.word	0x4002001c
 8002d6c:	40020030 	.word	0x40020030
 8002d70:	40020044 	.word	0x40020044
 8002d74:	40020058 	.word	0x40020058
 8002d78:	4002006c 	.word	0x4002006c
 8002d7c:	40020408 	.word	0x40020408
 8002d80:	4002041c 	.word	0x4002041c
 8002d84:	40020430 	.word	0x40020430
 8002d88:	40020444 	.word	0x40020444
 8002d8c:	40020400 	.word	0x40020400
 8002d90:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	2202      	movs	r2, #2
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 80dd 	beq.w	8002f60 <HAL_DMA_IRQHandler+0x3d8>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 80d7 	beq.w	8002f60 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0320 	and.w	r3, r3, #32
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10b      	bne.n	8002dd8 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 020a 	bic.w	r2, r2, #10
 8002dce:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4b7b      	ldr	r3, [pc, #492]	; (8002fcc <HAL_DMA_IRQHandler+0x444>)
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d958      	bls.n	8002e96 <HAL_DMA_IRQHandler+0x30e>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a79      	ldr	r2, [pc, #484]	; (8002fd0 <HAL_DMA_IRQHandler+0x448>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d04f      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x306>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a78      	ldr	r2, [pc, #480]	; (8002fd4 <HAL_DMA_IRQHandler+0x44c>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d048      	beq.n	8002e8a <HAL_DMA_IRQHandler+0x302>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a76      	ldr	r2, [pc, #472]	; (8002fd8 <HAL_DMA_IRQHandler+0x450>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d040      	beq.n	8002e84 <HAL_DMA_IRQHandler+0x2fc>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a75      	ldr	r2, [pc, #468]	; (8002fdc <HAL_DMA_IRQHandler+0x454>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d038      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x2f6>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a73      	ldr	r2, [pc, #460]	; (8002fe0 <HAL_DMA_IRQHandler+0x458>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d030      	beq.n	8002e78 <HAL_DMA_IRQHandler+0x2f0>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a72      	ldr	r2, [pc, #456]	; (8002fe4 <HAL_DMA_IRQHandler+0x45c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d028      	beq.n	8002e72 <HAL_DMA_IRQHandler+0x2ea>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a69      	ldr	r2, [pc, #420]	; (8002fcc <HAL_DMA_IRQHandler+0x444>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d020      	beq.n	8002e6c <HAL_DMA_IRQHandler+0x2e4>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a6e      	ldr	r2, [pc, #440]	; (8002fe8 <HAL_DMA_IRQHandler+0x460>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d019      	beq.n	8002e68 <HAL_DMA_IRQHandler+0x2e0>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a6c      	ldr	r2, [pc, #432]	; (8002fec <HAL_DMA_IRQHandler+0x464>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d012      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x2dc>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a6b      	ldr	r2, [pc, #428]	; (8002ff0 <HAL_DMA_IRQHandler+0x468>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d00a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0x2d6>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a69      	ldr	r2, [pc, #420]	; (8002ff4 <HAL_DMA_IRQHandler+0x46c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d102      	bne.n	8002e58 <HAL_DMA_IRQHandler+0x2d0>
 8002e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e56:	e01b      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e5c:	e018      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e62:	e015      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e64:	2320      	movs	r3, #32
 8002e66:	e013      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e011      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e70:	e00e      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e76:	e00b      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e7c:	e008      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e82:	e005      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e88:	e002      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e8a:	2320      	movs	r3, #32
 8002e8c:	e000      	b.n	8002e90 <HAL_DMA_IRQHandler+0x308>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	4a59      	ldr	r2, [pc, #356]	; (8002ff8 <HAL_DMA_IRQHandler+0x470>)
 8002e92:	6053      	str	r3, [r2, #4]
 8002e94:	e057      	b.n	8002f46 <HAL_DMA_IRQHandler+0x3be>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a4d      	ldr	r2, [pc, #308]	; (8002fd0 <HAL_DMA_IRQHandler+0x448>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d04f      	beq.n	8002f40 <HAL_DMA_IRQHandler+0x3b8>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a4b      	ldr	r2, [pc, #300]	; (8002fd4 <HAL_DMA_IRQHandler+0x44c>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d048      	beq.n	8002f3c <HAL_DMA_IRQHandler+0x3b4>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a4a      	ldr	r2, [pc, #296]	; (8002fd8 <HAL_DMA_IRQHandler+0x450>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d040      	beq.n	8002f36 <HAL_DMA_IRQHandler+0x3ae>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a48      	ldr	r2, [pc, #288]	; (8002fdc <HAL_DMA_IRQHandler+0x454>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d038      	beq.n	8002f30 <HAL_DMA_IRQHandler+0x3a8>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a47      	ldr	r2, [pc, #284]	; (8002fe0 <HAL_DMA_IRQHandler+0x458>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d030      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x3a2>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a45      	ldr	r2, [pc, #276]	; (8002fe4 <HAL_DMA_IRQHandler+0x45c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d028      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x39c>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a3d      	ldr	r2, [pc, #244]	; (8002fcc <HAL_DMA_IRQHandler+0x444>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d020      	beq.n	8002f1e <HAL_DMA_IRQHandler+0x396>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a41      	ldr	r2, [pc, #260]	; (8002fe8 <HAL_DMA_IRQHandler+0x460>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d019      	beq.n	8002f1a <HAL_DMA_IRQHandler+0x392>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a40      	ldr	r2, [pc, #256]	; (8002fec <HAL_DMA_IRQHandler+0x464>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d012      	beq.n	8002f16 <HAL_DMA_IRQHandler+0x38e>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a3e      	ldr	r2, [pc, #248]	; (8002ff0 <HAL_DMA_IRQHandler+0x468>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d00a      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x388>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a3d      	ldr	r2, [pc, #244]	; (8002ff4 <HAL_DMA_IRQHandler+0x46c>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d102      	bne.n	8002f0a <HAL_DMA_IRQHandler+0x382>
 8002f04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f08:	e01b      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f0e:	e018      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f14:	e015      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f16:	2320      	movs	r3, #32
 8002f18:	e013      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e011      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f1e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f22:	e00e      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002f28:	e00b      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f2e:	e008      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f34:	e005      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f3a:	e002      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f3c:	2320      	movs	r3, #32
 8002f3e:	e000      	b.n	8002f42 <HAL_DMA_IRQHandler+0x3ba>
 8002f40:	2302      	movs	r3, #2
 8002f42:	4a2e      	ldr	r2, [pc, #184]	; (8002ffc <HAL_DMA_IRQHandler+0x474>)
 8002f44:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d034      	beq.n	8002fc0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002f5e:	e02f      	b.n	8002fc0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	2208      	movs	r2, #8
 8002f66:	409a      	lsls	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d028      	beq.n	8002fc2 <HAL_DMA_IRQHandler+0x43a>
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	f003 0308 	and.w	r3, r3, #8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d023      	beq.n	8002fc2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 020e 	bic.w	r2, r2, #14
 8002f88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f92:	2101      	movs	r1, #1
 8002f94:	fa01 f202 	lsl.w	r2, r1, r2
 8002f98:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d004      	beq.n	8002fc2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	4798      	blx	r3
    }
  }
  return;
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
}
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40020080 	.word	0x40020080
 8002fd0:	40020008 	.word	0x40020008
 8002fd4:	4002001c 	.word	0x4002001c
 8002fd8:	40020030 	.word	0x40020030
 8002fdc:	40020044 	.word	0x40020044
 8002fe0:	40020058 	.word	0x40020058
 8002fe4:	4002006c 	.word	0x4002006c
 8002fe8:	40020408 	.word	0x40020408
 8002fec:	4002041c 	.word	0x4002041c
 8002ff0:	40020430 	.word	0x40020430
 8002ff4:	40020444 	.word	0x40020444
 8002ff8:	40020400 	.word	0x40020400
 8002ffc:	40020000 	.word	0x40020000

08003000 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003016:	2101      	movs	r1, #1
 8003018:	fa01 f202 	lsl.w	r2, r1, r2
 800301c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b10      	cmp	r3, #16
 800302c:	d108      	bne.n	8003040 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800303e:	e007      	b.n	8003050 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68ba      	ldr	r2, [r7, #8]
 8003046:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	60da      	str	r2, [r3, #12]
}
 8003050:	bf00      	nop
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr
	...

0800305c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800305c:	b480      	push	{r7}
 800305e:	b08b      	sub	sp, #44	; 0x2c
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003066:	2300      	movs	r3, #0
 8003068:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800306e:	e169      	b.n	8003344 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003070:	2201      	movs	r2, #1
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	69fa      	ldr	r2, [r7, #28]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	429a      	cmp	r2, r3
 800308a:	f040 8158 	bne.w	800333e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	4a9a      	ldr	r2, [pc, #616]	; (80032fc <HAL_GPIO_Init+0x2a0>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d05e      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
 8003098:	4a98      	ldr	r2, [pc, #608]	; (80032fc <HAL_GPIO_Init+0x2a0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d875      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 800309e:	4a98      	ldr	r2, [pc, #608]	; (8003300 <HAL_GPIO_Init+0x2a4>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d058      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
 80030a4:	4a96      	ldr	r2, [pc, #600]	; (8003300 <HAL_GPIO_Init+0x2a4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d86f      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 80030aa:	4a96      	ldr	r2, [pc, #600]	; (8003304 <HAL_GPIO_Init+0x2a8>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d052      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
 80030b0:	4a94      	ldr	r2, [pc, #592]	; (8003304 <HAL_GPIO_Init+0x2a8>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d869      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 80030b6:	4a94      	ldr	r2, [pc, #592]	; (8003308 <HAL_GPIO_Init+0x2ac>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d04c      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
 80030bc:	4a92      	ldr	r2, [pc, #584]	; (8003308 <HAL_GPIO_Init+0x2ac>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d863      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 80030c2:	4a92      	ldr	r2, [pc, #584]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d046      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
 80030c8:	4a90      	ldr	r2, [pc, #576]	; (800330c <HAL_GPIO_Init+0x2b0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d85d      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 80030ce:	2b12      	cmp	r3, #18
 80030d0:	d82a      	bhi.n	8003128 <HAL_GPIO_Init+0xcc>
 80030d2:	2b12      	cmp	r3, #18
 80030d4:	d859      	bhi.n	800318a <HAL_GPIO_Init+0x12e>
 80030d6:	a201      	add	r2, pc, #4	; (adr r2, 80030dc <HAL_GPIO_Init+0x80>)
 80030d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030dc:	08003157 	.word	0x08003157
 80030e0:	08003131 	.word	0x08003131
 80030e4:	08003143 	.word	0x08003143
 80030e8:	08003185 	.word	0x08003185
 80030ec:	0800318b 	.word	0x0800318b
 80030f0:	0800318b 	.word	0x0800318b
 80030f4:	0800318b 	.word	0x0800318b
 80030f8:	0800318b 	.word	0x0800318b
 80030fc:	0800318b 	.word	0x0800318b
 8003100:	0800318b 	.word	0x0800318b
 8003104:	0800318b 	.word	0x0800318b
 8003108:	0800318b 	.word	0x0800318b
 800310c:	0800318b 	.word	0x0800318b
 8003110:	0800318b 	.word	0x0800318b
 8003114:	0800318b 	.word	0x0800318b
 8003118:	0800318b 	.word	0x0800318b
 800311c:	0800318b 	.word	0x0800318b
 8003120:	08003139 	.word	0x08003139
 8003124:	0800314d 	.word	0x0800314d
 8003128:	4a79      	ldr	r2, [pc, #484]	; (8003310 <HAL_GPIO_Init+0x2b4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d013      	beq.n	8003156 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800312e:	e02c      	b.n	800318a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	623b      	str	r3, [r7, #32]
          break;
 8003136:	e029      	b.n	800318c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	3304      	adds	r3, #4
 800313e:	623b      	str	r3, [r7, #32]
          break;
 8003140:	e024      	b.n	800318c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	3308      	adds	r3, #8
 8003148:	623b      	str	r3, [r7, #32]
          break;
 800314a:	e01f      	b.n	800318c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	330c      	adds	r3, #12
 8003152:	623b      	str	r3, [r7, #32]
          break;
 8003154:	e01a      	b.n	800318c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800315e:	2304      	movs	r3, #4
 8003160:	623b      	str	r3, [r7, #32]
          break;
 8003162:	e013      	b.n	800318c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d105      	bne.n	8003178 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800316c:	2308      	movs	r3, #8
 800316e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	69fa      	ldr	r2, [r7, #28]
 8003174:	611a      	str	r2, [r3, #16]
          break;
 8003176:	e009      	b.n	800318c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003178:	2308      	movs	r3, #8
 800317a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69fa      	ldr	r2, [r7, #28]
 8003180:	615a      	str	r2, [r3, #20]
          break;
 8003182:	e003      	b.n	800318c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003184:	2300      	movs	r3, #0
 8003186:	623b      	str	r3, [r7, #32]
          break;
 8003188:	e000      	b.n	800318c <HAL_GPIO_Init+0x130>
          break;
 800318a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	2bff      	cmp	r3, #255	; 0xff
 8003190:	d801      	bhi.n	8003196 <HAL_GPIO_Init+0x13a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	e001      	b.n	800319a <HAL_GPIO_Init+0x13e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3304      	adds	r3, #4
 800319a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	2bff      	cmp	r3, #255	; 0xff
 80031a0:	d802      	bhi.n	80031a8 <HAL_GPIO_Init+0x14c>
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	e002      	b.n	80031ae <HAL_GPIO_Init+0x152>
 80031a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031aa:	3b08      	subs	r3, #8
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	210f      	movs	r1, #15
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	fa01 f303 	lsl.w	r3, r1, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	401a      	ands	r2, r3
 80031c0:	6a39      	ldr	r1, [r7, #32]
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	fa01 f303 	lsl.w	r3, r1, r3
 80031c8:	431a      	orrs	r2, r3
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f000 80b1 	beq.w	800333e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031dc:	4b4d      	ldr	r3, [pc, #308]	; (8003314 <HAL_GPIO_Init+0x2b8>)
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	4a4c      	ldr	r2, [pc, #304]	; (8003314 <HAL_GPIO_Init+0x2b8>)
 80031e2:	f043 0301 	orr.w	r3, r3, #1
 80031e6:	6193      	str	r3, [r2, #24]
 80031e8:	4b4a      	ldr	r3, [pc, #296]	; (8003314 <HAL_GPIO_Init+0x2b8>)
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	60bb      	str	r3, [r7, #8]
 80031f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031f4:	4a48      	ldr	r2, [pc, #288]	; (8003318 <HAL_GPIO_Init+0x2bc>)
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	089b      	lsrs	r3, r3, #2
 80031fa:	3302      	adds	r3, #2
 80031fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003200:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	220f      	movs	r2, #15
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	68fa      	ldr	r2, [r7, #12]
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a40      	ldr	r2, [pc, #256]	; (800331c <HAL_GPIO_Init+0x2c0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d013      	beq.n	8003248 <HAL_GPIO_Init+0x1ec>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a3f      	ldr	r2, [pc, #252]	; (8003320 <HAL_GPIO_Init+0x2c4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d00d      	beq.n	8003244 <HAL_GPIO_Init+0x1e8>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a3e      	ldr	r2, [pc, #248]	; (8003324 <HAL_GPIO_Init+0x2c8>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d007      	beq.n	8003240 <HAL_GPIO_Init+0x1e4>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a3d      	ldr	r2, [pc, #244]	; (8003328 <HAL_GPIO_Init+0x2cc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d101      	bne.n	800323c <HAL_GPIO_Init+0x1e0>
 8003238:	2303      	movs	r3, #3
 800323a:	e006      	b.n	800324a <HAL_GPIO_Init+0x1ee>
 800323c:	2304      	movs	r3, #4
 800323e:	e004      	b.n	800324a <HAL_GPIO_Init+0x1ee>
 8003240:	2302      	movs	r3, #2
 8003242:	e002      	b.n	800324a <HAL_GPIO_Init+0x1ee>
 8003244:	2301      	movs	r3, #1
 8003246:	e000      	b.n	800324a <HAL_GPIO_Init+0x1ee>
 8003248:	2300      	movs	r3, #0
 800324a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800324c:	f002 0203 	and.w	r2, r2, #3
 8003250:	0092      	lsls	r2, r2, #2
 8003252:	4093      	lsls	r3, r2
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	4313      	orrs	r3, r2
 8003258:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800325a:	492f      	ldr	r1, [pc, #188]	; (8003318 <HAL_GPIO_Init+0x2bc>)
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	089b      	lsrs	r3, r3, #2
 8003260:	3302      	adds	r3, #2
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d006      	beq.n	8003282 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003274:	4b2d      	ldr	r3, [pc, #180]	; (800332c <HAL_GPIO_Init+0x2d0>)
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	492c      	ldr	r1, [pc, #176]	; (800332c <HAL_GPIO_Init+0x2d0>)
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	4313      	orrs	r3, r2
 800327e:	608b      	str	r3, [r1, #8]
 8003280:	e006      	b.n	8003290 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003282:	4b2a      	ldr	r3, [pc, #168]	; (800332c <HAL_GPIO_Init+0x2d0>)
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	43db      	mvns	r3, r3
 800328a:	4928      	ldr	r1, [pc, #160]	; (800332c <HAL_GPIO_Init+0x2d0>)
 800328c:	4013      	ands	r3, r2
 800328e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d006      	beq.n	80032aa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800329c:	4b23      	ldr	r3, [pc, #140]	; (800332c <HAL_GPIO_Init+0x2d0>)
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	4922      	ldr	r1, [pc, #136]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60cb      	str	r3, [r1, #12]
 80032a8:	e006      	b.n	80032b8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032aa:	4b20      	ldr	r3, [pc, #128]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032ac:	68da      	ldr	r2, [r3, #12]
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	43db      	mvns	r3, r3
 80032b2:	491e      	ldr	r1, [pc, #120]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032b4:	4013      	ands	r3, r2
 80032b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d006      	beq.n	80032d2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80032c4:	4b19      	ldr	r3, [pc, #100]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	4918      	ldr	r1, [pc, #96]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	604b      	str	r3, [r1, #4]
 80032d0:	e006      	b.n	80032e0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80032d2:	4b16      	ldr	r3, [pc, #88]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	43db      	mvns	r3, r3
 80032da:	4914      	ldr	r1, [pc, #80]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032dc:	4013      	ands	r3, r2
 80032de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d021      	beq.n	8003330 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80032ec:	4b0f      	ldr	r3, [pc, #60]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	490e      	ldr	r1, [pc, #56]	; (800332c <HAL_GPIO_Init+0x2d0>)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	600b      	str	r3, [r1, #0]
 80032f8:	e021      	b.n	800333e <HAL_GPIO_Init+0x2e2>
 80032fa:	bf00      	nop
 80032fc:	10320000 	.word	0x10320000
 8003300:	10310000 	.word	0x10310000
 8003304:	10220000 	.word	0x10220000
 8003308:	10210000 	.word	0x10210000
 800330c:	10120000 	.word	0x10120000
 8003310:	10110000 	.word	0x10110000
 8003314:	40021000 	.word	0x40021000
 8003318:	40010000 	.word	0x40010000
 800331c:	40010800 	.word	0x40010800
 8003320:	40010c00 	.word	0x40010c00
 8003324:	40011000 	.word	0x40011000
 8003328:	40011400 	.word	0x40011400
 800332c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003330:	4b0b      	ldr	r3, [pc, #44]	; (8003360 <HAL_GPIO_Init+0x304>)
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	43db      	mvns	r3, r3
 8003338:	4909      	ldr	r1, [pc, #36]	; (8003360 <HAL_GPIO_Init+0x304>)
 800333a:	4013      	ands	r3, r2
 800333c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800333e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003340:	3301      	adds	r3, #1
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	fa22 f303 	lsr.w	r3, r2, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	f47f ae8e 	bne.w	8003070 <HAL_GPIO_Init+0x14>
  }
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	372c      	adds	r7, #44	; 0x2c
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr
 8003360:	40010400 	.word	0x40010400

08003364 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003364:	b480      	push	{r7}
 8003366:	b089      	sub	sp, #36	; 0x24
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003372:	e09a      	b.n	80034aa <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003374:	2201      	movs	r2, #1
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003382:	69bb      	ldr	r3, [r7, #24]
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 808d 	beq.w	80034a4 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800338a:	4a4e      	ldr	r2, [pc, #312]	; (80034c4 <HAL_GPIO_DeInit+0x160>)
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	089b      	lsrs	r3, r3, #2
 8003390:	3302      	adds	r3, #2
 8003392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003396:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	220f      	movs	r2, #15
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	4013      	ands	r3, r2
 80033aa:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a46      	ldr	r2, [pc, #280]	; (80034c8 <HAL_GPIO_DeInit+0x164>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d013      	beq.n	80033dc <HAL_GPIO_DeInit+0x78>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a45      	ldr	r2, [pc, #276]	; (80034cc <HAL_GPIO_DeInit+0x168>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d00d      	beq.n	80033d8 <HAL_GPIO_DeInit+0x74>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a44      	ldr	r2, [pc, #272]	; (80034d0 <HAL_GPIO_DeInit+0x16c>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d007      	beq.n	80033d4 <HAL_GPIO_DeInit+0x70>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a43      	ldr	r2, [pc, #268]	; (80034d4 <HAL_GPIO_DeInit+0x170>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d101      	bne.n	80033d0 <HAL_GPIO_DeInit+0x6c>
 80033cc:	2303      	movs	r3, #3
 80033ce:	e006      	b.n	80033de <HAL_GPIO_DeInit+0x7a>
 80033d0:	2304      	movs	r3, #4
 80033d2:	e004      	b.n	80033de <HAL_GPIO_DeInit+0x7a>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e002      	b.n	80033de <HAL_GPIO_DeInit+0x7a>
 80033d8:	2301      	movs	r3, #1
 80033da:	e000      	b.n	80033de <HAL_GPIO_DeInit+0x7a>
 80033dc:	2300      	movs	r3, #0
 80033de:	69fa      	ldr	r2, [r7, #28]
 80033e0:	f002 0203 	and.w	r2, r2, #3
 80033e4:	0092      	lsls	r2, r2, #2
 80033e6:	4093      	lsls	r3, r2
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d132      	bne.n	8003454 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80033ee:	4b3a      	ldr	r3, [pc, #232]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	43db      	mvns	r3, r3
 80033f6:	4938      	ldr	r1, [pc, #224]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80033fc:	4b36      	ldr	r3, [pc, #216]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	43db      	mvns	r3, r3
 8003404:	4934      	ldr	r1, [pc, #208]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 8003406:	4013      	ands	r3, r2
 8003408:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800340a:	4b33      	ldr	r3, [pc, #204]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	43db      	mvns	r3, r3
 8003412:	4931      	ldr	r1, [pc, #196]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 8003414:	4013      	ands	r3, r2
 8003416:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003418:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	43db      	mvns	r3, r3
 8003420:	492d      	ldr	r1, [pc, #180]	; (80034d8 <HAL_GPIO_DeInit+0x174>)
 8003422:	4013      	ands	r3, r2
 8003424:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0303 	and.w	r3, r3, #3
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	220f      	movs	r2, #15
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8003436:	4a23      	ldr	r2, [pc, #140]	; (80034c4 <HAL_GPIO_DeInit+0x160>)
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	089b      	lsrs	r3, r3, #2
 800343c:	3302      	adds	r3, #2
 800343e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	43da      	mvns	r2, r3
 8003446:	481f      	ldr	r0, [pc, #124]	; (80034c4 <HAL_GPIO_DeInit+0x160>)
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	089b      	lsrs	r3, r3, #2
 800344c:	400a      	ands	r2, r1
 800344e:	3302      	adds	r3, #2
 8003450:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2bff      	cmp	r3, #255	; 0xff
 8003458:	d801      	bhi.n	800345e <HAL_GPIO_DeInit+0xfa>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	e001      	b.n	8003462 <HAL_GPIO_DeInit+0xfe>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	3304      	adds	r3, #4
 8003462:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	2bff      	cmp	r3, #255	; 0xff
 8003468:	d802      	bhi.n	8003470 <HAL_GPIO_DeInit+0x10c>
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	e002      	b.n	8003476 <HAL_GPIO_DeInit+0x112>
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	3b08      	subs	r3, #8
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	210f      	movs	r1, #15
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	fa01 f303 	lsl.w	r3, r1, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	401a      	ands	r2, r3
 8003488:	2104      	movs	r1, #4
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	431a      	orrs	r2, r3
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68da      	ldr	r2, [r3, #12]
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	43db      	mvns	r3, r3
 800349e:	401a      	ands	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	60da      	str	r2, [r3, #12]
    }

    position++;
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	3301      	adds	r3, #1
 80034a8:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	fa22 f303 	lsr.w	r3, r2, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f47f af5e 	bne.w	8003374 <HAL_GPIO_DeInit+0x10>
  }
}
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	3724      	adds	r7, #36	; 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bc80      	pop	{r7}
 80034c2:	4770      	bx	lr
 80034c4:	40010000 	.word	0x40010000
 80034c8:	40010800 	.word	0x40010800
 80034cc:	40010c00 	.word	0x40010c00
 80034d0:	40011000 	.word	0x40011000
 80034d4:	40011400 	.word	0x40011400
 80034d8:	40010400 	.word	0x40010400

080034dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	807b      	strh	r3, [r7, #2]
 80034e8:	4613      	mov	r3, r2
 80034ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034ec:	787b      	ldrb	r3, [r7, #1]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d003      	beq.n	80034fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034f2:	887a      	ldrh	r2, [r7, #2]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034f8:	e003      	b.n	8003502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034fa:	887b      	ldrh	r3, [r7, #2]
 80034fc:	041a      	lsls	r2, r3, #16
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	611a      	str	r2, [r3, #16]
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e304      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	2b00      	cmp	r3, #0
 8003528:	f000 8087 	beq.w	800363a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800352c:	4b92      	ldr	r3, [pc, #584]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 030c 	and.w	r3, r3, #12
 8003534:	2b04      	cmp	r3, #4
 8003536:	d00c      	beq.n	8003552 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003538:	4b8f      	ldr	r3, [pc, #572]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 030c 	and.w	r3, r3, #12
 8003540:	2b08      	cmp	r3, #8
 8003542:	d112      	bne.n	800356a <HAL_RCC_OscConfig+0x5e>
 8003544:	4b8c      	ldr	r3, [pc, #560]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800354c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003550:	d10b      	bne.n	800356a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003552:	4b89      	ldr	r3, [pc, #548]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d06c      	beq.n	8003638 <HAL_RCC_OscConfig+0x12c>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d168      	bne.n	8003638 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e2de      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003572:	d106      	bne.n	8003582 <HAL_RCC_OscConfig+0x76>
 8003574:	4b80      	ldr	r3, [pc, #512]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a7f      	ldr	r2, [pc, #508]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800357a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	e02e      	b.n	80035e0 <HAL_RCC_OscConfig+0xd4>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10c      	bne.n	80035a4 <HAL_RCC_OscConfig+0x98>
 800358a:	4b7b      	ldr	r3, [pc, #492]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a7a      	ldr	r2, [pc, #488]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	4b78      	ldr	r3, [pc, #480]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a77      	ldr	r2, [pc, #476]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800359c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	e01d      	b.n	80035e0 <HAL_RCC_OscConfig+0xd4>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035ac:	d10c      	bne.n	80035c8 <HAL_RCC_OscConfig+0xbc>
 80035ae:	4b72      	ldr	r3, [pc, #456]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a71      	ldr	r2, [pc, #452]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035b8:	6013      	str	r3, [r2, #0]
 80035ba:	4b6f      	ldr	r3, [pc, #444]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a6e      	ldr	r2, [pc, #440]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	e00b      	b.n	80035e0 <HAL_RCC_OscConfig+0xd4>
 80035c8:	4b6b      	ldr	r3, [pc, #428]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a6a      	ldr	r2, [pc, #424]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035d2:	6013      	str	r3, [r2, #0]
 80035d4:	4b68      	ldr	r3, [pc, #416]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a67      	ldr	r2, [pc, #412]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80035da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d013      	beq.n	8003610 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e8:	f7fe f8b0 	bl	800174c <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f0:	f7fe f8ac 	bl	800174c <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e292      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003602:	4b5d      	ldr	r3, [pc, #372]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0f0      	beq.n	80035f0 <HAL_RCC_OscConfig+0xe4>
 800360e:	e014      	b.n	800363a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003610:	f7fe f89c 	bl	800174c <HAL_GetTick>
 8003614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003616:	e008      	b.n	800362a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003618:	f7fe f898 	bl	800174c <HAL_GetTick>
 800361c:	4602      	mov	r2, r0
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	2b64      	cmp	r3, #100	; 0x64
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e27e      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800362a:	4b53      	ldr	r3, [pc, #332]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1f0      	bne.n	8003618 <HAL_RCC_OscConfig+0x10c>
 8003636:	e000      	b.n	800363a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003638:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d063      	beq.n	800370e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003646:	4b4c      	ldr	r3, [pc, #304]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00b      	beq.n	800366a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003652:	4b49      	ldr	r3, [pc, #292]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f003 030c 	and.w	r3, r3, #12
 800365a:	2b08      	cmp	r3, #8
 800365c:	d11c      	bne.n	8003698 <HAL_RCC_OscConfig+0x18c>
 800365e:	4b46      	ldr	r3, [pc, #280]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d116      	bne.n	8003698 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800366a:	4b43      	ldr	r3, [pc, #268]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_RCC_OscConfig+0x176>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d001      	beq.n	8003682 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e252      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003682:	4b3d      	ldr	r3, [pc, #244]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4939      	ldr	r1, [pc, #228]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003692:	4313      	orrs	r3, r2
 8003694:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003696:	e03a      	b.n	800370e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d020      	beq.n	80036e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036a0:	4b36      	ldr	r3, [pc, #216]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036a2:	2201      	movs	r2, #1
 80036a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a6:	f7fe f851 	bl	800174c <HAL_GetTick>
 80036aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ac:	e008      	b.n	80036c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ae:	f7fe f84d 	bl	800174c <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e233      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036c0:	4b2d      	ldr	r3, [pc, #180]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d0f0      	beq.n	80036ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036cc:	4b2a      	ldr	r3, [pc, #168]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	4927      	ldr	r1, [pc, #156]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	600b      	str	r3, [r1, #0]
 80036e0:	e015      	b.n	800370e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036e2:	4b26      	ldr	r3, [pc, #152]	; (800377c <HAL_RCC_OscConfig+0x270>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e8:	f7fe f830 	bl	800174c <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f0:	f7fe f82c 	bl	800174c <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e212      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003702:	4b1d      	ldr	r3, [pc, #116]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1f0      	bne.n	80036f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d03a      	beq.n	8003790 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d019      	beq.n	8003756 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003722:	4b17      	ldr	r3, [pc, #92]	; (8003780 <HAL_RCC_OscConfig+0x274>)
 8003724:	2201      	movs	r2, #1
 8003726:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003728:	f7fe f810 	bl	800174c <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800372e:	e008      	b.n	8003742 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003730:	f7fe f80c 	bl	800174c <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b02      	cmp	r3, #2
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e1f2      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <HAL_RCC_OscConfig+0x26c>)
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0f0      	beq.n	8003730 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800374e:	2001      	movs	r0, #1
 8003750:	f000 fbca 	bl	8003ee8 <RCC_Delay>
 8003754:	e01c      	b.n	8003790 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003756:	4b0a      	ldr	r3, [pc, #40]	; (8003780 <HAL_RCC_OscConfig+0x274>)
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375c:	f7fd fff6 	bl	800174c <HAL_GetTick>
 8003760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003762:	e00f      	b.n	8003784 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003764:	f7fd fff2 	bl	800174c <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b02      	cmp	r3, #2
 8003770:	d908      	bls.n	8003784 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e1d8      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
 800377c:	42420000 	.word	0x42420000
 8003780:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003784:	4b9b      	ldr	r3, [pc, #620]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1e9      	bne.n	8003764 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 80a6 	beq.w	80038ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800379e:	2300      	movs	r3, #0
 80037a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037a2:	4b94      	ldr	r3, [pc, #592]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d10d      	bne.n	80037ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ae:	4b91      	ldr	r3, [pc, #580]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	4a90      	ldr	r2, [pc, #576]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80037b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b8:	61d3      	str	r3, [r2, #28]
 80037ba:	4b8e      	ldr	r3, [pc, #568]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80037bc:	69db      	ldr	r3, [r3, #28]
 80037be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c2:	60bb      	str	r3, [r7, #8]
 80037c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037c6:	2301      	movs	r3, #1
 80037c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ca:	4b8b      	ldr	r3, [pc, #556]	; (80039f8 <HAL_RCC_OscConfig+0x4ec>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d118      	bne.n	8003808 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037d6:	4b88      	ldr	r3, [pc, #544]	; (80039f8 <HAL_RCC_OscConfig+0x4ec>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a87      	ldr	r2, [pc, #540]	; (80039f8 <HAL_RCC_OscConfig+0x4ec>)
 80037dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037e2:	f7fd ffb3 	bl	800174c <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ea:	f7fd ffaf 	bl	800174c <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b64      	cmp	r3, #100	; 0x64
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e195      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037fc:	4b7e      	ldr	r3, [pc, #504]	; (80039f8 <HAL_RCC_OscConfig+0x4ec>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0f0      	beq.n	80037ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d106      	bne.n	800381e <HAL_RCC_OscConfig+0x312>
 8003810:	4b78      	ldr	r3, [pc, #480]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4a77      	ldr	r2, [pc, #476]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003816:	f043 0301 	orr.w	r3, r3, #1
 800381a:	6213      	str	r3, [r2, #32]
 800381c:	e02d      	b.n	800387a <HAL_RCC_OscConfig+0x36e>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10c      	bne.n	8003840 <HAL_RCC_OscConfig+0x334>
 8003826:	4b73      	ldr	r3, [pc, #460]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	4a72      	ldr	r2, [pc, #456]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	6213      	str	r3, [r2, #32]
 8003832:	4b70      	ldr	r3, [pc, #448]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	4a6f      	ldr	r2, [pc, #444]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003838:	f023 0304 	bic.w	r3, r3, #4
 800383c:	6213      	str	r3, [r2, #32]
 800383e:	e01c      	b.n	800387a <HAL_RCC_OscConfig+0x36e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	2b05      	cmp	r3, #5
 8003846:	d10c      	bne.n	8003862 <HAL_RCC_OscConfig+0x356>
 8003848:	4b6a      	ldr	r3, [pc, #424]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	4a69      	ldr	r2, [pc, #420]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800384e:	f043 0304 	orr.w	r3, r3, #4
 8003852:	6213      	str	r3, [r2, #32]
 8003854:	4b67      	ldr	r3, [pc, #412]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	4a66      	ldr	r2, [pc, #408]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800385a:	f043 0301 	orr.w	r3, r3, #1
 800385e:	6213      	str	r3, [r2, #32]
 8003860:	e00b      	b.n	800387a <HAL_RCC_OscConfig+0x36e>
 8003862:	4b64      	ldr	r3, [pc, #400]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	4a63      	ldr	r2, [pc, #396]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003868:	f023 0301 	bic.w	r3, r3, #1
 800386c:	6213      	str	r3, [r2, #32]
 800386e:	4b61      	ldr	r3, [pc, #388]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	4a60      	ldr	r2, [pc, #384]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003874:	f023 0304 	bic.w	r3, r3, #4
 8003878:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d015      	beq.n	80038ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003882:	f7fd ff63 	bl	800174c <HAL_GetTick>
 8003886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003888:	e00a      	b.n	80038a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388a:	f7fd ff5f 	bl	800174c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f241 3288 	movw	r2, #5000	; 0x1388
 8003898:	4293      	cmp	r3, r2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e143      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a0:	4b54      	ldr	r3, [pc, #336]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0ee      	beq.n	800388a <HAL_RCC_OscConfig+0x37e>
 80038ac:	e014      	b.n	80038d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ae:	f7fd ff4d 	bl	800174c <HAL_GetTick>
 80038b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038b4:	e00a      	b.n	80038cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b6:	f7fd ff49 	bl	800174c <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d901      	bls.n	80038cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e12d      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038cc:	4b49      	ldr	r3, [pc, #292]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	f003 0302 	and.w	r3, r3, #2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1ee      	bne.n	80038b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038d8:	7dfb      	ldrb	r3, [r7, #23]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d105      	bne.n	80038ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038de:	4b45      	ldr	r3, [pc, #276]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	4a44      	ldr	r2, [pc, #272]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80038e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038e8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 808c 	beq.w	8003a0c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80038f4:	4b3f      	ldr	r3, [pc, #252]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003900:	d10e      	bne.n	8003920 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003902:	4b3c      	ldr	r3, [pc, #240]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800390a:	2b08      	cmp	r3, #8
 800390c:	d108      	bne.n	8003920 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 800390e:	4b39      	ldr	r3, [pc, #228]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391a:	d101      	bne.n	8003920 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e103      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003924:	2b02      	cmp	r3, #2
 8003926:	d14e      	bne.n	80039c6 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003928:	4b32      	ldr	r3, [pc, #200]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d009      	beq.n	8003948 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003934:	4b2f      	ldr	r3, [pc, #188]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003938:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003940:	429a      	cmp	r2, r3
 8003942:	d001      	beq.n	8003948 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0ef      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003948:	4b2c      	ldr	r3, [pc, #176]	; (80039fc <HAL_RCC_OscConfig+0x4f0>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394e:	f7fd fefd 	bl	800174c <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003954:	e008      	b.n	8003968 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003956:	f7fd fef9 	bl	800174c <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b64      	cmp	r3, #100	; 0x64
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e0df      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003968:	4b22      	ldr	r3, [pc, #136]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d1f0      	bne.n	8003956 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8003974:	4b1f      	ldr	r3, [pc, #124]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003980:	491c      	ldr	r1, [pc, #112]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003982:	4313      	orrs	r3, r2
 8003984:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8003986:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	4918      	ldr	r1, [pc, #96]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 8003994:	4313      	orrs	r3, r2
 8003996:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8003998:	4b18      	ldr	r3, [pc, #96]	; (80039fc <HAL_RCC_OscConfig+0x4f0>)
 800399a:	2201      	movs	r2, #1
 800399c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399e:	f7fd fed5 	bl	800174c <HAL_GetTick>
 80039a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80039a4:	e008      	b.n	80039b8 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80039a6:	f7fd fed1 	bl	800174c <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	2b64      	cmp	r3, #100	; 0x64
 80039b2:	d901      	bls.n	80039b8 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80039b4:	2303      	movs	r3, #3
 80039b6:	e0b7      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d0f0      	beq.n	80039a6 <HAL_RCC_OscConfig+0x49a>
 80039c4:	e022      	b.n	8003a0c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80039c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ca:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <HAL_RCC_OscConfig+0x4e8>)
 80039cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80039d2:	4b0a      	ldr	r3, [pc, #40]	; (80039fc <HAL_RCC_OscConfig+0x4f0>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d8:	f7fd feb8 	bl	800174c <HAL_GetTick>
 80039dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80039de:	e00f      	b.n	8003a00 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80039e0:	f7fd feb4 	bl	800174c <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b64      	cmp	r3, #100	; 0x64
 80039ec:	d908      	bls.n	8003a00 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e09a      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
 80039f2:	bf00      	nop
 80039f4:	40021000 	.word	0x40021000
 80039f8:	40007000 	.word	0x40007000
 80039fc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003a00:	4b4b      	ldr	r3, [pc, #300]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e9      	bne.n	80039e0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 8088 	beq.w	8003b26 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a16:	4b46      	ldr	r3, [pc, #280]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f003 030c 	and.w	r3, r3, #12
 8003a1e:	2b08      	cmp	r3, #8
 8003a20:	d068      	beq.n	8003af4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d14d      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a2a:	4b42      	ldr	r3, [pc, #264]	; (8003b34 <HAL_RCC_OscConfig+0x628>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a30:	f7fd fe8c 	bl	800174c <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a38:	f7fd fe88 	bl	800174c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e06e      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a4a:	4b39      	ldr	r3, [pc, #228]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f0      	bne.n	8003a38 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5e:	d10f      	bne.n	8003a80 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8003a60:	4b33      	ldr	r3, [pc, #204]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	4931      	ldr	r1, [pc, #196]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a6e:	4b30      	ldr	r3, [pc, #192]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a72:	f023 020f 	bic.w	r2, r3, #15
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	492d      	ldr	r1, [pc, #180]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a80:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a90:	430b      	orrs	r3, r1
 8003a92:	4927      	ldr	r1, [pc, #156]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a98:	4b26      	ldr	r3, [pc, #152]	; (8003b34 <HAL_RCC_OscConfig+0x628>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9e:	f7fd fe55 	bl	800174c <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa6:	f7fd fe51 	bl	800174c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e037      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ab8:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f0      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x59a>
 8003ac4:	e02f      	b.n	8003b26 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ac6:	4b1b      	ldr	r3, [pc, #108]	; (8003b34 <HAL_RCC_OscConfig+0x628>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003acc:	f7fd fe3e 	bl	800174c <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ad2:	e008      	b.n	8003ae6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7fd fe3a 	bl	800174c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d901      	bls.n	8003ae6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e020      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ae6:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1f0      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x5c8>
 8003af2:	e018      	b.n	8003b26 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e013      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b00:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <HAL_RCC_OscConfig+0x624>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d106      	bne.n	8003b22 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d001      	beq.n	8003b26 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3718      	adds	r7, #24
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40021000 	.word	0x40021000
 8003b34:	42420060 	.word	0x42420060

08003b38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e0d0      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b4c:	4b6a      	ldr	r3, [pc, #424]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d910      	bls.n	8003b7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b5a:	4b67      	ldr	r3, [pc, #412]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 0207 	bic.w	r2, r3, #7
 8003b62:	4965      	ldr	r1, [pc, #404]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6a:	4b63      	ldr	r3, [pc, #396]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d001      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0b8      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d020      	beq.n	8003bca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b94:	4b59      	ldr	r3, [pc, #356]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	4a58      	ldr	r2, [pc, #352]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003b9a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b9e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0308 	and.w	r3, r3, #8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d005      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bac:	4b53      	ldr	r3, [pc, #332]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4a52      	ldr	r2, [pc, #328]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003bb2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003bb6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb8:	4b50      	ldr	r3, [pc, #320]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	494d      	ldr	r1, [pc, #308]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d040      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d107      	bne.n	8003bee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bde:	4b47      	ldr	r3, [pc, #284]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d115      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e07f      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d107      	bne.n	8003c06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bf6:	4b41      	ldr	r3, [pc, #260]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d109      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e073      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c06:	4b3d      	ldr	r3, [pc, #244]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e06b      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c16:	4b39      	ldr	r3, [pc, #228]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f023 0203 	bic.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4936      	ldr	r1, [pc, #216]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c28:	f7fd fd90 	bl	800174c <HAL_GetTick>
 8003c2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2e:	e00a      	b.n	8003c46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c30:	f7fd fd8c 	bl	800174c <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e053      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c46:	4b2d      	ldr	r3, [pc, #180]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f003 020c 	and.w	r2, r3, #12
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d1eb      	bne.n	8003c30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c58:	4b27      	ldr	r3, [pc, #156]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d210      	bcs.n	8003c88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c66:	4b24      	ldr	r3, [pc, #144]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f023 0207 	bic.w	r2, r3, #7
 8003c6e:	4922      	ldr	r1, [pc, #136]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c76:	4b20      	ldr	r3, [pc, #128]	; (8003cf8 <HAL_RCC_ClockConfig+0x1c0>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d001      	beq.n	8003c88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e032      	b.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0304 	and.w	r3, r3, #4
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c94:	4b19      	ldr	r3, [pc, #100]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	4916      	ldr	r1, [pc, #88]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003cb2:	4b12      	ldr	r3, [pc, #72]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	490e      	ldr	r1, [pc, #56]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cc6:	f000 f821 	bl	8003d0c <HAL_RCC_GetSysClockFreq>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_RCC_ClockConfig+0x1c4>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	091b      	lsrs	r3, r3, #4
 8003cd2:	f003 030f 	and.w	r3, r3, #15
 8003cd6:	490a      	ldr	r1, [pc, #40]	; (8003d00 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd8:	5ccb      	ldrb	r3, [r1, r3]
 8003cda:	fa22 f303 	lsr.w	r3, r2, r3
 8003cde:	4a09      	ldr	r2, [pc, #36]	; (8003d04 <HAL_RCC_ClockConfig+0x1cc>)
 8003ce0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ce2:	4b09      	ldr	r3, [pc, #36]	; (8003d08 <HAL_RCC_ClockConfig+0x1d0>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fd fcee 	bl	80016c8 <HAL_InitTick>

  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	40022000 	.word	0x40022000
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	08005208 	.word	0x08005208
 8003d04:	20000000 	.word	0x20000000
 8003d08:	20000004 	.word	0x20000004

08003d0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d10:	b08e      	sub	sp, #56	; 0x38
 8003d12:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d18:	2300      	movs	r3, #0
 8003d1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003d20:	2300      	movs	r3, #0
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	623b      	str	r3, [r7, #32]
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d30:	4b4e      	ldr	r3, [pc, #312]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x160>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d38:	f003 030c 	and.w	r3, r3, #12
 8003d3c:	2b04      	cmp	r3, #4
 8003d3e:	d002      	beq.n	8003d46 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d003      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0x40>
 8003d44:	e089      	b.n	8003e5a <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d46:	4b4a      	ldr	r3, [pc, #296]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x164>)
 8003d48:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003d4a:	e089      	b.n	8003e60 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d4e:	0c9b      	lsrs	r3, r3, #18
 8003d50:	f003 020f 	and.w	r2, r3, #15
 8003d54:	4b47      	ldr	r3, [pc, #284]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x168>)
 8003d56:	5c9b      	ldrb	r3, [r3, r2]
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d072      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003d64:	4b41      	ldr	r3, [pc, #260]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x160>)
 8003d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d68:	f003 020f 	and.w	r2, r3, #15
 8003d6c:	4b42      	ldr	r3, [pc, #264]	; (8003e78 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003d6e:	5c9b      	ldrb	r3, [r3, r2]
 8003d70:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003d72:	4b3e      	ldr	r3, [pc, #248]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x160>)
 8003d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d053      	beq.n	8003e26 <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003d7e:	4b3b      	ldr	r3, [pc, #236]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x160>)
 8003d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d82:	091b      	lsrs	r3, r3, #4
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	3301      	adds	r3, #1
 8003d8a:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003d8c:	4b37      	ldr	r3, [pc, #220]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x160>)
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	0a1b      	lsrs	r3, r3, #8
 8003d92:	f003 030f 	and.w	r3, r3, #15
 8003d96:	3302      	adds	r3, #2
 8003d98:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	469a      	mov	sl, r3
 8003da0:	4693      	mov	fp, r2
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	2200      	movs	r2, #0
 8003da6:	613b      	str	r3, [r7, #16]
 8003da8:	617a      	str	r2, [r7, #20]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	fb03 f20b 	mul.w	r2, r3, fp
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	fb0a f303 	mul.w	r3, sl, r3
 8003db6:	4413      	add	r3, r2
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	fbaa 0102 	umull	r0, r1, sl, r2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	4b2b      	ldr	r3, [pc, #172]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x164>)
 8003dc4:	fb03 f201 	mul.w	r2, r3, r1
 8003dc8:	2300      	movs	r3, #0
 8003dca:	fb00 f303 	mul.w	r3, r0, r3
 8003dce:	4413      	add	r3, r2
 8003dd0:	4a27      	ldr	r2, [pc, #156]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x164>)
 8003dd2:	fba0 4502 	umull	r4, r5, r0, r2
 8003dd6:	442b      	add	r3, r5
 8003dd8:	461d      	mov	r5, r3
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	60fa      	str	r2, [r7, #12]
 8003de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de4:	2200      	movs	r2, #0
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	607a      	str	r2, [r7, #4]
 8003dea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003dee:	460b      	mov	r3, r1
 8003df0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003df4:	4652      	mov	r2, sl
 8003df6:	fb02 f203 	mul.w	r2, r2, r3
 8003dfa:	465b      	mov	r3, fp
 8003dfc:	4684      	mov	ip, r0
 8003dfe:	fb0c f303 	mul.w	r3, ip, r3
 8003e02:	4413      	add	r3, r2
 8003e04:	4602      	mov	r2, r0
 8003e06:	4651      	mov	r1, sl
 8003e08:	fba2 8901 	umull	r8, r9, r2, r1
 8003e0c:	444b      	add	r3, r9
 8003e0e:	4699      	mov	r9, r3
 8003e10:	4642      	mov	r2, r8
 8003e12:	464b      	mov	r3, r9
 8003e14:	4620      	mov	r0, r4
 8003e16:	4629      	mov	r1, r5
 8003e18:	f7fc fa04 	bl	8000224 <__aeabi_uldivmod>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4613      	mov	r3, r2
 8003e22:	637b      	str	r3, [r7, #52]	; 0x34
 8003e24:	e007      	b.n	8003e36 <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	4a11      	ldr	r2, [pc, #68]	; (8003e70 <HAL_RCC_GetSysClockFreq+0x164>)
 8003e2a:	fb03 f202 	mul.w	r2, r3, r2
 8003e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e34:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003e36:	4b0f      	ldr	r3, [pc, #60]	; (8003e74 <HAL_RCC_GetSysClockFreq+0x168>)
 8003e38:	7b5b      	ldrb	r3, [r3, #13]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d108      	bne.n	8003e54 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8003e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e44:	085b      	lsrs	r3, r3, #1
 8003e46:	637b      	str	r3, [r7, #52]	; 0x34
 8003e48:	e004      	b.n	8003e54 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4c:	4a0b      	ldr	r2, [pc, #44]	; (8003e7c <HAL_RCC_GetSysClockFreq+0x170>)
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8003e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e56:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e58:	e002      	b.n	8003e60 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e5a:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <HAL_RCC_GetSysClockFreq+0x174>)
 8003e5c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e5e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3738      	adds	r7, #56	; 0x38
 8003e66:	46bd      	mov	sp, r7
 8003e68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	017d7840 	.word	0x017d7840
 8003e74:	08005220 	.word	0x08005220
 8003e78:	08005230 	.word	0x08005230
 8003e7c:	003d0900 	.word	0x003d0900
 8003e80:	007a1200 	.word	0x007a1200

08003e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e88:	4b02      	ldr	r3, [pc, #8]	; (8003e94 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr
 8003e94:	20000000 	.word	0x20000000

08003e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e9c:	f7ff fff2 	bl	8003e84 <HAL_RCC_GetHCLKFreq>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	0a1b      	lsrs	r3, r3, #8
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	4903      	ldr	r1, [pc, #12]	; (8003ebc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003eae:	5ccb      	ldrb	r3, [r1, r3]
 8003eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40021000 	.word	0x40021000
 8003ebc:	08005218 	.word	0x08005218

08003ec0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ec4:	f7ff ffde 	bl	8003e84 <HAL_RCC_GetHCLKFreq>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	4b05      	ldr	r3, [pc, #20]	; (8003ee0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	0adb      	lsrs	r3, r3, #11
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	4903      	ldr	r1, [pc, #12]	; (8003ee4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ed6:	5ccb      	ldrb	r3, [r1, r3]
 8003ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	08005218 	.word	0x08005218

08003ee8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <RCC_Delay+0x34>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <RCC_Delay+0x38>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	0a5b      	lsrs	r3, r3, #9
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	fb02 f303 	mul.w	r3, r2, r3
 8003f02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003f04:	bf00      	nop
  }
  while (Delay --);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1e5a      	subs	r2, r3, #1
 8003f0a:	60fa      	str	r2, [r7, #12]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1f9      	bne.n	8003f04 <RCC_Delay+0x1c>
}
 8003f10:	bf00      	nop
 8003f12:	bf00      	nop
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr
 8003f1c:	20000000 	.word	0x20000000
 8003f20:	10624dd3 	.word	0x10624dd3

08003f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e042      	b.n	8003fbc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d106      	bne.n	8003f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7fd f9c4 	bl	80012d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2224      	movs	r2, #36	; 0x24
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f001 f87d 	bl	8005068 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	691a      	ldr	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695a      	ldr	r2, [r3, #20]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b08a      	sub	sp, #40	; 0x28
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b20      	cmp	r3, #32
 8003fe2:	d16d      	bne.n	80040c0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_UART_Transmit+0x2c>
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e066      	b.n	80040c2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2221      	movs	r2, #33	; 0x21
 8003ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004002:	f7fd fba3 	bl	800174c <HAL_GetTick>
 8004006:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	88fa      	ldrh	r2, [r7, #6]
 800400c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	88fa      	ldrh	r2, [r7, #6]
 8004012:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800401c:	d108      	bne.n	8004030 <HAL_UART_Transmit+0x6c>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d104      	bne.n	8004030 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004026:	2300      	movs	r3, #0
 8004028:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	61bb      	str	r3, [r7, #24]
 800402e:	e003      	b.n	8004038 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004034:	2300      	movs	r3, #0
 8004036:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004038:	e02a      	b.n	8004090 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	9300      	str	r3, [sp, #0]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	2200      	movs	r2, #0
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 fd0c 	bl	8004a62 <UART_WaitOnFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e036      	b.n	80040c2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10b      	bne.n	8004072 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	881b      	ldrh	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004068:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	3302      	adds	r3, #2
 800406e:	61bb      	str	r3, [r7, #24]
 8004070:	e007      	b.n	8004082 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	781a      	ldrb	r2, [r3, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	3301      	adds	r3, #1
 8004080:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1cf      	bne.n	800403a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2200      	movs	r2, #0
 80040a2:	2140      	movs	r1, #64	; 0x40
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 fcdc 	bl	8004a62 <UART_WaitOnFlagUntilTimeout>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d001      	beq.n	80040b4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e006      	b.n	80040c2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	e000      	b.n	80040c2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80040c0:	2302      	movs	r3, #2
  }
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3720      	adds	r7, #32
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b084      	sub	sp, #16
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	60b9      	str	r1, [r7, #8]
 80040d4:	4613      	mov	r3, r2
 80040d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	2b20      	cmp	r3, #32
 80040e2:	d112      	bne.n	800410a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <HAL_UART_Receive_IT+0x26>
 80040ea:	88fb      	ldrh	r3, [r7, #6]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e00b      	b.n	800410c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80040fa:	88fb      	ldrh	r3, [r7, #6]
 80040fc:	461a      	mov	r2, r3
 80040fe:	68b9      	ldr	r1, [r7, #8]
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fd1c 	bl	8004b3e <UART_Start_Receive_IT>
 8004106:	4603      	mov	r3, r0
 8004108:	e000      	b.n	800410c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800410a:	2302      	movs	r3, #2
  }
}
 800410c:	4618      	mov	r0, r3
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08c      	sub	sp, #48	; 0x30
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b20      	cmp	r3, #32
 800412c:	d156      	bne.n	80041dc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_UART_Transmit_DMA+0x26>
 8004134:	88fb      	ldrh	r3, [r7, #6]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e04f      	b.n	80041de <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	88fa      	ldrh	r2, [r7, #6]
 8004148:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	88fa      	ldrh	r2, [r7, #6]
 800414e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2221      	movs	r2, #33	; 0x21
 800415a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004162:	4a21      	ldr	r2, [pc, #132]	; (80041e8 <HAL_UART_Transmit_DMA+0xd4>)
 8004164:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	4a20      	ldr	r2, [pc, #128]	; (80041ec <HAL_UART_Transmit_DMA+0xd8>)
 800416c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004172:	4a1f      	ldr	r2, [pc, #124]	; (80041f0 <HAL_UART_Transmit_DMA+0xdc>)
 8004174:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417a:	2200      	movs	r2, #0
 800417c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800417e:	f107 0308 	add.w	r3, r7, #8
 8004182:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	3304      	adds	r3, #4
 8004192:	461a      	mov	r2, r3
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	f7fe fb53 	bl	8002840 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	3314      	adds	r3, #20
 80041aa:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	617b      	str	r3, [r7, #20]
   return(result);
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3314      	adds	r3, #20
 80041c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041c4:	627a      	str	r2, [r7, #36]	; 0x24
 80041c6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c8:	6a39      	ldr	r1, [r7, #32]
 80041ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e5      	bne.n	80041a4 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 80041d8:	2300      	movs	r3, #0
 80041da:	e000      	b.n	80041de <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80041dc:	2302      	movs	r3, #2
  }
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3730      	adds	r7, #48	; 0x30
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	080047b1 	.word	0x080047b1
 80041ec:	0800484b 	.word	0x0800484b
 80041f0:	080049cf 	.word	0x080049cf

080041f4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	4613      	mov	r3, r2
 8004200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b20      	cmp	r3, #32
 800420c:	d112      	bne.n	8004234 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_UART_Receive_DMA+0x26>
 8004214:	88fb      	ldrh	r3, [r7, #6]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d101      	bne.n	800421e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e00b      	b.n	8004236 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004224:	88fb      	ldrh	r3, [r7, #6]
 8004226:	461a      	mov	r2, r3
 8004228:	68b9      	ldr	r1, [r7, #8]
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fcc0 	bl	8004bb0 <UART_Start_Receive_DMA>
 8004230:	4603      	mov	r3, r0
 8004232:	e000      	b.n	8004236 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004234:	2302      	movs	r3, #2
  }
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
	...

08004240 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b0ba      	sub	sp, #232	; 0xe8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800426c:	2300      	movs	r3, #0
 800426e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800427e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10f      	bne.n	80042a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800428a:	f003 0320 	and.w	r3, r3, #32
 800428e:	2b00      	cmp	r3, #0
 8004290:	d009      	beq.n	80042a6 <HAL_UART_IRQHandler+0x66>
 8004292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 fe24 	bl	8004eec <UART_Receive_IT>
      return;
 80042a4:	e25b      	b.n	800475e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 80de 	beq.w	800446c <HAL_UART_IRQHandler+0x22c>
 80042b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d106      	bne.n	80042ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	f000 80d1 	beq.w	800446c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <HAL_UART_IRQHandler+0xae>
 80042d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d005      	beq.n	80042ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f043 0201 	orr.w	r2, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00b      	beq.n	8004312 <HAL_UART_IRQHandler+0xd2>
 80042fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d005      	beq.n	8004312 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	f043 0202 	orr.w	r2, r3, #2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00b      	beq.n	8004336 <HAL_UART_IRQHandler+0xf6>
 800431e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	f043 0204 	orr.w	r2, r3, #4
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d011      	beq.n	8004366 <HAL_UART_IRQHandler+0x126>
 8004342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004346:	f003 0320 	and.w	r3, r3, #32
 800434a:	2b00      	cmp	r3, #0
 800434c:	d105      	bne.n	800435a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800434e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b00      	cmp	r3, #0
 8004358:	d005      	beq.n	8004366 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800435e:	f043 0208 	orr.w	r2, r3, #8
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 81f2 	beq.w	8004754 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004374:	f003 0320 	and.w	r3, r3, #32
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_UART_IRQHandler+0x14e>
 800437c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004380:	f003 0320 	and.w	r3, r3, #32
 8004384:	2b00      	cmp	r3, #0
 8004386:	d002      	beq.n	800438e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004388:	6878      	ldr	r0, [r7, #4]
 800438a:	f000 fdaf 	bl	8004eec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004398:	2b00      	cmp	r3, #0
 800439a:	bf14      	ite	ne
 800439c:	2301      	movne	r3, #1
 800439e:	2300      	moveq	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043aa:	f003 0308 	and.w	r3, r3, #8
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d103      	bne.n	80043ba <HAL_UART_IRQHandler+0x17a>
 80043b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d04f      	beq.n	800445a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 fcb9 	bl	8004d32 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d041      	beq.n	8004452 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3314      	adds	r3, #20
 80043d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80043dc:	e853 3f00 	ldrex	r3, [r3]
 80043e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80043e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80043e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	3314      	adds	r3, #20
 80043f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80043fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80043fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004406:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800440a:	e841 2300 	strex	r3, r2, [r1]
 800440e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004412:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1d9      	bne.n	80043ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d013      	beq.n	800444a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004426:	4a7e      	ldr	r2, [pc, #504]	; (8004620 <HAL_UART_IRQHandler+0x3e0>)
 8004428:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442e:	4618      	mov	r0, r3
 8004430:	f7fe faa2 	bl	8002978 <HAL_DMA_Abort_IT>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d016      	beq.n	8004468 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004444:	4610      	mov	r0, r2
 8004446:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004448:	e00e      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f99c 	bl	8004788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004450:	e00a      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f998 	bl	8004788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004458:	e006      	b.n	8004468 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f994 	bl	8004788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004466:	e175      	b.n	8004754 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004468:	bf00      	nop
    return;
 800446a:	e173      	b.n	8004754 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004470:	2b01      	cmp	r3, #1
 8004472:	f040 814f 	bne.w	8004714 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 8148 	beq.w	8004714 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8141 	beq.w	8004714 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004492:	2300      	movs	r3, #0
 8004494:	60bb      	str	r3, [r7, #8]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	60bb      	str	r3, [r7, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60bb      	str	r3, [r7, #8]
 80044a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 80b6 	beq.w	8004624 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80044c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f000 8145 	beq.w	8004758 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80044d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044d6:	429a      	cmp	r2, r3
 80044d8:	f080 813e 	bcs.w	8004758 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80044e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e8:	699b      	ldr	r3, [r3, #24]
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	f000 8088 	beq.w	8004600 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	330c      	adds	r3, #12
 80044f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044fe:	e853 3f00 	ldrex	r3, [r3]
 8004502:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004506:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800450a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800450e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	330c      	adds	r3, #12
 8004518:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800451c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004520:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004524:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004528:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800452c:	e841 2300 	strex	r3, r2, [r1]
 8004530:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004534:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1d9      	bne.n	80044f0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	3314      	adds	r3, #20
 8004542:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800454c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800454e:	f023 0301 	bic.w	r3, r3, #1
 8004552:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3314      	adds	r3, #20
 800455c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004560:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004564:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004566:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004568:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800456c:	e841 2300 	strex	r3, r2, [r1]
 8004570:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004572:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e1      	bne.n	800453c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	3314      	adds	r3, #20
 800457e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004580:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004582:	e853 3f00 	ldrex	r3, [r3]
 8004586:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004588:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800458a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800458e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3314      	adds	r3, #20
 8004598:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800459c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800459e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80045a2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80045a4:	e841 2300 	strex	r3, r2, [r1]
 80045a8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80045aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1e3      	bne.n	8004578 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2220      	movs	r2, #32
 80045b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	330c      	adds	r3, #12
 80045c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045c8:	e853 3f00 	ldrex	r3, [r3]
 80045cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80045ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045d0:	f023 0310 	bic.w	r3, r3, #16
 80045d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	330c      	adds	r3, #12
 80045de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80045e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80045e4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80045e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045ea:	e841 2300 	strex	r3, r2, [r1]
 80045ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80045f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e3      	bne.n	80045be <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fa:	4618      	mov	r0, r3
 80045fc:	f7fe f980 	bl	8002900 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800460e:	b29b      	uxth	r3, r3
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	b29b      	uxth	r3, r3
 8004614:	4619      	mov	r1, r3
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f8bf 	bl	800479a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800461c:	e09c      	b.n	8004758 <HAL_UART_IRQHandler+0x518>
 800461e:	bf00      	nop
 8004620:	08004df7 	.word	0x08004df7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800462c:	b29b      	uxth	r3, r3
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004638:	b29b      	uxth	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 808e 	beq.w	800475c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004640:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 8089 	beq.w	800475c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	330c      	adds	r3, #12
 8004650:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004654:	e853 3f00 	ldrex	r3, [r3]
 8004658:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800465a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004660:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	330c      	adds	r3, #12
 800466a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800466e:	647a      	str	r2, [r7, #68]	; 0x44
 8004670:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004672:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004674:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004676:	e841 2300 	strex	r3, r2, [r1]
 800467a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800467c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1e3      	bne.n	800464a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3314      	adds	r3, #20
 8004688:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468c:	e853 3f00 	ldrex	r3, [r3]
 8004690:	623b      	str	r3, [r7, #32]
   return(result);
 8004692:	6a3b      	ldr	r3, [r7, #32]
 8004694:	f023 0301 	bic.w	r3, r3, #1
 8004698:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3314      	adds	r3, #20
 80046a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80046a6:	633a      	str	r2, [r7, #48]	; 0x30
 80046a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e3      	bne.n	8004682 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	330c      	adds	r3, #12
 80046ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	e853 3f00 	ldrex	r3, [r3]
 80046d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0310 	bic.w	r3, r3, #16
 80046de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	330c      	adds	r3, #12
 80046e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80046ec:	61fa      	str	r2, [r7, #28]
 80046ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	69b9      	ldr	r1, [r7, #24]
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	e841 2300 	strex	r3, r2, [r1]
 80046f8:	617b      	str	r3, [r7, #20]
   return(result);
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1e3      	bne.n	80046c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2202      	movs	r2, #2
 8004704:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004706:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800470a:	4619      	mov	r1, r3
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f844 	bl	800479a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004712:	e023      	b.n	800475c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471c:	2b00      	cmp	r3, #0
 800471e:	d009      	beq.n	8004734 <HAL_UART_IRQHandler+0x4f4>
 8004720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004728:	2b00      	cmp	r3, #0
 800472a:	d003      	beq.n	8004734 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 fb76 	bl	8004e1e <UART_Transmit_IT>
    return;
 8004732:	e014      	b.n	800475e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00e      	beq.n	800475e <HAL_UART_IRQHandler+0x51e>
 8004740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004748:	2b00      	cmp	r3, #0
 800474a:	d008      	beq.n	800475e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 fbb5 	bl	8004ebc <UART_EndTransmit_IT>
    return;
 8004752:	e004      	b.n	800475e <HAL_UART_IRQHandler+0x51e>
    return;
 8004754:	bf00      	nop
 8004756:	e002      	b.n	800475e <HAL_UART_IRQHandler+0x51e>
      return;
 8004758:	bf00      	nop
 800475a:	e000      	b.n	800475e <HAL_UART_IRQHandler+0x51e>
      return;
 800475c:	bf00      	nop
  }
}
 800475e:	37e8      	adds	r7, #232	; 0xe8
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}

08004764 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr

08004776 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	bc80      	pop	{r7}
 8004798:	4770      	bx	lr

0800479a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	460b      	mov	r3, r1
 80047a4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bc80      	pop	{r7}
 80047ae:	4770      	bx	lr

080047b0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b090      	sub	sp, #64	; 0x40
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d137      	bne.n	800483c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80047cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ce:	2200      	movs	r2, #0
 80047d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80047d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3314      	adds	r3, #20
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	623b      	str	r3, [r7, #32]
   return(result);
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80047ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3314      	adds	r3, #20
 80047f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80047f2:	633a      	str	r2, [r7, #48]	; 0x30
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80047f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004806:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	330c      	adds	r3, #12
 800480c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	e853 3f00 	ldrex	r3, [r3]
 8004814:	60fb      	str	r3, [r7, #12]
   return(result);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800481c:	637b      	str	r3, [r7, #52]	; 0x34
 800481e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	330c      	adds	r3, #12
 8004824:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004826:	61fa      	str	r2, [r7, #28]
 8004828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	69b9      	ldr	r1, [r7, #24]
 800482c:	69fa      	ldr	r2, [r7, #28]
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	617b      	str	r3, [r7, #20]
   return(result);
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e5      	bne.n	8004806 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800483a:	e002      	b.n	8004842 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800483c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800483e:	f7fc fe69 	bl	8001514 <HAL_UART_TxCpltCallback>
}
 8004842:	bf00      	nop
 8004844:	3740      	adds	r7, #64	; 0x40
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f7ff ff83 	bl	8004764 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800485e:	bf00      	nop
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b09c      	sub	sp, #112	; 0x70
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b00      	cmp	r3, #0
 8004880:	d172      	bne.n	8004968 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004884:	2200      	movs	r2, #0
 8004886:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	330c      	adds	r3, #12
 800488e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004892:	e853 3f00 	ldrex	r3, [r3]
 8004896:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004898:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800489a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489e:	66bb      	str	r3, [r7, #104]	; 0x68
 80048a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	330c      	adds	r3, #12
 80048a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80048a8:	65ba      	str	r2, [r7, #88]	; 0x58
 80048aa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048b0:	e841 2300 	strex	r3, r2, [r1]
 80048b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1e5      	bne.n	8004888 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3314      	adds	r3, #20
 80048c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c6:	e853 3f00 	ldrex	r3, [r3]
 80048ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80048cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048ce:	f023 0301 	bic.w	r3, r3, #1
 80048d2:	667b      	str	r3, [r7, #100]	; 0x64
 80048d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	3314      	adds	r3, #20
 80048da:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80048dc:	647a      	str	r2, [r7, #68]	; 0x44
 80048de:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80048e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048e4:	e841 2300 	strex	r3, r2, [r1]
 80048e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80048ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1e5      	bne.n	80048bc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	3314      	adds	r3, #20
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fa:	e853 3f00 	ldrex	r3, [r3]
 80048fe:	623b      	str	r3, [r7, #32]
   return(result);
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004906:	663b      	str	r3, [r7, #96]	; 0x60
 8004908:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3314      	adds	r3, #20
 800490e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004910:	633a      	str	r2, [r7, #48]	; 0x30
 8004912:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004914:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004918:	e841 2300 	strex	r3, r2, [r1]
 800491c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800491e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1e5      	bne.n	80048f0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004924:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004926:	2220      	movs	r2, #32
 8004928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	2b01      	cmp	r3, #1
 8004932:	d119      	bne.n	8004968 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	330c      	adds	r3, #12
 800493a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	e853 3f00 	ldrex	r3, [r3]
 8004942:	60fb      	str	r3, [r7, #12]
   return(result);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f023 0310 	bic.w	r3, r3, #16
 800494a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800494c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	330c      	adds	r3, #12
 8004952:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004954:	61fa      	str	r2, [r7, #28]
 8004956:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004958:	69b9      	ldr	r1, [r7, #24]
 800495a:	69fa      	ldr	r2, [r7, #28]
 800495c:	e841 2300 	strex	r3, r2, [r1]
 8004960:	617b      	str	r3, [r7, #20]
   return(result);
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e5      	bne.n	8004934 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800496a:	2200      	movs	r2, #0
 800496c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800496e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	2b01      	cmp	r3, #1
 8004974:	d106      	bne.n	8004984 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004976:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004978:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800497a:	4619      	mov	r1, r3
 800497c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800497e:	f7ff ff0c 	bl	800479a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004982:	e002      	b.n	800498a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004984:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004986:	f7fc fdeb 	bl	8001560 <HAL_UART_RxCpltCallback>
}
 800498a:	bf00      	nop
 800498c:	3770      	adds	r7, #112	; 0x70
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}

08004992 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	b084      	sub	sp, #16
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2201      	movs	r2, #1
 80049a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d108      	bne.n	80049c0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049b2:	085b      	lsrs	r3, r3, #1
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	4619      	mov	r1, r3
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f7ff feee 	bl	800479a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049be:	e002      	b.n	80049c6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f7ff fed8 	bl	8004776 <HAL_UART_RxHalfCpltCallback>
}
 80049c6:	bf00      	nop
 80049c8:	3710      	adds	r7, #16
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b084      	sub	sp, #16
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	bf14      	ite	ne
 80049ee:	2301      	movne	r3, #1
 80049f0:	2300      	moveq	r3, #0
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b21      	cmp	r3, #33	; 0x21
 8004a00:	d108      	bne.n	8004a14 <UART_DMAError+0x46>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004a0e:	68b8      	ldr	r0, [r7, #8]
 8004a10:	f000 f968 	bl	8004ce4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bf14      	ite	ne
 8004a22:	2301      	movne	r3, #1
 8004a24:	2300      	moveq	r3, #0
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b22      	cmp	r3, #34	; 0x22
 8004a34:	d108      	bne.n	8004a48 <UART_DMAError+0x7a>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d005      	beq.n	8004a48 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004a42:	68b8      	ldr	r0, [r7, #8]
 8004a44:	f000 f975 	bl	8004d32 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4c:	f043 0210 	orr.w	r2, r3, #16
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a54:	68b8      	ldr	r0, [r7, #8]
 8004a56:	f7ff fe97 	bl	8004788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a5a:	bf00      	nop
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b090      	sub	sp, #64	; 0x40
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	60b9      	str	r1, [r7, #8]
 8004a6c:	603b      	str	r3, [r7, #0]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a72:	e050      	b.n	8004b16 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d04c      	beq.n	8004b16 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d007      	beq.n	8004a92 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a82:	f7fc fe63 	bl	800174c <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d241      	bcs.n	8004b16 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	330c      	adds	r3, #12
 8004a98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	330c      	adds	r3, #12
 8004ab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ab2:	637a      	str	r2, [r7, #52]	; 0x34
 8004ab4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004aba:	e841 2300 	strex	r3, r2, [r1]
 8004abe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1e5      	bne.n	8004a92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	3314      	adds	r3, #20
 8004acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	e853 3f00 	ldrex	r3, [r3]
 8004ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f023 0301 	bic.w	r3, r3, #1
 8004adc:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3314      	adds	r3, #20
 8004ae4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ae6:	623a      	str	r2, [r7, #32]
 8004ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aea:	69f9      	ldr	r1, [r7, #28]
 8004aec:	6a3a      	ldr	r2, [r7, #32]
 8004aee:	e841 2300 	strex	r3, r2, [r1]
 8004af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1e5      	bne.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e00f      	b.n	8004b36 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	bf0c      	ite	eq
 8004b26:	2301      	moveq	r3, #1
 8004b28:	2300      	movne	r3, #0
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d09f      	beq.n	8004a74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3740      	adds	r7, #64	; 0x40
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}

08004b3e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b085      	sub	sp, #20
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	60b9      	str	r1, [r7, #8]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	88fa      	ldrh	r2, [r7, #6]
 8004b56:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	88fa      	ldrh	r2, [r7, #6]
 8004b5c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2222      	movs	r2, #34	; 0x22
 8004b68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d007      	beq.n	8004b84 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	68da      	ldr	r2, [r3, #12]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b82:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695a      	ldr	r2, [r3, #20]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0220 	orr.w	r2, r2, #32
 8004ba2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bc80      	pop	{r7}
 8004bae:	4770      	bx	lr

08004bb0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b098      	sub	sp, #96	; 0x60
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004bbe:	68ba      	ldr	r2, [r7, #8]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	88fa      	ldrh	r2, [r7, #6]
 8004bc8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2222      	movs	r2, #34	; 0x22
 8004bd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bdc:	4a3e      	ldr	r2, [pc, #248]	; (8004cd8 <UART_Start_Receive_DMA+0x128>)
 8004bde:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be4:	4a3d      	ldr	r2, [pc, #244]	; (8004cdc <UART_Start_Receive_DMA+0x12c>)
 8004be6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bec:	4a3c      	ldr	r2, [pc, #240]	; (8004ce0 <UART_Start_Receive_DMA+0x130>)
 8004bee:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004bf8:	f107 0308 	add.w	r3, r7, #8
 8004bfc:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	3304      	adds	r3, #4
 8004c08:	4619      	mov	r1, r3
 8004c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	88fb      	ldrh	r3, [r7, #6]
 8004c10:	f7fd fe16 	bl	8002840 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004c14:	2300      	movs	r3, #0
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	613b      	str	r3, [r7, #16]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	613b      	str	r3, [r7, #16]
 8004c28:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d019      	beq.n	8004c66 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	330c      	adds	r3, #12
 8004c38:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c3c:	e853 3f00 	ldrex	r3, [r3]
 8004c40:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c48:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	330c      	adds	r3, #12
 8004c50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c52:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004c54:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004c58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004c60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1e5      	bne.n	8004c32 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	3314      	adds	r3, #20
 8004c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c70:	e853 3f00 	ldrex	r3, [r3]
 8004c74:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	657b      	str	r3, [r7, #84]	; 0x54
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	3314      	adds	r3, #20
 8004c84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004c86:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c88:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c8e:	e841 2300 	strex	r3, r2, [r1]
 8004c92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1e5      	bne.n	8004c66 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3314      	adds	r3, #20
 8004ca0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	e853 3f00 	ldrex	r3, [r3]
 8004ca8:	617b      	str	r3, [r7, #20]
   return(result);
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cb0:	653b      	str	r3, [r7, #80]	; 0x50
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3314      	adds	r3, #20
 8004cb8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004cba:	627a      	str	r2, [r7, #36]	; 0x24
 8004cbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbe:	6a39      	ldr	r1, [r7, #32]
 8004cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cc2:	e841 2300 	strex	r3, r2, [r1]
 8004cc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1e5      	bne.n	8004c9a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3760      	adds	r7, #96	; 0x60
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}
 8004cd8:	08004867 	.word	0x08004867
 8004cdc:	08004993 	.word	0x08004993
 8004ce0:	080049cf 	.word	0x080049cf

08004ce4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b089      	sub	sp, #36	; 0x24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	e853 3f00 	ldrex	r3, [r3]
 8004cfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004d02:	61fb      	str	r3, [r7, #28]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	330c      	adds	r3, #12
 8004d0a:	69fa      	ldr	r2, [r7, #28]
 8004d0c:	61ba      	str	r2, [r7, #24]
 8004d0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d10:	6979      	ldr	r1, [r7, #20]
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	e841 2300 	strex	r3, r2, [r1]
 8004d18:	613b      	str	r3, [r7, #16]
   return(result);
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1e5      	bne.n	8004cec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004d28:	bf00      	nop
 8004d2a:	3724      	adds	r7, #36	; 0x24
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr

08004d32 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b095      	sub	sp, #84	; 0x54
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	330c      	adds	r3, #12
 8004d40:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	330c      	adds	r3, #12
 8004d58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d5a:	643a      	str	r2, [r7, #64]	; 0x40
 8004d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e5      	bne.n	8004d3a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3314      	adds	r3, #20
 8004d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d76:	6a3b      	ldr	r3, [r7, #32]
 8004d78:	e853 3f00 	ldrex	r3, [r3]
 8004d7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	f023 0301 	bic.w	r3, r3, #1
 8004d84:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3314      	adds	r3, #20
 8004d8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d90:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e5      	bne.n	8004d6e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d119      	bne.n	8004dde <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	330c      	adds	r3, #12
 8004db0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	e853 3f00 	ldrex	r3, [r3]
 8004db8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f023 0310 	bic.w	r3, r3, #16
 8004dc0:	647b      	str	r3, [r7, #68]	; 0x44
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	330c      	adds	r3, #12
 8004dc8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004dca:	61ba      	str	r2, [r7, #24]
 8004dcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	6979      	ldr	r1, [r7, #20]
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	613b      	str	r3, [r7, #16]
   return(result);
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e5      	bne.n	8004daa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004dec:	bf00      	nop
 8004dee:	3754      	adds	r7, #84	; 0x54
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bc80      	pop	{r7}
 8004df4:	4770      	bx	lr

08004df6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b084      	sub	sp, #16
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e10:	68f8      	ldr	r0, [r7, #12]
 8004e12:	f7ff fcb9 	bl	8004788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e16:	bf00      	nop
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b085      	sub	sp, #20
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b21      	cmp	r3, #33	; 0x21
 8004e30:	d13e      	bne.n	8004eb0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e3a:	d114      	bne.n	8004e66 <UART_Transmit_IT+0x48>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d110      	bne.n	8004e66 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	881b      	ldrh	r3, [r3, #0]
 8004e4e:	461a      	mov	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	1c9a      	adds	r2, r3, #2
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	621a      	str	r2, [r3, #32]
 8004e64:	e008      	b.n	8004e78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	1c59      	adds	r1, r3, #1
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	6211      	str	r1, [r2, #32]
 8004e70:	781a      	ldrb	r2, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	4619      	mov	r1, r3
 8004e86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d10f      	bne.n	8004eac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68da      	ldr	r2, [r3, #12]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68da      	ldr	r2, [r3, #12]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eaa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004eac:	2300      	movs	r3, #0
 8004eae:	e000      	b.n	8004eb2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004eb0:	2302      	movs	r3, #2
  }
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68da      	ldr	r2, [r3, #12]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f7fc fb19 	bl	8001514 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08c      	sub	sp, #48	; 0x30
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b22      	cmp	r3, #34	; 0x22
 8004efe:	f040 80ae 	bne.w	800505e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f0a:	d117      	bne.n	8004f3c <UART_Receive_IT+0x50>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d113      	bne.n	8004f3c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f34:	1c9a      	adds	r2, r3, #2
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	629a      	str	r2, [r3, #40]	; 0x28
 8004f3a:	e026      	b.n	8004f8a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004f42:	2300      	movs	r3, #0
 8004f44:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f4e:	d007      	beq.n	8004f60 <UART_Receive_IT+0x74>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d10a      	bne.n	8004f6e <UART_Receive_IT+0x82>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d106      	bne.n	8004f6e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	b2da      	uxtb	r2, r3
 8004f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f6a:	701a      	strb	r2, [r3, #0]
 8004f6c:	e008      	b.n	8004f80 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f7a:	b2da      	uxtb	r2, r3
 8004f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	4619      	mov	r1, r3
 8004f98:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d15d      	bne.n	800505a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0220 	bic.w	r2, r2, #32
 8004fac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fbc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	695a      	ldr	r2, [r3, #20]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0201 	bic.w	r2, r2, #1
 8004fcc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d135      	bne.n	8005050 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	330c      	adds	r3, #12
 8004ff0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	e853 3f00 	ldrex	r3, [r3]
 8004ff8:	613b      	str	r3, [r7, #16]
   return(result);
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f023 0310 	bic.w	r3, r3, #16
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	330c      	adds	r3, #12
 8005008:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800500a:	623a      	str	r2, [r7, #32]
 800500c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500e:	69f9      	ldr	r1, [r7, #28]
 8005010:	6a3a      	ldr	r2, [r7, #32]
 8005012:	e841 2300 	strex	r3, r2, [r1]
 8005016:	61bb      	str	r3, [r7, #24]
   return(result);
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1e5      	bne.n	8004fea <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b10      	cmp	r3, #16
 800502a:	d10a      	bne.n	8005042 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	60fb      	str	r3, [r7, #12]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005046:	4619      	mov	r1, r3
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7ff fba6 	bl	800479a <HAL_UARTEx_RxEventCallback>
 800504e:	e002      	b.n	8005056 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7fc fa85 	bl	8001560 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005056:	2300      	movs	r3, #0
 8005058:	e002      	b.n	8005060 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800505a:	2300      	movs	r3, #0
 800505c:	e000      	b.n	8005060 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800505e:	2302      	movs	r3, #2
  }
}
 8005060:	4618      	mov	r0, r3
 8005062:	3730      	adds	r7, #48	; 0x30
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689a      	ldr	r2, [r3, #8]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80050a2:	f023 030c 	bic.w	r3, r3, #12
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6812      	ldr	r2, [r2, #0]
 80050aa:	68b9      	ldr	r1, [r7, #8]
 80050ac:	430b      	orrs	r3, r1
 80050ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699a      	ldr	r2, [r3, #24]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a2c      	ldr	r2, [pc, #176]	; (800517c <UART_SetConfig+0x114>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d103      	bne.n	80050d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050d0:	f7fe fef6 	bl	8003ec0 <HAL_RCC_GetPCLK2Freq>
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	e002      	b.n	80050de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80050d8:	f7fe fede 	bl	8003e98 <HAL_RCC_GetPCLK1Freq>
 80050dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4613      	mov	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	009a      	lsls	r2, r3, #2
 80050e8:	441a      	add	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f4:	4a22      	ldr	r2, [pc, #136]	; (8005180 <UART_SetConfig+0x118>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	0119      	lsls	r1, r3, #4
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009a      	lsls	r2, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	fbb2 f2f3 	udiv	r2, r2, r3
 8005114:	4b1a      	ldr	r3, [pc, #104]	; (8005180 <UART_SetConfig+0x118>)
 8005116:	fba3 0302 	umull	r0, r3, r3, r2
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	2064      	movs	r0, #100	; 0x64
 800511e:	fb00 f303 	mul.w	r3, r0, r3
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	3332      	adds	r3, #50	; 0x32
 8005128:	4a15      	ldr	r2, [pc, #84]	; (8005180 <UART_SetConfig+0x118>)
 800512a:	fba2 2303 	umull	r2, r3, r2, r3
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005134:	4419      	add	r1, r3
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	009a      	lsls	r2, r3, #2
 8005140:	441a      	add	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	fbb2 f2f3 	udiv	r2, r2, r3
 800514c:	4b0c      	ldr	r3, [pc, #48]	; (8005180 <UART_SetConfig+0x118>)
 800514e:	fba3 0302 	umull	r0, r3, r3, r2
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	2064      	movs	r0, #100	; 0x64
 8005156:	fb00 f303 	mul.w	r3, r0, r3
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	3332      	adds	r3, #50	; 0x32
 8005160:	4a07      	ldr	r2, [pc, #28]	; (8005180 <UART_SetConfig+0x118>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	f003 020f 	and.w	r2, r3, #15
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	440a      	add	r2, r1
 8005172:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005174:	bf00      	nop
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40013800 	.word	0x40013800
 8005180:	51eb851f 	.word	0x51eb851f

08005184 <memset>:
 8005184:	4603      	mov	r3, r0
 8005186:	4402      	add	r2, r0
 8005188:	4293      	cmp	r3, r2
 800518a:	d100      	bne.n	800518e <memset+0xa>
 800518c:	4770      	bx	lr
 800518e:	f803 1b01 	strb.w	r1, [r3], #1
 8005192:	e7f9      	b.n	8005188 <memset+0x4>

08005194 <__libc_init_array>:
 8005194:	b570      	push	{r4, r5, r6, lr}
 8005196:	2600      	movs	r6, #0
 8005198:	4d0c      	ldr	r5, [pc, #48]	; (80051cc <__libc_init_array+0x38>)
 800519a:	4c0d      	ldr	r4, [pc, #52]	; (80051d0 <__libc_init_array+0x3c>)
 800519c:	1b64      	subs	r4, r4, r5
 800519e:	10a4      	asrs	r4, r4, #2
 80051a0:	42a6      	cmp	r6, r4
 80051a2:	d109      	bne.n	80051b8 <__libc_init_array+0x24>
 80051a4:	f000 f81a 	bl	80051dc <_init>
 80051a8:	2600      	movs	r6, #0
 80051aa:	4d0a      	ldr	r5, [pc, #40]	; (80051d4 <__libc_init_array+0x40>)
 80051ac:	4c0a      	ldr	r4, [pc, #40]	; (80051d8 <__libc_init_array+0x44>)
 80051ae:	1b64      	subs	r4, r4, r5
 80051b0:	10a4      	asrs	r4, r4, #2
 80051b2:	42a6      	cmp	r6, r4
 80051b4:	d105      	bne.n	80051c2 <__libc_init_array+0x2e>
 80051b6:	bd70      	pop	{r4, r5, r6, pc}
 80051b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051bc:	4798      	blx	r3
 80051be:	3601      	adds	r6, #1
 80051c0:	e7ee      	b.n	80051a0 <__libc_init_array+0xc>
 80051c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c6:	4798      	blx	r3
 80051c8:	3601      	adds	r6, #1
 80051ca:	e7f2      	b.n	80051b2 <__libc_init_array+0x1e>
 80051cc:	08005248 	.word	0x08005248
 80051d0:	08005248 	.word	0x08005248
 80051d4:	08005248 	.word	0x08005248
 80051d8:	0800524c 	.word	0x0800524c

080051dc <_init>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	bf00      	nop
 80051e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e2:	bc08      	pop	{r3}
 80051e4:	469e      	mov	lr, r3
 80051e6:	4770      	bx	lr

080051e8 <_fini>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	bf00      	nop
 80051ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ee:	bc08      	pop	{r3}
 80051f0:	469e      	mov	lr, r3
 80051f2:	4770      	bx	lr
