TimeQuest Timing Analyzer report for ARM_System
Mon Jun 12 22:22:32 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 18. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_27'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 30. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 31. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 33. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 34. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 36. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_27'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ARM_System                                                     ;
; Device Family      ; Cyclone II                                                     ;
; Device Name        ; EP2C35F672C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_27                         ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 37.037 ; 27.0 MHz  ; 9.259 ; 27.777 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
+----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 65.33 MHz  ; 65.33 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 343.05 MHz ; 235.02 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 3.328  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 14.329 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 32.349 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 4.458 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 16.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 17.518 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.105      ; 6.001      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 6.017      ;
; 3.328 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.105      ; 6.001      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 5.962      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.978      ;
; 3.341 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 5.962      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 5.923      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.095      ; 5.939      ;
; 3.380 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 5.923      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.110      ; 5.943      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.126      ; 5.959      ;
; 3.391 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.110      ; 5.943      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.107      ; 5.929      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.123      ; 5.945      ;
; 3.402 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.107      ; 5.929      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.084      ; 5.904      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.100      ; 5.920      ;
; 3.404 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.084      ; 5.904      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.081      ; 5.890      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.097      ; 5.906      ;
; 3.415 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.081      ; 5.890      ;
; 3.427 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.137      ; 5.934      ;
; 3.427 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.121      ; 5.918      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.410     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.075     ; 13.407     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.691 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.118     ; 13.005     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 14.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.068     ; 12.840     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.041 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.638     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.044 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[7]   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.135     ; 12.635     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
; 15.139 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.120     ; 12.555     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                     ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; miniUART:UART|TxUnit:TxDev|TxD                                                ; miniUART:UART|TxUnit:TxDev|TxD                                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                          ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                          ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                          ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                          ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                           ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                           ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]                                                 ; TimerCounter:Timer|StatusR[0]                                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                         ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]                                                     ; GPIO:uGPIO|KEY_StatusR[2]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]                                                      ; GPIO:uGPIO|SW_StatusR[2]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]                                                      ; GPIO:uGPIO|SW_StatusR[3]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]                                                     ; GPIO:uGPIO|KEY_StatusR[3]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]                                                      ; GPIO:uGPIO|SW_StatusR[4]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]                                                      ; GPIO:uGPIO|SW_StatusR[5]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]                                                      ; GPIO:uGPIO|SW_StatusR[6]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]                                                      ; GPIO:uGPIO|SW_StatusR[7]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]                                                      ; GPIO:uGPIO|SW_StatusR[8]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]                                                      ; GPIO:uGPIO|SW_StatusR[9]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]                                                     ; GPIO:uGPIO|SW_StatusR[10]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]                                                     ; GPIO:uGPIO|SW_StatusR[11]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]                                                     ; GPIO:uGPIO|SW_StatusR[12]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                       ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]                                                     ; GPIO:uGPIO|SW_StatusR[13]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]                                                      ; GPIO:uGPIO|SW_StatusR[0]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[0]                                                        ; miniUART:UART|CSReg[0]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[2]                                                        ; miniUART:UART|CSReg[2]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|Start                                              ; miniUART:UART|RxUnit:RxDev|Start                                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                          ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                          ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                          ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                          ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[3]                                                        ; miniUART:UART|CSReg[3]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                            ; miniUART:UART|TxUnit:TxDev|TReg[7]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                       ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                       ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                       ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                       ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                             ; miniUART:UART|RxUnit:RxDev|tmpRxD                                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]                                                     ; GPIO:uGPIO|SW_StatusR[15]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]                                                     ; GPIO:uGPIO|SW_StatusR[16]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]                                                     ; GPIO:uGPIO|SW_StatusR[17]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]                                                      ; GPIO:uGPIO|SW_StatusR[1]                                                        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]                                                     ; GPIO:uGPIO|KEY_StatusR[1]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]                                                     ; GPIO:uGPIO|SW_StatusR[14]                                                       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                            ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; miniUART:UART|CSReg[1]                                                        ; miniUART:UART|CSReg[1]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1] ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw15|c_state.S6                                         ; GPIO:uGPIO|key_detect:sw15|c_state.S7                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw17|c_state.S6                                         ; GPIO:uGPIO|key_detect:sw17|c_state.S7                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                          ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                          ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw14|c_state.S10                                        ; GPIO:uGPIO|key_detect:sw14|c_state.S11                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; miniUART:UART|RxUnit:RxDev|ShtReg[4]                                          ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; miniUART:UART|RxUnit:RxDev|ShtReg[2]                                          ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                          ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw15|c_state.S0                                         ; GPIO:uGPIO|key_detect:sw15|c_state.S1                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw7|c_state.S13                                         ; GPIO:uGPIO|key_detect:sw7|c_state.S14                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                        ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                          ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                          ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                         ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                          ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw2|c_state.S12                                         ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                         ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                         ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                         ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw6|c_state.S4                                          ; GPIO:uGPIO|key_detect:sw6|c_state.S5                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw15|c_state.S5                                         ; GPIO:uGPIO|key_detect:sw15|c_state.S6                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                          ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                         ; GPIO:uGPIO|key_detect:sw11|c_state.S2                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                         ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                         ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                          ; miniUART:UART|RxUnit:RxDev|ShtReg[0]                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                        ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw17|c_state.S9                                         ; GPIO:uGPIO|key_detect:sw17|c_state.S10                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                          ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                          ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                          ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw14|c_state.S3                                         ; GPIO:uGPIO|key_detect:sw14|c_state.S4                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13]    ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw17|c_state.S13                                        ; GPIO:uGPIO|key_detect:sw17|c_state.S14                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw4|c_state.S11                                         ; GPIO:uGPIO|key_detect:sw4|c_state.S12                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                         ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw4|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw4|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                          ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                          ; GPIO:uGPIO|key_detect:sw7|c_state.S6                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
+-------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 2.843      ;
; 28.738 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.050      ; 1.244      ;
; 28.766 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.276      ;
; 28.774 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.284      ;
; 28.893 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[14]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.095      ; 1.444      ;
; 28.975 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.485      ;
; 29.001 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.511      ;
; 29.007 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 1.520      ;
; 29.010 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.520      ;
; 29.041 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.050      ; 1.547      ;
; 29.047 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.557      ;
; 29.061 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.059      ; 1.576      ;
; 29.063 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.044      ; 1.563      ;
; 29.063 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.050      ; 1.569      ;
; 29.064 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 1.574      ;
; 29.066 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.059      ; 1.581      ;
; 29.089 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.038      ; 1.583      ;
; 29.095 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.044      ; 1.595      ;
; 29.140 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.044      ; 1.640      ;
; 29.271 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.059      ; 1.786      ;
; 29.279 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 1.792      ;
; 29.295 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.059      ; 1.810      ;
; 29.304 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.041      ; 1.801      ;
; 29.306 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 1.819      ;
; 29.312 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.030      ; 1.798      ;
; 29.331 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.030      ; 1.817      ;
; 29.357 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.051      ; 1.864      ;
; 29.366 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.080      ; 1.902      ;
; 29.368 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.030      ; 1.854      ;
; 29.370 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[20]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.072      ; 1.898      ;
; 29.370 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.047      ; 1.873      ;
; 29.374 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.052      ; 1.882      ;
; 29.376 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.038      ; 1.870      ;
; 29.393 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.052      ; 1.901      ;
; 29.395 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.049      ; 1.900      ;
; 29.397 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.041      ; 1.894      ;
; 29.403 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.105      ; 1.964      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.006     ; 4.718      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.010     ; 4.714      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 4.713      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 4.713      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.023     ; 4.701      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.015     ; 4.709      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.018      ; 4.742      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 4.716      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemtoReg_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 4.713      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 4.720      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 4.716      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 4.716      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 4.716      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 4.716      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 4.713      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemtoReg_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 4.713      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.004      ; 4.728      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 4.720      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 4.720      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.004     ; 4.720      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.016     ; 4.708      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.015     ; 4.709      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.021     ; 4.703      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.010     ; 4.714      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.004      ; 4.728      ;
; 32.349 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.021     ; 4.703      ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 4.718      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 4.714      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 4.713      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 4.713      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.023     ; 4.701      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.709      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 4.742      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 4.716      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemtoReg_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 4.713      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 4.720      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 4.716      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 4.716      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 4.716      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 4.716      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 4.713      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemtoReg_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 4.713      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.728      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 4.720      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 4.720      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 4.720      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 4.708      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 4.709      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 4.703      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 4.714      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 4.728      ;
; 4.458 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.021     ; 4.703      ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 7.020 ; 7.020 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 6.637 ; 6.637 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 6.247 ; 6.247 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.522 ; 6.522 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 7.020 ; 7.020 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 7.333 ; 7.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 2.393 ; 2.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 2.457 ; 2.457 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.512 ; 2.512 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.964 ; 2.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 3.135 ; 3.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 3.356 ; 3.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.943 ; 2.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 2.396 ; 2.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.404 ; 2.404 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.907 ; 2.907 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.519 ; 2.519 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.687 ; 6.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 7.333 ; 7.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 7.178 ; 7.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 7.018 ; 7.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 7.315 ; 7.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.938 ; 8.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -5.784 ; -5.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -6.407 ; -6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -5.784 ; -5.784 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -6.272 ; -6.272 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -6.775 ; -6.775 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.855 ; -1.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.900 ; -1.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.207 ; -2.207 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -2.271 ; -2.271 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -2.573 ; -2.573 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.745 ; -2.745 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -2.933 ; -2.933 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.546 ; -2.546 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.389 ; -2.389 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.873 ; -1.873 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.855 ; -1.855 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -2.456 ; -2.456 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -2.300 ; -2.300 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -2.270 ; -2.270 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -6.327 ; -6.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -6.945 ; -6.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -6.781 ; -6.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -6.531 ; -6.531 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -6.802 ; -6.802 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -7.040 ; -7.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.834 ; 4.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.984 ; 4.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.778 ; 4.778 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.740 ; 4.740 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.732 ; 4.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.767 ; 4.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 6.136 ; 6.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 5.859 ; 5.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.136 ; 6.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.795 ; 4.795 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.781 ; 4.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.760 ; 5.760 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.714 ; 5.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 6.692 ; 6.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.692 ; 6.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.214 ; 5.214 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 6.026 ; 6.026 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.363 ; 5.363 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.117 ; 5.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.074 ; 6.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 6.660 ; 6.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.426 ; 6.426 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 6.660 ; 6.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.557 ; 5.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.895 ; 5.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 5.469 ; 5.469 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.651 ; 5.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 6.297 ; 6.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 4.788 ; 4.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.629 ; 5.629 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.722 ; 5.722 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.297 ; 6.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.048 ; 6.048 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.209 ; 5.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.513 ; 5.513 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.945 ; 3.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.945 ; 3.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.916 ; 3.916 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.940 ; 3.940 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.796 ; 3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.335 ; 4.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.642 ; 3.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 4.181 ; 4.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 4.187 ; 4.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.335 ; 4.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.185 ; 4.185 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 6.407 ; 6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 6.407 ; 6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.681 ; 5.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 4.939 ; 4.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.850 ; 5.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.236 ; 5.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 6.639 ; 6.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.191 ; 6.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.587 ; 6.587 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.639 ; 6.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.574 ; 6.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.452 ; 5.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 7.279 ; 7.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.239 ; 6.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.976 ; 5.976 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.279 ; 7.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.818 ; 6.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 5.938 ; 5.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.845 ; 6.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.753 ; 6.753 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.200 ; 5.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.194 ; 5.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.453 ; 5.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.476 ; 5.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.471 ; 5.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.451 ; 5.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 6.798 ; 6.798 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.732 ; 4.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.834 ; 4.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.984 ; 4.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.778 ; 4.778 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.740 ; 4.740 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.732 ; 4.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.767 ; 4.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.781 ; 4.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 5.859 ; 5.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.136 ; 6.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.795 ; 4.795 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.781 ; 4.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.760 ; 5.760 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.714 ; 5.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 5.117 ; 5.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.692 ; 6.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.214 ; 5.214 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 6.026 ; 6.026 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.363 ; 5.363 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.117 ; 5.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.074 ; 6.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.426 ; 6.426 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 6.660 ; 6.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.557 ; 5.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.895 ; 5.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 5.469 ; 5.469 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.651 ; 5.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 4.788 ; 4.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 4.788 ; 4.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.629 ; 5.629 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.722 ; 5.722 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.297 ; 6.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.048 ; 6.048 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.209 ; 5.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.513 ; 5.513 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.945 ; 3.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.916 ; 3.916 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.940 ; 3.940 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.796 ; 3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.642 ; 3.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 4.181 ; 4.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 4.187 ; 4.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.335 ; 4.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.185 ; 4.185 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 4.939 ; 4.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 6.407 ; 6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.681 ; 5.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 4.939 ; 4.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.850 ; 5.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.236 ; 5.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.191 ; 6.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.587 ; 6.587 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.639 ; 6.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.574 ; 6.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.452 ; 5.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.239 ; 6.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.976 ; 5.976 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.279 ; 7.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.818 ; 6.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 5.938 ; 5.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.845 ; 6.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.753 ; 6.753 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.200 ; 5.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.194 ; 5.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.453 ; 5.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.476 ; 5.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.471 ; 5.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.451 ; 5.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 6.798 ; 6.798 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 6.504  ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 20.755 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.318 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 34.448 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 2.469 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 16.391 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 17.518 ; 0.000         ;
; CLOCK_27                         ; 18.518 ; 0.000         ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.080      ; 2.834      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.836      ;
; 6.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.080      ; 2.834      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.075      ; 2.827      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.829      ;
; 6.506 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.075      ; 2.827      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.822      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.824      ;
; 6.513 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.822      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.080      ; 2.818      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.082      ; 2.820      ;
; 6.520 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.080      ; 2.818      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.075      ; 2.811      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.813      ;
; 6.522 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.075      ; 2.811      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.104      ; 2.835      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.106      ; 2.837      ;
; 6.527 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.104      ; 2.835      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 2.828      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.101      ; 2.830      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[23] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.099      ; 2.828      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.079      ; 2.808      ;
; 6.529 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 9.259        ; 0.077      ; 2.806      ;
+-------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.755 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register7|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.995      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.758 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register5|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.060     ; 6.992      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 20.937 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.097     ; 6.776      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register3|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.054     ; 6.667      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.523      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.098     ; 6.522      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.334 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.070     ; 6.406      ;
; 21.377 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.049     ; 6.384      ;
; 21.377 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.049     ; 6.384      ;
; 21.377 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.049     ; 6.384      ;
; 21.377 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[29]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 27.778       ; -0.049     ; 6.384      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; miniUART:UART|TxUnit:TxDev|TxD                                                    ; miniUART:UART|TxUnit:TxDev|TxD                                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[1]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]                                                     ; TimerCounter:Timer|StatusR[0]                                                     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]                                                         ; GPIO:uGPIO|KEY_StatusR[2]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]                                                          ; GPIO:uGPIO|SW_StatusR[2]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]                                                          ; GPIO:uGPIO|SW_StatusR[3]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]                                                         ; GPIO:uGPIO|KEY_StatusR[3]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]                                                          ; GPIO:uGPIO|SW_StatusR[4]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]                                                          ; GPIO:uGPIO|SW_StatusR[5]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]                                                          ; GPIO:uGPIO|SW_StatusR[6]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]                                                          ; GPIO:uGPIO|SW_StatusR[7]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]                                                          ; GPIO:uGPIO|SW_StatusR[8]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]                                                          ; GPIO:uGPIO|SW_StatusR[9]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]                                                         ; GPIO:uGPIO|SW_StatusR[10]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]                                                         ; GPIO:uGPIO|SW_StatusR[11]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]                                                         ; GPIO:uGPIO|SW_StatusR[12]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]                                                         ; GPIO:uGPIO|SW_StatusR[13]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]                                                          ; GPIO:uGPIO|SW_StatusR[0]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[0]                                                            ; miniUART:UART|CSReg[0]                                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[2]                                                            ; miniUART:UART|CSReg[2]                                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|Start                                                  ; miniUART:UART|RxUnit:RxDev|Start                                                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[3]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[3]                                                            ; miniUART:UART|CSReg[3]                                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]                                                         ; GPIO:uGPIO|SW_StatusR[15]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]                                                         ; GPIO:uGPIO|SW_StatusR[16]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]                                                         ; GPIO:uGPIO|SW_StatusR[17]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]                                                          ; GPIO:uGPIO|SW_StatusR[1]                                                          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]                                                         ; GPIO:uGPIO|KEY_StatusR[1]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]                                                         ; GPIO:uGPIO|SW_StatusR[14]                                                         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; miniUART:UART|CSReg[1]                                                            ; miniUART:UART|CSReg[1]                                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw17|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw17|c_state.S7                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; GPIO:uGPIO|key_detect:sw15|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S7                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S3                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; miniUART:UART|RxUnit:RxDev|ShtReg[2]                                              ; miniUART:UART|RxUnit:RxDev|ShtReg[1]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; miniUART:UART|RxUnit:RxDev|ShtReg[4]                                              ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw4|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw4|c_state.S14                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw7|c_state.S14                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw6|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw6|c_state.S10                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S9                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw14|c_state.S10                                            ; GPIO:uGPIO|key_detect:sw14|c_state.S11                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S5                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw7|c_state.S2                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw15|c_state.S0                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S1                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[17]       ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[1]         ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[1]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                              ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw5|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw5|c_state.S14                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw2|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S10                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw17|c_state.S9                                             ; GPIO:uGPIO|key_detect:sw17|c_state.S10                                            ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw4|c_state.S8                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw4|c_state.S4                                              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S4                                             ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]  ; TimerCounter:Timer|CompareR[8]                                                    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[21]       ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[23]       ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[19]       ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_read2_E|regout[8]        ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[18] ; TimerCounter:Timer|CompareR[18]                                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[16] ; TimerCounter:Timer|CompareR[16]                                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25] ; TimerCounter:Timer|CompareR[25]                                                   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.438      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 28.201 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 0.618      ;
; 28.216 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.061      ; 0.637      ;
; 28.221 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.061      ; 0.642      ;
; 28.249 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[14]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.087      ; 0.696      ;
; 28.305 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.061      ; 0.726      ;
; 28.316 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.063      ; 0.739      ;
; 28.323 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.060      ; 0.743      ;
; 28.330 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.060      ; 0.750      ;
; 28.331 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 0.748      ;
; 28.346 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.065      ; 0.771      ;
; 28.351 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.052      ; 0.763      ;
; 28.351 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.057      ; 0.768      ;
; 28.355 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.065      ; 0.780      ;
; 28.356 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.061      ; 0.777      ;
; 28.362 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.060      ; 0.782      ;
; 28.372 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.046      ; 0.778      ;
; 28.376 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.052      ; 0.788      ;
; 28.406 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.052      ; 0.818      ;
; 28.442 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.065      ; 0.867      ;
; 28.443 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.063      ; 0.866      ;
; 28.448 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.065      ; 0.873      ;
; 28.464 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.049      ; 0.873      ;
; 28.465 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.076      ; 0.901      ;
; 28.465 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.063      ; 0.888      ;
; 28.473 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.098      ; 0.931      ;
; 28.479 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.039      ; 0.878      ;
; 28.480 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[27]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.104      ; 0.944      ;
; 28.489 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.058      ; 0.907      ;
; 28.490 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[5]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.099      ; 0.949      ;
; 28.491 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.039      ; 0.890      ;
; 28.499 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[12]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.103      ; 0.962      ;
; 28.504 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[20]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.069      ; 0.933      ;
; 28.504 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.054      ; 0.918      ;
; 28.505 ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.059      ; 0.924      ;
; 28.507 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[3]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.101      ; 0.968      ;
; 28.508 ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -27.778      ; 0.071      ; 0.939      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.002     ; 2.619      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.013     ; 2.608      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.007     ; 2.614      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 2.613      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.013     ; 2.608      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.013     ; 2.608      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.013     ; 2.608      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 2.613      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.019     ; 2.602      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.012     ; 2.609      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.012     ; 2.609      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.012     ; 2.609      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.011     ; 2.610      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.018      ; 2.639      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 2.618      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemtoReg_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 2.613      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.002     ; 2.619      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 2.618      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 2.618      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 2.618      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.003     ; 2.618      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 2.613      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemtoReg_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.008     ; 2.613      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.005      ; 2.626      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.002     ; 2.619      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.002     ; 2.619      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.002     ; 2.619      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.013     ; 2.608      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.012     ; 2.609      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.018     ; 2.603      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.007     ; 2.614      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; 0.005      ; 2.626      ;
; 34.448 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 37.037       ; -0.018     ; 2.603      ;
+--------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.619      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.608      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[3]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.614      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc1_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.613      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.608      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.608      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.608      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_InstOp_E|regout[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.613      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 2.602      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.609      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.609      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.609      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_5bit:reg_shmt5_E|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 2.610      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_MemtoReg_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 2.639      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_1bit:reg_RegWrite_W|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.618      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemtoReg_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.613      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_RegWrite_M|regout ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.619      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.618      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.618      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.618      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register_4bit:reg_WA3_W|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 2.618      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_PCSrc_E|regout      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.613      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemtoReg_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.613      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.626      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.619      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.619      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_4bit:reg_WA3_M|regout[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.619      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_RegWrite_E|regout   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 2.608      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[3]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 2.609      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[0]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.603      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|register_4bit:NZCVRegister|regout[1]                           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 2.614      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[1]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.626      ;
; 2.469 ; reset_ff  ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_WA3_E|regout[2]     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 2.603      ;
+-------+-----------+-----------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ;
; 16.391 ; 18.518       ; 2.127          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[1] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[2] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|KEY_StatusR[3] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[0]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[10]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[11]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[12]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[13]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[14]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[15]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[16]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[17]     ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[1]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[2]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[3]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[4]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[5]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[6]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[7]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[8]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|LEDR_R[9]      ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[0]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[10] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[11] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[12] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[13] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[14] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[15] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[16] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[17] ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[1]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[2]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[3]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[4]  ;
; 17.518 ; 18.518       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[5]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 4.160 ; 4.160 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 3.968 ; 3.968 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 3.743 ; 3.743 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 3.876 ; 3.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 4.160 ; 4.160 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 4.296 ; 4.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 1.351 ; 1.351 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 1.384 ; 1.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 1.411 ; 1.411 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 1.701 ; 1.701 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 1.753 ; 1.753 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 1.839 ; 1.839 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 1.620 ; 1.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 1.451 ; 1.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 1.359 ; 1.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 1.346 ; 1.346 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 1.617 ; 1.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 1.442 ; 1.442 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 1.429 ; 1.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 3.965 ; 3.965 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 4.296 ; 4.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 4.231 ; 4.231 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 4.117 ; 4.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 4.293 ; 4.293 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 4.999 ; 4.999 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.494 ; -3.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -3.848 ; -3.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.494 ; -3.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.739 ; -3.739 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.029 ; -4.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.077 ; -1.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.095 ; -1.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.247 ; -1.247 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.280 ; -1.280 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.506 ; -1.506 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.560 ; -1.560 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.639 ; -1.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.427 ; -1.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.321 ; -1.321 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.090 ; -1.090 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.077 ; -1.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.350 ; -1.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.302 ; -1.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.291 ; -1.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -3.781 ; -3.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -4.113 ; -4.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -4.041 ; -4.041 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.869 ; -3.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -4.040 ; -4.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -4.164 ; -4.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.510 ; 2.510 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.448 ; 2.448 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.482 ; 2.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.510 ; 2.510 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.402 ; 2.402 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.370 ; 2.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.863 ; 2.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.369 ; 2.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.780 ; 2.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.817 ; 2.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.659 ; 2.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.901 ; 2.901 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.539 ; 2.539 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.992 ; 2.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 3.233 ; 3.233 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.147 ; 3.147 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 3.233 ; 3.233 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.730 ; 2.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.822 ; 2.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 3.180 ; 3.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.380 ; 2.380 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.765 ; 2.765 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.180 ; 3.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.067 ; 3.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.702 ; 2.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 1.962 ; 1.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.962 ; 1.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.881 ; 1.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.098 ; 2.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 3.257 ; 3.257 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 3.257 ; 3.257 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.656 ; 2.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.808 ; 2.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.832 ; 2.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.607 ; 2.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.718 ; 2.718 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.121 ; 3.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.250 ; 3.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.260 ; 3.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.225 ; 3.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 3.634 ; 3.634 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.047 ; 3.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.361 ; 3.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.634 ; 3.634 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.355 ; 3.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.369 ; 3.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.339 ; 3.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.694 ; 2.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.593 ; 2.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.617 ; 2.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.604 ; 2.604 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.737 ; 2.737 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.747 ; 2.747 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.735 ; 2.735 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.284 ; 3.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.370 ; 2.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.448 ; 2.448 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.482 ; 2.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.510 ; 2.510 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.402 ; 2.402 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.370 ; 2.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.863 ; 2.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.369 ; 2.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.780 ; 2.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.817 ; 2.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.539 ; 2.539 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.659 ; 2.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.901 ; 2.901 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.539 ; 2.539 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.992 ; 2.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.147 ; 3.147 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 3.233 ; 3.233 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.730 ; 2.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.822 ; 2.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.380 ; 2.380 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.380 ; 2.380 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.765 ; 2.765 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.180 ; 3.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.067 ; 3.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.702 ; 2.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.962 ; 1.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.881 ; 1.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.098 ; 2.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 3.257 ; 3.257 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.656 ; 2.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.808 ; 2.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.832 ; 2.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.607 ; 2.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.718 ; 2.718 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.121 ; 3.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.250 ; 3.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.260 ; 3.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.225 ; 3.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.047 ; 3.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.361 ; 3.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.634 ; 3.634 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.355 ; 3.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.369 ; 3.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.339 ; 3.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.694 ; 2.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.593 ; 2.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.617 ; 2.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.604 ; 2.604 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.737 ; 2.737 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.747 ; 2.747 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.735 ; 2.735 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.284 ; 3.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 3.328  ; 0.215 ; 32.349   ; 2.469   ; 16.391              ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  pll0|altpll_component|pll|clk[0] ; 14.329 ; 0.215 ; 32.349   ; 2.469   ; 17.518              ;
;  pll0|altpll_component|pll|clk[1] ; 3.328  ; 2.318 ; N/A      ; N/A     ; 16.391              ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 7.020 ; 7.020 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 6.637 ; 6.637 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 6.247 ; 6.247 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 6.522 ; 6.522 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 7.020 ; 7.020 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 7.333 ; 7.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 2.393 ; 2.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 2.457 ; 2.457 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 2.512 ; 2.512 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 2.964 ; 2.964 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 3.135 ; 3.135 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 3.356 ; 3.356 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 2.943 ; 2.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 2.657 ; 2.657 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 2.396 ; 2.396 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 2.404 ; 2.404 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 2.907 ; 2.907 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 2.553 ; 2.553 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 2.519 ; 2.519 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 6.687 ; 6.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 7.333 ; 7.333 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 7.178 ; 7.178 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 7.018 ; 7.018 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 7.315 ; 7.315 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 8.938 ; 8.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -3.494 ; -3.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -3.848 ; -3.848 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -3.494 ; -3.494 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.739 ; -3.739 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.029 ; -4.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -1.077 ; -1.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -1.095 ; -1.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -1.247 ; -1.247 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -1.280 ; -1.280 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -1.506 ; -1.506 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -1.560 ; -1.560 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -1.639 ; -1.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -1.427 ; -1.427 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -1.321 ; -1.321 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -1.090 ; -1.090 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -1.077 ; -1.077 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -1.350 ; -1.350 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -1.302 ; -1.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -1.291 ; -1.291 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -3.781 ; -3.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -4.113 ; -4.113 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -4.041 ; -4.041 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -3.869 ; -3.869 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -4.040 ; -4.040 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -4.164 ; -4.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.834 ; 4.834 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.984 ; 4.984 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.022 ; 5.022 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.778 ; 4.778 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.740 ; 4.740 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.732 ; 4.732 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.767 ; 4.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 6.136 ; 6.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 5.859 ; 5.859 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.136 ; 6.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.795 ; 4.795 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.781 ; 4.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.760 ; 5.760 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 5.714 ; 5.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 5.808 ; 5.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 6.692 ; 6.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.692 ; 6.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.214 ; 5.214 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 6.026 ; 6.026 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 5.363 ; 5.363 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 6.017 ; 6.017 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.117 ; 5.117 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.074 ; 6.074 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 6.660 ; 6.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.426 ; 6.426 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 6.660 ; 6.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 5.557 ; 5.557 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 5.895 ; 5.895 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 5.384 ; 5.384 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 5.469 ; 5.469 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 5.651 ; 5.651 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 6.297 ; 6.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 4.788 ; 4.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.629 ; 5.629 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 5.722 ; 5.722 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.297 ; 6.297 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.048 ; 6.048 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 5.209 ; 5.209 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 5.513 ; 5.513 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.945 ; 3.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.945 ; 3.945 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 3.921 ; 3.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 3.916 ; 3.916 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.940 ; 3.940 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.930 ; 3.930 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.796 ; 3.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.335 ; 4.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 3.639 ; 3.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.642 ; 3.642 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 4.181 ; 4.181 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 4.187 ; 4.187 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.335 ; 4.335 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.185 ; 4.185 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 6.407 ; 6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 6.407 ; 6.407 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 5.301 ; 5.301 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.681 ; 5.681 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 4.939 ; 4.939 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 5.850 ; 5.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 5.236 ; 5.236 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 6.639 ; 6.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.254 ; 5.254 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 6.191 ; 6.191 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 6.489 ; 6.489 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.115 ; 6.115 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 6.587 ; 6.587 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 6.639 ; 6.639 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 6.614 ; 6.614 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 6.574 ; 6.574 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.452 ; 5.452 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 7.279 ; 7.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.239 ; 6.239 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.976 ; 5.976 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.832 ; 6.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.279 ; 7.279 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.818 ; 6.818 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 5.938 ; 5.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 6.845 ; 6.845 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 6.753 ; 6.753 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 5.393 ; 5.393 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.228 ; 5.228 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.200 ; 5.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.194 ; 5.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.453 ; 5.453 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 5.476 ; 5.476 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.471 ; 5.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.451 ; 5.451 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 6.798 ; 6.798 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.370 ; 2.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.448 ; 2.448 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 2.482 ; 2.482 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.510 ; 2.510 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.402 ; 2.402 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.379 ; 2.379 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 2.370 ; 2.370 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 2.395 ; 2.395 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.863 ; 2.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 2.983 ; 2.983 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.369 ; 2.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.364 ; 2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.780 ; 2.780 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 2.817 ; 2.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.539 ; 2.539 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.303 ; 3.303 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 2.659 ; 2.659 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 2.901 ; 2.901 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.539 ; 2.539 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 2.992 ; 2.992 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.147 ; 3.147 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 3.233 ; 3.233 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 2.919 ; 2.919 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 2.728 ; 2.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.730 ; 2.730 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 2.822 ; 2.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.380 ; 2.380 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 2.380 ; 2.380 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.736 ; 2.736 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 2.765 ; 2.765 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.180 ; 3.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.067 ; 3.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 2.580 ; 2.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 2.702 ; 2.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 1.962 ; 1.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 1.934 ; 1.934 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 1.932 ; 1.932 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 1.954 ; 1.954 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 1.938 ; 1.938 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 1.881 ; 1.881 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 1.816 ; 1.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.095 ; 2.095 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.098 ; 2.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 2.164 ; 2.164 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.085 ; 2.085 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 3.257 ; 3.257 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 2.656 ; 2.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.808 ; 2.808 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.466 ; 2.466 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 2.832 ; 2.832 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 2.620 ; 2.620 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 2.607 ; 2.607 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.718 ; 2.718 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 3.121 ; 3.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 3.250 ; 3.250 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.083 ; 3.083 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.260 ; 3.260 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 3.288 ; 3.288 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 3.268 ; 3.268 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 3.225 ; 3.225 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.714 ; 2.714 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.136 ; 3.136 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 3.047 ; 3.047 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.361 ; 3.361 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.634 ; 3.634 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.355 ; 3.355 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.052 ; 3.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 3.369 ; 3.369 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.339 ; 3.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.502 ; 2.502 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 2.694 ; 2.694 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 2.593 ; 2.593 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.617 ; 2.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.605 ; 2.605 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.604 ; 2.604 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.737 ; 2.737 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 2.750 ; 2.750 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.747 ; 2.747 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.735 ; 2.735 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 3.284 ; 3.284 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 142449   ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 6496     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4656     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 142449   ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 6496     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 4656     ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 33       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 33       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 12 22:22:30 2023
Info: Command: quartus_sta ARM_System -c ARM_System
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 3.328
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.328         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    14.329         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.645         0.000 pll0|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 32.349
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    32.349         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 4.458
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.458         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    17.518         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 84 output pins without output pin load capacitance assignment
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 6.504
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.504         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    20.755         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     2.318         0.000 pll0|altpll_component|pll|clk[1] 
Info: Worst-case recovery slack is 34.448
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    34.448         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case removal slack is 2.469
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.469         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case minimum pulse width slack is 16.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    16.391         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    17.518         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    18.518         0.000 CLOCK_27 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Mon Jun 12 22:22:32 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


