[Inputs]
clk1
pmt_input
dds_logic_fifo_rd_clk
dds_logic_fifo_rd_en
=hi_in[7:0]=
=logic_in[3:0]=
[Outputs]
hi_muxsel
i2c_sda
i2c_scl
dds_logic_fifo_empty
dds_logic_ram_reset
dds_logic_step_to_next_value
dds_logic_reset_dds_chip
=hi_out[1:0]=
=logic_out[31:0]=
=led[7:0]=
=dds_logic_data_out[15:0]=
=dds_logic_address[2:0]=
[BiDir]
hi_aa
=hi_inout[15:0]=
