Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:46:09 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'vram_2_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of vram_2_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:46:06 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'vector_ram_diffPorts_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of vector_ram_diffPorts_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:46:04 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'vector_ram_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of vector_ram_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:46:00 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'prog_ROM_blk_mem_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of prog_ROM_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'prog_ROM_blk_mem_gen_0_0'.


-Upgrade has removed interface 'BRAM_PORTB'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:45:57 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'prog_RAM_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of prog_RAM_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:45:54 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mathBoxROM_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of mathBoxROM_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:45:51 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'fbRAM_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of fbRAM_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 08:45:48 2020
| Host         : DESKTOP-BAT3C69 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'bramDualPort_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of bramDualPort_blk_mem_gen_0_0 from xilinx.com:ip:blk_mem_gen:8.2 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)

