Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 10 18:36:59 2019
| Host         : LAPTOP-H1EJ96B1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_Output_Disp_control_sets_placed.rpt
| Design       : HDMI_Output_Disp
| Device       : xc7s25
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            1 |
|     11 |            2 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           36 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              53 |           19 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |      Enable Signal     |                                   Set/Reset Signal                                   | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------+--------------------------------------------------------------------------------------+------------------+----------------+
|  video_pll_inst/inst/clk_out1 |                        | hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  video_pll_inst/inst/clk_out1 |                        | hdmi_disp_inst/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  video_pll_inst/inst/clk_out1 |                        | hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  video_pll_inst/inst/clk_out1 |                        | color_bar_inst/h_cnt[11]_i_1_n_0                                                     |                3 |             11 |
|  video_pll_inst/inst/clk_out1 | color_bar_inst/v_cnt_0 | color_bar_inst/v_cnt[11]_i_1_n_0                                                     |                3 |             11 |
|  video_pll_inst/inst/clk_out1 | color_bar_inst/p_0_in  |                                                                                      |                4 |             12 |
|  video_pll_inst/inst/clk_out1 |                        | hdmi_disp_inst/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               13 |             32 |
|  video_pll_inst/inst/clk_out1 |                        |                                                                                      |               36 |             97 |
+-------------------------------+------------------------+--------------------------------------------------------------------------------------+------------------+----------------+


