// Seed: 2255404767
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd49
) (
    input supply1 _id_0,
    output tri1 id_1
);
  assign id_1 = {id_0, -1};
  module_0 modCall_1 (
      id_1,
      id_1
  );
  reg id_3[id_0 : -1];
  always @(-1'b0)
    @(posedge id_3) begin : LABEL_0
      id_3 <= (1'h0 ^ id_3 ^ 1);
    end
endmodule
module module_2;
  wire id_1;
  assign module_3.id_5 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri0 id_5;
  input wire id_4;
  input wire id_3;
  inout reg id_2;
  input wire id_1;
  always begin : LABEL_0
    @({1, id_1, -1} == -1 or posedge id_1 - 1)
    if (1) begin : LABEL_1
      id_2 = id_3;
    end
  end
  assign id_5 = -1;
  module_2 modCall_1 ();
endmodule
