// Seed: 1667146550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_10;
  assign id_4 = id_2[1'b0];
  assign id_5 = 1;
  wire id_12;
  assign id_12 = ~id_8;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wand id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  logic [7:0] id_10;
  supply0 id_11 = id_10[1];
  id_12(
      .id_0(1), .id_1(1), .id_2(id_9), .id_3(1), .id_4((1)), .id_5('b0), .id_6(1'b0)
  );
  wire id_13;
  assign id_5 = id_11;
  wire id_14;
  tri  id_15 = id_0 ^ id_1;
  wor  id_16 = 1, id_17;
  module_0 modCall_1 (
      id_13,
      id_10,
      id_13,
      id_16,
      id_15,
      id_14,
      id_8,
      id_9,
      id_16,
      id_15,
      id_9
  );
  wire id_18;
endmodule
