static int F_1 ( void )\r\n{\r\nT_1 V_1 = 0 ;\r\nT_2 V_2 ;\r\nV_2 = V_3 + 0x1 ;\r\nF_2 ( V_4 , V_2 , 0 ) ;\r\nV_1 = F_3 ( V_3 + 0x8 ) ;\r\nV_2 = V_3 + 0x0 ;\r\nF_2 ( V_4 , V_2 , 0 ) ;\r\nreturn V_5 [ ( V_1 >> 5 ) & 7 ] . V_6 ;\r\n}\r\nstatic void F_4 ( unsigned int V_7 )\r\n{\r\nunsigned long V_8 = 0 , V_1 = 0 ;\r\nunsigned long V_2 ;\r\nstruct V_9 V_10 ;\r\nif ( V_5 [ V_7 ] . V_6 > V_11 ) {\r\nF_5 (KERN_ERR PFX L_1 ) ;\r\nreturn;\r\n}\r\nV_10 . V_12 = V_13 * F_1 () ;\r\nV_10 . V_14 = V_13 * V_5 [ V_7 ] . V_6 ;\r\nV_10 . V_15 = 0 ;\r\nF_6 ( & V_10 , V_16 ) ;\r\nV_8 = ( 1 << 12 ) | ( 1 << 10 ) | ( 1 << 9 ) | ( V_7 << 5 ) ;\r\nV_2 = V_3 + 0x1 ;\r\nF_2 ( V_4 , V_2 , 0 ) ;\r\nV_1 = F_3 ( V_3 + 0x8 ) ;\r\nV_1 = V_1 & 0xf ;\r\nV_8 = V_8 | V_1 ;\r\nF_7 ( V_8 , ( V_3 + 0x8 ) ) ;\r\nV_2 = V_3 + 0x0 ;\r\nF_2 ( V_4 , V_2 , 0 ) ;\r\nF_6 ( & V_10 , V_17 ) ;\r\nreturn;\r\n}\r\nstatic int F_8 ( struct V_18 * V_19 )\r\n{\r\nreturn F_9 ( V_19 , & V_5 [ 0 ] ) ;\r\n}\r\nstatic int F_10 ( struct V_18 * V_19 ,\r\nunsigned int V_20 ,\r\nunsigned int V_21 )\r\n{\r\nunsigned int V_22 = 0 ;\r\nif ( F_11 ( V_19 , & V_5 [ 0 ] ,\r\nV_20 , V_21 , & V_22 ) )\r\nreturn - V_23 ;\r\nF_4 ( V_22 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( struct V_18 * V_19 )\r\n{\r\nunsigned int V_24 , V_25 ;\r\nint V_26 ;\r\nif ( V_19 -> V_15 != 0 )\r\nreturn - V_27 ;\r\nV_11 = F_1 () ;\r\nV_13 = V_28 / V_11 ;\r\nfor ( V_24 = 0 ; ( V_5 [ V_24 ] . V_29 != V_30 ) ; V_24 ++ ) {\r\nV_25 = V_5 [ V_24 ] . V_6 ;\r\nif ( V_25 > V_11 )\r\nV_5 [ V_24 ] . V_29 = V_31 ;\r\nelse\r\nV_5 [ V_24 ] . V_29 = V_13 * V_25 ;\r\n}\r\nV_19 -> V_32 . V_33 = 200000 ;\r\nV_19 -> V_34 = V_13 * V_11 ;\r\nV_26 = F_13 ( V_19 , V_5 ) ;\r\nif ( V_26 )\r\nreturn V_26 ;\r\nF_14 ( V_5 , V_19 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( struct V_18 * V_19 )\r\n{\r\nunsigned int V_24 ;\r\nfor ( V_24 = 0 ; V_24 < 8 ; V_24 ++ ) {\r\nif ( V_24 == V_11 )\r\nF_4 ( V_24 ) ;\r\n}\r\nF_16 ( V_19 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_17 ( unsigned int V_15 )\r\n{\r\nunsigned int V_35 ;\r\nV_35 = ( V_13 * F_1 () ) ;\r\nreturn V_35 ;\r\n}\r\nstatic int T_3 F_18 ( void )\r\n{\r\nstruct V_36 * V_37 = & F_19 ( 0 ) ;\r\nif ( ( V_37 -> V_38 != V_39 ) || ( V_37 -> V_40 != 5 ) ||\r\n( ( V_37 -> V_41 != 12 ) && ( V_37 -> V_41 != 13 ) ) )\r\nreturn - V_27 ;\r\nif ( ! F_20 ( V_3 , 16 , L_2 ) ) {\r\nF_5 (KERN_INFO PFX L_3 ) ;\r\nreturn - V_42 ;\r\n}\r\nif ( F_21 ( & V_43 ) ) {\r\nF_22 ( V_3 , 16 ) ;\r\nreturn - V_23 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_23 ( void )\r\n{\r\nF_24 ( & V_43 ) ;\r\nF_22 ( V_3 , 16 ) ;\r\n}
