$date
	Sun Oct 23 02:10:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#819574
b11000 &
b11000 %
1$
b11000 !
1"
#819575
0"
#819578
b1100 &
b1100 %
#819582
b110 &
b110 %
#819586
b11 &
b11 %
#819590
b1010 &
b1010 %
#819594
b101 &
b101 %
#819598
b10000 &
b10000 %
#819602
b1000 &
b1000 %
#819606
b100 &
b100 %
#819610
b10 &
b10 %
#819614
b1 &
1#
b1 %
#819618
b0 &
b0 %
0#
0$
#1733983
b10001 !
1"
#1733986
b10001 &
b10001 %
1$
#1733987
0"
#1733990
b110100 &
b110100 %
#1733994
b11010 &
b11010 %
#1733998
b1101 &
b1101 %
#1734002
b101000 &
b101000 %
#1734006
b10100 &
b10100 %
#1734010
b1010 &
b1010 %
#1734014
b101 &
b101 %
#1734018
b10000 &
b10000 %
#1734022
b1000 &
b1000 %
#1734026
b100 &
b100 %
#1734030
b10 &
b10 %
#1734034
b1 &
b1 %
1#
#1734038
b0 &
0#
b0 %
0$
#2748830
b101 &
b101 %
1$
b101 !
1"
#2748831
0"
#2748834
b10000 &
b10000 %
#2748838
b1000 &
b1000 %
#2748842
b100 &
b100 %
#2748846
b10 &
b10 %
#2748850
b1 &
b1 %
1#
#2748854
b0 &
0#
b0 %
0$
#4500012
