{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525196312313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525196312317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 12:38:32 2018 " "Processing started: Tue May 01 12:38:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525196312317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525196312317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525196312317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525196312937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_handler " "Found entity 1: score_handler" {  } { { "score_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/score_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverlut.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverlut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverlut " "Found entity 1: gameoverlut" {  } { { "gameoverlut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/gameoverlut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525196322861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 4 4 " "Found 4 design units, including 4 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322865 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322865 ""} { "Info" "ISGN_ENTITY_NAME" "3 wgt_mean " "Found entity 3: wgt_mean" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322865 ""} { "Info" "ISGN_ENTITY_NAME" "4 ray_lut " "Found entity 4: ray_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ang_lut " "Found entity 1: ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count count ps2_mouse_controller.sv(16) " "Verilog HDL Declaration information at ps2_mouse_controller.sv(16): object \"Count\" differs only in case from object \"count\" in the same scope" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525196322870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count_n count_n ps2_mouse_controller.sv(16) " "Verilog HDL Declaration information at ps2_mouse_controller.sv(16): object \"Count_n\" differs only in case from object \"count_n\" in the same scope" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525196322870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse_controller " "Found entity 1: ps2_mouse_controller" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 6 6 " "Found 6 design units, including 6 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot_product_scale " "Found entity 4: dot_product_scale" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""} { "Info" "ISGN_ENTITY_NAME" "5 sqrt_real_32 " "Found entity 5: sqrt_real_32" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""} { "Info" "ISGN_ENTITY_NAME" "6 sqrt_real " "Found entity 6: sqrt_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 3 3 " "Found 3 design units, including 3 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322884 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_shrink " "Found entity 2: color_shrink" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322884 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_expand " "Found entity 3: color_expand" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sphere_reg.sv(101) " "Verilog HDL information at sphere_reg.sv(101): always construct contains both blocking and non-blocking assignments" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525196322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg_4 " "Found entity 1: sphere_reg_4" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322895 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "output_files/testbench.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/testbench.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 17 17 " "Found 17 design units, including 17 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_lut " "Found entity 1: rand_lut" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_0 " "Found entity 2: random_0" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "3 random_1 " "Found entity 3: random_1" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "4 random_2 " "Found entity 4: random_2" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "5 random_3 " "Found entity 5: random_3" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "6 random_4 " "Found entity 6: random_4" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "7 random_5 " "Found entity 7: random_5" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "8 random_6 " "Found entity 8: random_6" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_7 " "Found entity 9: random_7" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_8 " "Found entity 10: random_8" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_9 " "Found entity 11: random_9" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_10 " "Found entity 12: random_10" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "13 random_11 " "Found entity 13: random_11" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "14 random_12 " "Found entity 14: random_12" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "15 random_13 " "Found entity 15: random_13" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "16 random_14 " "Found entity 16: random_14" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""} { "Info" "ISGN_ENTITY_NAME" "17 random_15 " "Found entity 17: random_15" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "hit_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hit_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322901 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(40) " "Verilog HDL information at input_handler.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525196322903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/input_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pauselut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pauselut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pauselut " "Found entity 1: pauselut" {  } { { "pauselut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/pauselut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196322906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196322906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525196323034 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] final_top_level.sv(12) " "Output port \"LEDG\[7..3\]\" at final_top_level.sv(12) has no driver" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525196323047 "|final_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hd0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hd0\"" {  } { { "final_top_level.sv" "hd0" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sphere_reg_4 sphere_reg_4:sph4 " "Elaborating entity \"sphere_reg_4\" for hierarchy \"sphere_reg_4:sph4\"" {  } { { "final_top_level.sv" "sph4" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323091 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "difficulty sphere_reg.sv(101) " "Verilog HDL Always Construct warning at sphere_reg.sv(101): inferring latch(es) for variable \"difficulty\", which holds its previous value in one or more paths through the always construct" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525196323128 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[0\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[0\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[1\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[1\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[2\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[2\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[3\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[3\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[4\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[4\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[5\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[5\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525196323226 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "velacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"velacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "posvelacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"posvelacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323337 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_reset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_reset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323338 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323338 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_reset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_reset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323338 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525196323338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_vector sphere_reg_4:sph4\|add_vector:va0 " "Elaborating entity \"add_vector\" for hierarchy \"sphere_reg_4:sph4\|add_vector:va0\"" {  } { { "sphere_reg.sv" "va0" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_lut sphere_reg_4:sph4\|rand_lut:rl " "Elaborating entity \"rand_lut\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\"" {  } { { "sphere_reg.sv" "rl" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323452 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(25) " "Verilog HDL or VHDL warning at the random.sv(25): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323454 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(26) " "Verilog HDL or VHDL warning at the random.sv(26): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323454 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(27) " "Verilog HDL or VHDL warning at the random.sv(27): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323454 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(28) " "Verilog HDL or VHDL warning at the random.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323455 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(29) " "Verilog HDL or VHDL warning at the random.sv(29): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 29 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323455 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(30) " "Verilog HDL or VHDL warning at the random.sv(30): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323455 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(31) " "Verilog HDL or VHDL warning at the random.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323455 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(32) " "Verilog HDL or VHDL warning at the random.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323456 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(33) " "Verilog HDL or VHDL warning at the random.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323456 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(34) " "Verilog HDL or VHDL warning at the random.sv(34): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 34 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323456 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(35) " "Verilog HDL or VHDL warning at the random.sv(35): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323456 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(36) " "Verilog HDL or VHDL warning at the random.sv(36): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323457 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(37) " "Verilog HDL or VHDL warning at the random.sv(37): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323457 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(38) " "Verilog HDL or VHDL warning at the random.sv(38): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323457 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(39) " "Verilog HDL or VHDL warning at the random.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525196323457 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_0 sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0 " "Elaborating entity \"random_0\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0\"" {  } { { "random.sv" "r0" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_1 sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1 " "Elaborating entity \"random_1\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1\"" {  } { { "random.sv" "r1" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_2 sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2 " "Elaborating entity \"random_2\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2\"" {  } { { "random.sv" "r2" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_3 sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3 " "Elaborating entity \"random_3\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3\"" {  } { { "random.sv" "r3" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_4 sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4 " "Elaborating entity \"random_4\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4\"" {  } { { "random.sv" "r4" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_5 sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5 " "Elaborating entity \"random_5\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5\"" {  } { { "random.sv" "r5" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_6 sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6 " "Elaborating entity \"random_6\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6\"" {  } { { "random.sv" "r6" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_7 sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7 " "Elaborating entity \"random_7\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7\"" {  } { { "random.sv" "r7" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_8 sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8 " "Elaborating entity \"random_8\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8\"" {  } { { "random.sv" "r8" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_9 sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9 " "Elaborating entity \"random_9\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9\"" {  } { { "random.sv" "r9" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_10 sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10 " "Elaborating entity \"random_10\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10\"" {  } { { "random.sv" "r10" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_11 sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11 " "Elaborating entity \"random_11\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11\"" {  } { { "random.sv" "r11" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_12 sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12 " "Elaborating entity \"random_12\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12\"" {  } { { "random.sv" "r12" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_13 sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13 " "Elaborating entity \"random_13\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13\"" {  } { { "random.sv" "r13" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_14 sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14 " "Elaborating entity \"random_14\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14\"" {  } { { "random.sv" "r14" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_15 sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15 " "Elaborating entity \"random_15\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15\"" {  } { { "random.sv" "r15" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colmap\"" {  } { { "final_top_level.sv" "colmap" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pauselut color_mapper:colmap\|pauselut:pl " "Elaborating entity \"pauselut\" for hierarchy \"color_mapper:colmap\|pauselut:pl\"" {  } { { "color_mapper.sv" "pl" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverlut color_mapper:colmap\|gameoverlut:gol " "Elaborating entity \"gameoverlut\" for hierarchy \"color_mapper:colmap\|gameoverlut:gol\"" {  } { { "color_mapper.sv" "gol" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196323717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:cd\"" {  } { { "final_top_level.sv" "cd" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rad collision_detection.sv(25) " "Verilog HDL or VHDL warning at collision_detection.sv(25): object \"rad\" assigned a value but never read" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525196325548 "|final_top_level|collision_detection:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_scale collision_detection:cd\|dot_product_scale:vdxc " "Elaborating entity \"dot_product_scale\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\"" {  } { { "collision_detection.sv" "vdxc" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_real collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x " "Elaborating entity \"mult_real\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\"" {  } { { "vector.sv" "x" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real collision_detection:cd\|sqrt_real:rbsqrt " "Elaborating entity \"sqrt_real\" for hierarchy \"collision_detection:cd\|sqrt_real:rbsqrt\"" {  } { { "collision_detection.sv" "rbsqrt" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real_32 collision_detection:cd\|sqrt_real_32:sqrtsmall " "Elaborating entity \"sqrt_real_32\" for hierarchy \"collision_detection:cd\|sqrt_real_32:sqrtsmall\"" {  } { { "collision_detection.sv" "sqrtsmall" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga\"" {  } { { "final_top_level.sv" "vga" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "final_top_level.sv" "fb" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196325706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_shrink frame_buffer:fb\|color_shrink:shrink " "Elaborating entity \"color_shrink\" for hierarchy \"frame_buffer:fb\|color_shrink:shrink\"" {  } { { "frame_buffer.sv" "shrink" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_expand frame_buffer:fb\|color_expand:expand " "Elaborating entity \"color_expand\" for hierarchy \"frame_buffer:fb\|color_expand:expand\"" {  } { { "frame_buffer.sv" "expand" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_write increment_write:iw " "Elaborating entity \"increment_write\" for hierarchy \"increment_write:iw\"" {  } { { "final_top_level.sv" "iw" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_lut ang_lut:al " "Elaborating entity \"ang_lut\" for hierarchy \"ang_lut:al\"" {  } { { "final_top_level.sv" "al" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_lut ray_lut:rl " "Elaborating entity \"ray_lut\" for hierarchy \"ray_lut:rl\"" {  } { { "final_top_level.sv" "rl" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ray_lut:rl\|sin_lut:s0 " "Elaborating entity \"sin_lut\" for hierarchy \"ray_lut:rl\|sin_lut:s0\"" {  } { { "lut.sv" "s0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_lut ray_lut:rl\|cos_lut:c0 " "Elaborating entity \"cos_lut\" for hierarchy \"ray_lut:rl\|cos_lut:c0\"" {  } { { "lut.sv" "c0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgt_mean ray_lut:rl\|wgt_mean:wm0 " "Elaborating entity \"wgt_mean\" for hierarchy \"ray_lut:rl\|wgt_mean:wm0\"" {  } { { "lut.sv" "wm0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final_top_level.sv" "vga_clk_instance" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196327970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196327973 ""}  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196327973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll1 " "Found entity 1: vga_clk_altpll1" {  } { { "db/vga_clk_altpll1.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/vga_clk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196328023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196328023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated " "Elaborating entity \"vga_clk_altpll1\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196328024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:hd " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:hd\"" {  } { { "final_top_level.sv" "hd" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196328033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_handler score_handler:sh " "Elaborating entity \"score_handler\" for hierarchy \"score_handler:sh\"" {  } { { "final_top_level.sv" "sh" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196328041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse_controller ps2_mouse_controller:ps2m " "Elaborating entity \"ps2_mouse_controller\" for hierarchy \"ps2_mouse_controller:ps2m\"" {  } { { "final_top_level.sv" "ps2m" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196328052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_Sign ps2_mouse_controller.sv(21) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(21): object \"Y_Sign\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525196328053 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Sign ps2_mouse_controller.sv(21) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(21): object \"X_Sign\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525196328053 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mouse3 ps2_mouse_controller.sv(22) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(22): object \"Mouse3\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525196328053 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ps2_mouse_controller.sv(60) " "Verilog HDL Case Statement information at ps2_mouse_controller.sv(60): all case item expressions in this case statement are onehot" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525196328054 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex ps2_mouse_controller.sv(12) " "Output port \"hex\" at ps2_mouse_controller.sv(12) has no driver" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525196328057 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:ih " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:ih\"" {  } { { "final_top_level.sv" "ih" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196328083 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "frame_buffer:fb\|buffer_rtl_0 " "Inferred dual-clock RAM node \"frame_buffer:fb\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1525196341547 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "frame_buffer:fb\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"frame_buffer:fb\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1525196451328 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1525196451328 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1525196451328 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m1\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|mult_real:belowFloor\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|mult_real:belowFloor\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ang_lut:al\|mult_real:m\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ang_lut:al\|mult_real:m\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|mult_real:vsqrmod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|mult_real:vsqrmod\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "input_handler:ih\|mult_real:my\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"input_handler:ih\|mult_real:my\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m0\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "input_handler:ih\|mult_real:mx\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"input_handler:ih\|mult_real:mx\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451336 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1525196451336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"frame_buffer:fb\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"frame_buffer:fb\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451402 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196451402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5e1 " "Found entity 1: altsyncram_u5e1" {  } { { "db/altsyncram_u5e1.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/altsyncram_u5e1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vob " "Found entity 1: mux_vob" {  } { { "db/mux_vob.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mux_vob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Instantiated megafunction \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 35 " "Parameter \"LPM_WIDTHB\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451776 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196451776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_76t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|mult_real:belowFloor\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|mult_real:belowFloor\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|mult_real:belowFloor\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|mult_real:belowFloor\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 39 " "Parameter \"LPM_WIDTHB\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 103 " "Parameter \"LPM_WIDTHP\" = \"103\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 103 " "Parameter \"LPM_WIDTHR\" = \"103\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451844 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196451844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q7t " "Found entity 1: mult_q7t" {  } { { "db/mult_q7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_q7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196451927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Instantiated megafunction \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 71 " "Parameter \"LPM_WIDTHP\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 71 " "Parameter \"LPM_WIDTHR\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196451928 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196451928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cdt " "Found entity 1: mult_cdt" {  } { { "db/mult_cdt.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_cdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196451973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196451973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452010 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v7t " "Found entity 1: mult_v7t" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196452072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196452072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 38 " "Parameter \"LPM_WIDTHA\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 102 " "Parameter \"LPM_WIDTHP\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 102 " "Parameter \"LPM_WIDTHR\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452126 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o7t " "Found entity 1: mult_o7t" {  } { { "db/mult_o7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_o7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196452179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196452179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0 " "Instantiated megafunction \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 96 " "Parameter \"LPM_WIDTHA\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 40 " "Parameter \"LPM_WIDTHB\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 136 " "Parameter \"LPM_WIDTHP\" = \"136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 136 " "Parameter \"LPM_WIDTHR\" = \"136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452218 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ft " "Found entity 1: mult_0ft" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196452270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196452270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452316 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 99 " "Parameter \"LPM_WIDTHP\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 99 " "Parameter \"LPM_WIDTHR\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452332 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k6t " "Found entity 1: mult_k6t" {  } { { "db/mult_k6t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_k6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525196452378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525196452378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 38 " "Parameter \"LPM_WIDTHA\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 102 " "Parameter \"LPM_WIDTHP\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 102 " "Parameter \"LPM_WIDTHR\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452418 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452441 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525196452461 ""}  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525196452461 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult35 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult35\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 169 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453132 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out36 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out36\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 275 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453132 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult35 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult35\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 169 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453132 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out36 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out36\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 275 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453132 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out36"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525196453132 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525196453132 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult29 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult29\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 133 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult33 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult33\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 160 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out30 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out30\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 260 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out34 " "Synthesized away node \"input_handler:ih\|mult_real:mx\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out34\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 270 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 25 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:mx|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 16 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult29 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult29\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 133 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult33 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_mult33\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 160 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_mult33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out30 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out30\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 260 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out34 " "Synthesized away node \"input_handler:ih\|mult_real:my\|lpm_mult:Mult0\|mult_0ft:auto_generated\|mac_out34\"" {  } { { "db/mult_0ft.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_0ft.tdf" 270 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 26 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|input_handler:ih|mult_real:my|lpm_mult:Mult0|mult_0ft:auto_generated|mac_out34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 17 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 17 0 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196453157 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525196453157 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525196453157 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1525196455793 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9995 " "Ignored 9995 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9995 " "Ignored 9995 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1525196455979 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1525196455979 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 107 -1 0 } } { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 133 -1 0 } } { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 31 -1 0 } } { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 32 -1 0 } } { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } } { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525196456329 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525196456329 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[6\] sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[6\] sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[6\] sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[6\] sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[7\] sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[7\] sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[7\] sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[7\] sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[6\] sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[6\] sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[6\] sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[6\] sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[7\] sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[7\] sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[7\] sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[7\] sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[6\] sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[6\] sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[6\] sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[6\] sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[7\] sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[1][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[7\] sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[2][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[7\] sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[0][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[7\] sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|col[3][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[6\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[6\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[6\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[7\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[7\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[7\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[8\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[8\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[8\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[8\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[8\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[8\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[8\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[8\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[8\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[8\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[9\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[9\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[9\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[9\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[9\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[9\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[9\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[9\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[9\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[9\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[10\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[10\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[10\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[10\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[10\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[10\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[10\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[10\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[10\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[10\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[11\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[11\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[11\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[11\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[11\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[11\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[11\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[11\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[11\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[11\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[12\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[12\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[12\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[12\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[12\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[12\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[12\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[12\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[12\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[12\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[13\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[13\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[13\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[13\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[13\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[13\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[13\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[13\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[13\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[13\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[14\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[14\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[14\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[14\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[14\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[14\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[14\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[14\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[14\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[14\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[15\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[15\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[15\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[15\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[15\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[15\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[15\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[15\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[15\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[15\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[16\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[16\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[16\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[16\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[16\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[16\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[16\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[16\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[16\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[16\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[16\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[16\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[16\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[17\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[17\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[17\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[36\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[36\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[37\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[37\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[37\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[37\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[38\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[38\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[38\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[38\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[39\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[39\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[39\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[39\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[40\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[40\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[40\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[40\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[41\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[41\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[41\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[41\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[42\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[42\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[42\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[42\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[43\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[43\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[43\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[43\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[44\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[44\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[44\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[44\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[45\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[45\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[45\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[45\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[46\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[46\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[46\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[46\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[47\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[47\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[47\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[47\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[48\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[48\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[48\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[48\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][48]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[49\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[49\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[49\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[49\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][49]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[50\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[50\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[50\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[50\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][50]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[51\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[51\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[51\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[51\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][51]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[52\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[52\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[52\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[52\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][52]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[53\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[53\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[53\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[53\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][53]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[18\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[18\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[18\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[19\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[19\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[19\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[20\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[20\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[20\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[21\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[21\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[21\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[22\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[22\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[22\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[23\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[23\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[23\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[24\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[24\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[24\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[25\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[25\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[25\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[26\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[26\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[26\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[27\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[27\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[27\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[28\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[28\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[28\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[29\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[29\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[29\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[30\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[30\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[30\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[31\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[31\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[31\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[32\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[32\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[32\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[33\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[33\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[33\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[34\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[34\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[34\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[35\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[35\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[54\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[54\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[54\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[54\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][54]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[55\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[55\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[55\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[55\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][55]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[56\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[56\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[56\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[56\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][56]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[57\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[57\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[57\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[57\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][57]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[58\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[58\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[58\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[58\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][58]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[59\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[59\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[59\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[59\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][59]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[60\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[60\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[60\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[60\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][60]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[61\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[61\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[61\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[61\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][61]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[62\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[62\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[62\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[62\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][62]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\] sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[1\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[1][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\] sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[2\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[2][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\] sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[0\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[0][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\] sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|pos\[3\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|pos[3][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[36\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][1][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[36\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[35\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[34\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[36\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[36\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[35\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[34\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[36\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[36\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[36\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[36\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[36\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[36\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[35\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[35\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[35\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[35\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[32\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[34\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[34\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[34\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[34\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[35\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[37\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[37\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[37\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[37\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[37\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[37\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[37\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[37\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[34\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[2][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[1][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[63\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[0][0][63]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[63\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525196456371 "|final_top_level|sphere_reg_4:sph4|vel[3][0][63]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525196456371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] VCC " "Pin \"LEDG\[2\]\" is stuck at VCC" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525196510552 "|final_top_level|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525196510552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525196511336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525196580713 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~96 " "Logic cell \"collision_detection:cd\|Add4~96\"" {  } { { "collision_detection.sv" "Add4~96" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~98 " "Logic cell \"collision_detection:cd\|Add4~98\"" {  } { { "collision_detection.sv" "Add4~98" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~100 " "Logic cell \"collision_detection:cd\|Add4~100\"" {  } { { "collision_detection.sv" "Add4~100" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~102 " "Logic cell \"collision_detection:cd\|Add4~102\"" {  } { { "collision_detection.sv" "Add4~102" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~104 " "Logic cell \"collision_detection:cd\|Add4~104\"" {  } { { "collision_detection.sv" "Add4~104" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~106 " "Logic cell \"collision_detection:cd\|Add4~106\"" {  } { { "collision_detection.sv" "Add4~106" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~108 " "Logic cell \"collision_detection:cd\|Add4~108\"" {  } { { "collision_detection.sv" "Add4~108" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~110 " "Logic cell \"collision_detection:cd\|Add4~110\"" {  } { { "collision_detection.sv" "Add4~110" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~112 " "Logic cell \"collision_detection:cd\|Add4~112\"" {  } { { "collision_detection.sv" "Add4~112" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~114 " "Logic cell \"collision_detection:cd\|Add4~114\"" {  } { { "collision_detection.sv" "Add4~114" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~116 " "Logic cell \"collision_detection:cd\|Add4~116\"" {  } { { "collision_detection.sv" "Add4~116" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~118 " "Logic cell \"collision_detection:cd\|Add4~118\"" {  } { { "collision_detection.sv" "Add4~118" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~120 " "Logic cell \"collision_detection:cd\|Add4~120\"" {  } { { "collision_detection.sv" "Add4~120" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~122 " "Logic cell \"collision_detection:cd\|Add4~122\"" {  } { { "collision_detection.sv" "Add4~122" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~124 " "Logic cell \"collision_detection:cd\|Add4~124\"" {  } { { "collision_detection.sv" "Add4~124" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add4~126 " "Logic cell \"collision_detection:cd\|Add4~126\"" {  } { { "collision_detection.sv" "Add4~126" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196580863 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1525196580863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg " "Generated suppressed messages file C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525196581805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525196584289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196584289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196586327 "|final_top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196586327 "|final_top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525196586327 "|final_top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1525196586327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20766 " "Implemented 20766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20129 " "Implemented 20129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_RAMS" "228 " "Implemented 228 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1525196586331 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "296 " "Implemented 296 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1525196586331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525196586331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 471 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 471 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525196586595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 12:43:06 2018 " "Processing ended: Tue May 01 12:43:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525196586595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525196586595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:42 " "Total CPU time (on all processors): 00:04:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525196586595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525196586595 ""}
