# TODO: constrain these when they are converted?
# "# Differential clock only needs one constraint" said a random makefile
# create_clock -name CLK_IN1_P -period 24.950 [get_ports CLK_IN1_P]
# set_propagated_clock CLK_IN1_P
# set_input_jitter CLK_IN1_P 0.2495
# 100MHz PCIE_CLK0_115_N
# 100MHz PCIE_CLK0_115_P
# 100MHz PCIE_CLK0_116_N
# 100MHz PCIE_CLK0_116_P
# 250MHz PCIE_CLK1_116_N
# 250MHz PCIE_CLK1_116_P


set_property LOC R7     [get_ports PCIE_RX[0]_N]
set_property LOC R8     [get_ports PCIE_RX[0]_P]
set_property LOC L7     [get_ports PCIE_RX[1]_N]
set_property LOC L8     [get_ports PCIE_RX[1]_P]
set_property LOC N7     [get_ports PCIE_RX[2]_N]
set_property LOC N8     [get_ports PCIE_RX[2]_P]
set_property LOC M5     [get_ports PCIE_RX[3]_N]
set_property LOC M6     [get_ports PCIE_RX[3]_P]
set_property LOC P5     [get_ports PCIE_RX[4]_N]
set_property LOC P6     [get_ports PCIE_RX[4]_P]
set_property LOC R3     [get_ports PCIE_RX[5]_N]
set_property LOC R4     [get_ports PCIE_RX[5]_P]
set_property LOC T5     [get_ports PCIE_RX[6]_N]
set_property LOC T6     [get_ports PCIE_RX[6]_P]
set_property LOC V5     [get_ports PCIE_RX[7]_N]
set_property LOC V6     [get_ports PCIE_RX[7]_P]
set_property LOC W3     [get_ports PCIE_TX[0]_N]
set_property LOC W4     [get_ports PCIE_TX[0]_P]
set_property LOC Y5     [get_ports PCIE_TX[1]_N]
set_property LOC Y6     [get_ports PCIE_TX[1]_P]
set_property LOC AA3    [get_ports PCIE_TX[2]_N]
set_property LOC AA4    [get_ports PCIE_TX[2]_P]
set_property LOC L3     [get_ports PCIE_TX[3]_N]
set_property LOC L4     [get_ports PCIE_TX[3]_P]
set_property LOC M1     [get_ports PCIE_TX[4]_N]
set_property LOC M2     [get_ports PCIE_TX[4]_P]
set_property LOC N3     [get_ports PCIE_TX[5]_N]
set_property LOC N4     [get_ports PCIE_TX[5]_P]
set_property LOC P1     [get_ports PCIE_TX[6]_N]
set_property LOC P2     [get_ports PCIE_TX[6]_P]
set_property LOC T1     [get_ports PCIE_TX[7]_N]
set_property LOC T2     [get_ports PCIE_TX[7]_P]
set_property LOC AA21   [get_ports PCIE_PERST_N]
set_property LOC Y21    [get_ports PCIE_WAKE_N]
set_property LOC Y16    [get_ports DDR3_DQ[0]]
set_property LOC AA17   [get_ports DDR3_DQ[1]]
set_property LOC AB15   [get_ports DDR3_DQ[2]]
set_property LOC AC14   [get_ports DDR3_DQ[3]]
set_property LOC Y15    [get_ports DDR3_DQ[4]]
set_property LOC AA16   [get_ports DDR3_DQ[5]]
set_property LOC AD14   [get_ports DDR3_DQ[6]]
set_property LOC AE15   [get_ports DDR3_DQ[7]]
set_property LOC AF17   [get_ports DDR3_DQ[8]]
set_property LOC AG18   [get_ports DDR3_DQ[9]]
set_property LOC AJ19   [get_ports DDR3_DQ[10]]
set_property LOC AH19   [get_ports DDR3_DQ[11]]
set_property LOC AD19   [get_ports DDR3_DQ[12]]
set_property LOC AE19   [get_ports DDR3_DQ[13]]
set_property LOC AG19   [get_ports DDR3_DQ[14]]
set_property LOC AK19   [get_ports DDR3_DQ[15]]
set_property LOC AH17   [get_ports DDR3_DQ[16]]
set_property LOC AE16   [get_ports DDR3_DQ[17]]
set_property LOC AG15   [get_ports DDR3_DQ[18]]
set_property LOC AH15   [get_ports DDR3_DQ[19]]
set_property LOC AJ17   [get_ports DDR3_DQ[20]]
set_property LOC AK16   [get_ports DDR3_DQ[21]]
set_property LOC AG14   [get_ports DDR3_DQ[22]]
set_property LOC AK15   [get_ports DDR3_DQ[23]]
set_property LOC AE18   [get_ports DDR3_DQ[24]]
set_property LOC AD18   [get_ports DDR3_DQ[25]]
set_property LOC AD16   [get_ports DDR3_DQ[26]]
set_property LOC AB18   [get_ports DDR3_DQ[27]]
set_property LOC AC19   [get_ports DDR3_DQ[28]]
set_property LOC AB17   [get_ports DDR3_DQ[29]]
set_property LOC AB19   [get_ports DDR3_DQ[30]]
set_property LOC AA18   [get_ports DDR3_DQ[31]]
set_property LOC AJ8    [get_ports DDR3_DQ[32]]
set_property LOC AF8    [get_ports DDR3_DQ[33]]
set_property LOC AJ6    [get_ports DDR3_DQ[34]]
set_property LOC AK5    [get_ports DDR3_DQ[35]]
set_property LOC AK8    [get_ports DDR3_DQ[36]]
set_property LOC AK6    [get_ports DDR3_DQ[37]]
set_property LOC AF7    [get_ports DDR3_DQ[38]]
set_property LOC AK4    [get_ports DDR3_DQ[39]]
set_property LOC AH6    [get_ports DDR3_DQ[40]]
set_property LOC AH5    [get_ports DDR3_DQ[41]]
set_property LOC AJ2    [get_ports DDR3_DQ[42]]
set_property LOC AK1    [get_ports DDR3_DQ[43]]
set_property LOC AJ4    [get_ports DDR3_DQ[44]]
set_property LOC AH2    [get_ports DDR3_DQ[45]]
set_property LOC AJ1    [get_ports DDR3_DQ[46]]
set_property LOC AJ3    [get_ports DDR3_DQ[47]]
set_property LOC AF5    [get_ports DDR3_DQ[48]]
set_property LOC AF3    [get_ports DDR3_DQ[49]]
set_property LOC AF1    [get_ports DDR3_DQ[50]]
set_property LOC AE3    [get_ports DDR3_DQ[51]]
set_property LOC AF6    [get_ports DDR3_DQ[52]]
set_property LOC AF2    [get_ports DDR3_DQ[53]]
set_property LOC AE4    [get_ports DDR3_DQ[54]]
set_property LOC AE5    [get_ports DDR3_DQ[55]]
set_property LOC AE6    [get_ports DDR3_DQ[56]]
set_property LOC AD6    [get_ports DDR3_DQ[57]]
set_property LOC AC5    [get_ports DDR3_DQ[58]]
set_property LOC AC2    [get_ports DDR3_DQ[59]]
set_property LOC AD4    [get_ports DDR3_DQ[60]]
set_property LOC AD3    [get_ports DDR3_DQ[61]]
set_property LOC AC1    [get_ports DDR3_DQ[62]]
set_property LOC AC7    [get_ports DDR3_DQ[63]]
set_property LOC AJ9    [get_ports DDR3_A[0]]
set_property LOC AH11   [get_ports DDR3_A[1]]
set_property LOC AG10   [get_ports DDR3_A[2]]
set_property LOC AJ11   [get_ports DDR3_A[3]]
set_property LOC AH10   [get_ports DDR3_A[4]]
set_property LOC AH12   [get_ports DDR3_A[5]]
set_property LOC AF11   [get_ports DDR3_A[6]]
set_property LOC AE11   [get_ports DDR3_A[7]]
set_property LOC AJ12   [get_ports DDR3_A[8]]
set_property LOC AG13   [get_ports DDR3_A[9]]
set_property LOC AE10   [get_ports DDR3_A[10]]
set_property LOC AG12   [get_ports DDR3_A[11]]
set_property LOC AJ13   [get_ports DDR3_A[12]]
set_property LOC AD9    [get_ports DDR3_A[13]]
set_property LOC AK13   [get_ports DDR3_A[14]]
set_property LOC AF12   [get_ports DDR3_A[15]]
set_property LOC AF10   [get_ports DDR3_BA[0]]
set_property LOC AH9    [get_ports DDR3_BA[1]]
set_property LOC AE13   [get_ports DDR3_BA[2]]
set_property LOC AG9    [get_ports DDR3_RAS_N]
set_property LOC AC10   [get_ports DDR3_CAS_N]
set_property LOC AK10   [get_ports DDR3_WE_N]
set_property LOC AK14   [get_ports DDR3_RST_N]
set_property LOC AC12   [get_ports DDR3_CKE0]
set_property LOC AC11   [get_ports DDR3_CKE1]
set_property LOC AE8    [get_ports DDR3_ODT0]
set_property LOC AD8    [get_ports DDR3_ODT1]
set_property LOC AE9    [get_ports DDR3_CS0_N]
set_property LOC AK9    [get_ports DDR3_CS1_N]
set_property LOC AA15   [get_ports DDR3_DM[0]]
set_property LOC AF18   [get_ports DDR3_DM[1]]
set_property LOC AF15   [get_ports DDR3_DM[2]]
set_property LOC AD17   [get_ports DDR3_DM[3]]
set_property LOC AG7    [get_ports DDR3_DM[4]]
set_property LOC AH4    [get_ports DDR3_DM[5]]
set_property LOC AE1    [get_ports DDR3_DM[6]]
set_property LOC AC4    [get_ports DDR3_DM[7]]
set_property LOC AD12   [get_ports REFCLK_DDR3]
set_property LOC AD11   [get_ports REFCLK_DDR3]
set_property LOC Y20    [get_ports DDR3_I2C_SDA]
set_property LOC AA20   [get_ports DDR3_I2C_SCL]
set_property LOC AK11   [get_ports DDR3_EVENT]
set_property LOC AC15   [get_ports DDR3_DQS_N[0]]
set_property LOC AK18   [get_ports DDR3_DQS_N[1]]
set_property LOC AJ16   [get_ports DDR3_DQS_N[2]]
set_property LOC Y18    [get_ports DDR3_DQS_N[3]]
set_property LOC AJ7    [get_ports DDR3_DQS_N[4]]
set_property LOC AH1    [get_ports DDR3_DQS_N[5]]
set_property LOC AG3    [get_ports DDR3_DQS_N[6]]
set_property LOC AD1    [get_ports DDR3_DQS_N[7]]
set_property LOC AC16   [get_ports DDR3_DQS_P[0]]
set_property LOC AJ18   [get_ports DDR3_DQS_P[1]]
set_property LOC AH16   [get_ports DDR3_DQS_P[2]]
set_property LOC Y19    [get_ports DDR3_DQS_P[3]]
set_property LOC AH7    [get_ports DDR3_DQS_P[4]]
set_property LOC AG2    [get_ports DDR3_DQS_P[5]]
set_property LOC AG4    [get_ports DDR3_DQS_P[6]]
set_property LOC AD2    [get_ports DDR3_DQS_P[7]]
set_property LOC AB9    [get_ports DDR3_CK0_P]
set_property LOC AC9    [get_ports DDR3_CK0_N]
set_property LOC AH14   [get_ports DDR3_CK1_P]
set_property LOC AJ14   [get_ports DDR3_CK1_N]
set_property LOC AC25   [get_ports USB_PERI_PWR]
set_property LOC AC22   [get_ports UART_RST]
set_property LOC AE25   [get_ports UART_SUSPEND]
set_property LOC AC24   [get_ports UART_RI]
set_property LOC AD24   [get_ports UART_DCD]
set_property LOC AD22   [get_ports UART_DTR]
set_property LOC AF25   [get_ports UART_DSR]
set_property LOC AF23   [get_ports UART_RXD]
set_property LOC AE23   [get_ports UART_TXD]
set_property LOC AG25   [get_ports UART_RTS]
set_property LOC AG24   [get_ports UART_CTS]
set_property LOC AJ22   [get_ports FPGA_USER_LED0]
set_property LOC AH22   [get_ports FPGA_USER_LED1]
set_property LOC AG22   [get_ports FPGA_USER_LED2]
set_property LOC AF21   [get_ports FPGA_USER_LED3]
set_property LOC AD21   [get_ports FPGA_USER_LED4]
set_property LOC AH25   [get_ports FPGA_USER_LED5]
set_property LOC AH24   [get_ports FPGA_USER_LED6]
set_property LOC AE21   [get_ports FPGA_USER_LED7]
set_property LOC AK25   [get_ports FPGA_USER_IO0]
set_property LOC AJ24   [get_ports FPGA_USER_IO1]
set_property LOC AK24   [get_ports FPGA_USER_IO2]
set_property LOC AJ23   [get_ports FPGA_USER_IO3]
set_property LOC AK23   [get_ports FPGA_USER_IO4]
set_property LOC AJ21   [get_ports FPGA_USER_IO5]
set_property LOC AK21   [get_ports FPGA_USER_IO6]
set_property LOC AK20   [get_ports FPGA_USER_IO7]
set_property LOC J24    [get_ports FPGA_USER_SW0]
set_property LOC J23    [get_ports FPGA_USER_SW1]
set_property LOC L22    [get_ports FPGA_USER_SW2]
set_property LOC L23    [get_ports FPGA_USER_SW3]
set_property LOC M19    [get_ports FPGA_USER_PB]
