-- VHDL for IBM SMS ALD page 13.65.04.1
-- Title: I-O STOP CTL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/6/2020 2:33:38 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_65_04_1_I_O_STOP_CTL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_DOLLAR_SIGN_SYM_OP_MODIFIER:	 in STD_LOGIC;
		MS_1401_READ_TRIGGER:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_E_CH_U_SEL_K_DOT_S_OP_MOD:	 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CH_UNOVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_R_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_F_CH_U_SEL_K_DOT_S_OP_MOD:	 in STD_LOGIC;
		PS_I_O_END_OF_STG_STOP_CTRL:	 out STD_LOGIC;
		PS_I_O_GRP_MK_WM_STOP_CTRL:	 out STD_LOGIC);
end ALD_13_65_04_1_I_O_STOP_CTL;

architecture behavioral of ALD_13_65_04_1_I_O_STOP_CTL is 

	signal OUT_4A_C: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_2C_P: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_2H_K: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_4A_C <= NOT(PS_E_CYCLE AND PS_E_CH_UNOVLP_IN_PROCESS AND PS_DOLLAR_SIGN_SYM_OP_MODIFIER );
	OUT_3A_D <= NOT(OUT_4A_C AND OUT_4B_D AND MS_1401_READ_TRIGGER );
	OUT_4B_D <= NOT(PS_F_CH_UNOVLP_IN_PROCESS AND PS_F_CYCLE AND PS_DOLLAR_SIGN_SYM_OP_MODIFIER );
	OUT_3C_D <= NOT PS_R_SYMBOL_OP_MODIFIER;
	OUT_2C_P <= NOT(OUT_3C_D AND MS_E_CH_U_SEL_K_DOT_S_OP_MOD );
	OUT_4D_C <= NOT(PS_E_CH_OVLP_IN_PROCESS AND PS_E_CYCLE );
	OUT_4E_NoPin <= NOT(OUT_2C_P AND PS_E_CYCLE AND PS_E_CH_UNOVLP_IN_PROCESS );
	OUT_3E_D <= NOT(OUT_4D_C AND OUT_4E_NoPin );
	OUT_4F_K <= NOT(PS_F_CYCLE AND PS_F_CH_OVLP_IN_PROCESS );
	OUT_3F_P <= NOT(OUT_4F_K AND OUT_4G_E );
	OUT_4G_E <= NOT(PS_F_CYCLE AND OUT_2H_K AND PS_F_CH_UNOVLP_IN_PROCESS );
	OUT_3H_C <= NOT PS_R_SYMBOL_OP_MODIFIER;
	OUT_2H_K <= NOT(OUT_3H_C AND MS_F_CH_U_SEL_K_DOT_S_OP_MOD );
	OUT_DOT_1E <= OUT_3E_D OR OUT_3F_P;

	PS_I_O_END_OF_STG_STOP_CTRL <= OUT_3A_D;
	PS_I_O_GRP_MK_WM_STOP_CTRL <= OUT_DOT_1E;


end;
