{
  "module_name": "cache.json",
  "hash_id": "79daabe138c52ce6ac4f1de23f921313579d928639a266954194c49890fbc2af",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a76/cache.json",
  "human_readable_source": "[\n    {\n        \"PublicDescription\": \"This event counts any instruction fetch which misses in the cache.\",\n        \"ArchStdEvent\": \"L1I_CACHE_REFILL\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any refill of the instruction L1 TLB from the L2 TLB. This includes refills that result in a translation fault.\",\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any load or store operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1.\",\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any load or store operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count.\",\n        \"ArchStdEvent\": \"L1D_CACHE\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any refill of the data L1 TLB from the L2 TLB. This includes refills that result in a translation fault.\",\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\"\n    },\n    {\n        \"PublicDescription\": \"Level 1 instruction cache access or Level 0 Macro-op cache access. This event counts any instruction fetch which accesses the L1 instruction cache or L0 Macro-op cache.\",\n        \"ArchStdEvent\": \"L1I_CACHE\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any write-back of data from the L1 data cache to L2 or L3. This counts both victim line evictions and snoops, including cache maintenance operations.\",\n        \"ArchStdEvent\": \"L1D_CACHE_WB\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any transaction from L1 which looks up in the L2 cache, and any write-back from the L1 to the L2. Snoops from outside the core and cache maintenance operations are not counted.\",\n        \"ArchStdEvent\": \"L2D_CACHE\"\n    },\n    {\n        \"PublicDescription\": \"L2 data cache refill. This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted\",\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any write-back of data from the L2 cache to outside the core. This includes snoops to the L2 which return data, regardless of whether they cause an invalidation. Invalidations from the L2 which do not write data outside of the core and snoops which return data from the L1 are not counted\",\n        \"ArchStdEvent\": \"L2D_CACHE_WB\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any full cache line write into the L2 cache which does not cause a linefill, including write-backs from L1 to L2 and full-line writes which do not allocate into L1.\",\n        \"ArchStdEvent\": \"L2D_CACHE_ALLOCATE\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any load or store operation which accesses the data L1 TLB. If both a load and a store are executed on a cycle, this event counts twice. This event counts regardless of whether the MMU is enabled.\",\n        \"ArchStdEvent\": \"L1D_TLB\",\n        \"BriefDescription\": \"Level 1 data TLB access.\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any instruction fetch which accesses the instruction L1 TLB.This event counts regardless of whether the MMU is enabled.\",\n        \"ArchStdEvent\": \"L1I_TLB\",\n        \"BriefDescription\": \"Level 1 instruction TLB access\"\n    },\n    {\n        \"PublicDescription\": \"This event counts any full cache line write into the L3 cache which does not cause a linefill, including write-backs from L2 to L3 and full-line writes which do not allocate into L2\",\n        \"ArchStdEvent\": \"L3D_CACHE_ALLOCATE\",\n        \"BriefDescription\": \"Allocation without refill\"\n    },\n    {\n        \"PublicDescription\": \"This event counts for any cacheable read transaction returning datafrom the SCU for which the data source was outside the cluster. Transactions such as ReadUnique are counted here as 'read' transactions, even though they can be generated by store instructions.\",\n        \"ArchStdEvent\": \"L3D_CACHE_REFILL\",\n        \"BriefDescription\": \"Attributable Level 3 unified cache refill.\"\n    },\n    {\n        \"PublicDescription\": \"This event counts for any cacheable read transaction returning datafrom the SCU, or for any cacheable write to the SCU.\",\n        \"ArchStdEvent\": \"L3D_CACHE\",\n        \"BriefDescription\": \"Attributable Level 3 unified cache access.\"\n    },\n    {\n        \"PublicDescription\": \"This event counts on anyrefill of the L2 TLB, caused by either an instruction or data access.This event does not count if the MMU is disabled.\",\n        \"ArchStdEvent\": \"L2D_TLB_REFILL\",\n        \"BriefDescription\": \"Attributable L2 data or unified TLB refill\"\n    },\n    {\n        \"PublicDescription\": \"This event counts on any access to the L2 TLB (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled.\",\n        \"ArchStdEvent\": \"L2D_TLB\"\n    },\n    {\n        \"PublicDescription\": \"This event counts on any data access which causes L2D_TLB_REFILL to count.\",\n        \"ArchStdEvent\": \"DTLB_WALK\"\n    },\n    {\n        \"PublicDescription\": \"This event counts on any instruction access which causes L2D_TLB_REFILL to count.\",\n        \"ArchStdEvent\": \"ITLB_WALK\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"LL_CACHE_MISS_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_INNER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_OUTER\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_INVAL\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_CLEAN\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WB_VICTIM\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_CACHE_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_RD\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_WR\"\n    },\n    {\n        \"ArchStdEvent\": \"L3D_CACHE_RD\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}