<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\marco\Documents\fpga_project\sdr\impl\gwsynthesis\sdr.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\marco\Documents\fpga_project\sdr\src\sdr.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\marco\Documents\fpga_project\sdr\src\sdr.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 26 15:50:27 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1581</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1993</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>Systemclock</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_main </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>Systemclock</td>
<td>27.000(MHz)</td>
<td>64.821(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>Systemclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Systemclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.610</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[8]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.370</td>
</tr>
<tr>
<td>2</td>
<td>21.703</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[12]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.276</td>
</tr>
<tr>
<td>3</td>
<td>21.874</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[13]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.106</td>
</tr>
<tr>
<td>4</td>
<td>21.874</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[11]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.106</td>
</tr>
<tr>
<td>5</td>
<td>21.874</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[10]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.106</td>
</tr>
<tr>
<td>6</td>
<td>21.925</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[7]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.054</td>
</tr>
<tr>
<td>7</td>
<td>21.941</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[14]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.039</td>
</tr>
<tr>
<td>8</td>
<td>21.941</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[9]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>15.039</td>
</tr>
<tr>
<td>9</td>
<td>22.028</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[5]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.951</td>
</tr>
<tr>
<td>10</td>
<td>22.028</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[4]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.951</td>
</tr>
<tr>
<td>11</td>
<td>22.028</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[3]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.951</td>
</tr>
<tr>
<td>12</td>
<td>22.028</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[2]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.951</td>
</tr>
<tr>
<td>13</td>
<td>22.095</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[1]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.884</td>
</tr>
<tr>
<td>14</td>
<td>22.095</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[0]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.884</td>
</tr>
<tr>
<td>15</td>
<td>22.245</td>
<td>filter_i/history[0]_0_s3682/Q</td>
<td>filter_q/add_1287_s3/A1[6]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.734</td>
</tr>
<tr>
<td>16</td>
<td>22.308</td>
<td>filter_i/history[0]_0_s8/Q</td>
<td>filter_i/history[0]_0_s3714/CE</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.686</td>
</tr>
<tr>
<td>17</td>
<td>22.510</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[17]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.469</td>
</tr>
<tr>
<td>18</td>
<td>22.510</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[15]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.469</td>
</tr>
<tr>
<td>19</td>
<td>22.536</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[11]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.444</td>
</tr>
<tr>
<td>20</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[13]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>21</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[12]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>22</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[10]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>23</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[9]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>24</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[8]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr>
<td>25</td>
<td>22.640</td>
<td>filter_i/history[0]_0_s3756/Q</td>
<td>filter_i/add_1287_s3/A1[7]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>14.340</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>dds_synth_nf/phase_0_s0/Q</td>
<td>dds_synth_nf/lut_out_0_s2/AD[3]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.599</td>
<td>FMdemod/add_24_s5/DOUT[7]</td>
<td>FMdemod/add_46_s5/B1[7]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.829</td>
</tr>
<tr>
<td>3</td>
<td>0.599</td>
<td>FMdemod/add_24_s5/DOUT[5]</td>
<td>FMdemod/add_46_s5/B1[5]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.829</td>
</tr>
<tr>
<td>4</td>
<td>0.599</td>
<td>FMdemod/add_24_s5/DOUT[3]</td>
<td>FMdemod/add_46_s5/B1[3]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.829</td>
</tr>
<tr>
<td>5</td>
<td>0.625</td>
<td>FMdemod/add_24_s5/DOUT[7]</td>
<td>FMdemod/add_46_s5/B0[7]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.857</td>
</tr>
<tr>
<td>6</td>
<td>0.629</td>
<td>FMdemod/add_24_s5/DOUT[4]</td>
<td>FMdemod/add_46_s5/B0[4]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.861</td>
</tr>
<tr>
<td>7</td>
<td>0.630</td>
<td>FMdemod/add_24_s5/DOUT[4]</td>
<td>FMdemod/add_46_s5/B1[4]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.861</td>
</tr>
<tr>
<td>8</td>
<td>0.649</td>
<td>filter_i/add_1287_s3/DOUT[10]</td>
<td>filter_i/data_out_10_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.649</td>
</tr>
<tr>
<td>9</td>
<td>0.658</td>
<td>downsampler_i/output_tmp_15_s0/Q</td>
<td>FMdemod/add_24_s5/A0[7]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.887</td>
</tr>
<tr>
<td>10</td>
<td>0.670</td>
<td>FMdemod/add_24_s5/DOUT[1]</td>
<td>FMdemod/add_46_s5/B1[1]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.900</td>
</tr>
<tr>
<td>11</td>
<td>0.671</td>
<td>FMdemod/add_24_s5/DOUT[6]</td>
<td>FMdemod/add_46_s5/B1[6]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.901</td>
</tr>
<tr>
<td>12</td>
<td>0.674</td>
<td>downsampler_q/output_tmp_10_s0/Q</td>
<td>FMdemod/add_24_s5/A1[2]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>13</td>
<td>0.676</td>
<td>downsampler_q/output_tmp_10_s0/Q</td>
<td>FMdemod/add_24_s5/B1[2]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>14</td>
<td>0.678</td>
<td>downsampler_i/output_tmp_9_s0/Q</td>
<td>FMdemod/add_24_s5/A0[1]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>15</td>
<td>0.696</td>
<td>filter_i/add_1287_s3/DOUT[9]</td>
<td>filter_i/data_out_9_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>16</td>
<td>0.696</td>
<td>FMdemod/add_24_s5/DOUT[2]</td>
<td>FMdemod/add_46_s5/B1[2]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.930</td>
</tr>
<tr>
<td>17</td>
<td>0.696</td>
<td>FMdemod/add_24_s5/DOUT[0]</td>
<td>FMdemod/add_46_s5/B1[0]</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.930</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>downsampler_q/counter_0_s0/Q</td>
<td>downsampler_q/counter_0_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>downsampler_i/counter_0_s0/Q</td>
<td>downsampler_i/counter_0_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>dds_synth/ftw_accu_2_s0/Q</td>
<td>dds_synth/ftw_accu_2_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.717</td>
<td>filter_i/history[0]_0_s2/Q</td>
<td>filter_i/history[0]_0_s2/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>22</td>
<td>0.729</td>
<td>dds_synth_hf90/ftw_accu_18_s0/Q</td>
<td>dds_synth_hf90/ftw_accu_18_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>23</td>
<td>0.729</td>
<td>dds_synth_hf/ftw_accu_18_s0/Q</td>
<td>dds_synth_hf/ftw_accu_18_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>24</td>
<td>0.729</td>
<td>dds_synth_nf/ftw_accu_2_s0/Q</td>
<td>dds_synth_nf/ftw_accu_2_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>25</td>
<td>0.729</td>
<td>dds_synth_nf/ftw_accu_6_s0/Q</td>
<td>dds_synth_nf/ftw_accu_6_s0/D</td>
<td>Systemclock:[R]</td>
<td>Systemclock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>n513_s1</td>
</tr>
<tr>
<td>2</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth/ftw_accu_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth/ftw_accu_26_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth/ftw_accu_18_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth/ftw_accu_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth_nf/ftw_accu_29_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>dds_synth_hf/ftw_accu_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>filter_i/history[0]_0_s12</td>
</tr>
<tr>
<td>9</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>filter_i/history[0]_0_s3883</td>
</tr>
<tr>
<td>10</td>
<td>17.051</td>
<td>18.301</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>Systemclock</td>
<td>filter_i/history[0]_0_s3882</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>filter_q/history[275]_8_s3/I2</td>
</tr>
<tr>
<td>14.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_8_s3/F</td>
</tr>
<tr>
<td>16.596</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 34.444%; route: 9.617, 62.574%; tC2Q: 0.458, 2.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>filter_q/history[275]_12_s3/I2</td>
</tr>
<tr>
<td>14.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_12_s3/F</td>
</tr>
<tr>
<td>16.502</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.094%; route: 9.457, 61.906%; tC2Q: 0.458, 3.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>filter_q/history[275]_13_s3/I2</td>
</tr>
<tr>
<td>14.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_13_s3/F</td>
</tr>
<tr>
<td>16.332</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.489%; route: 9.287, 61.476%; tC2Q: 0.458, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>filter_q/history[275]_11_s3/I2</td>
</tr>
<tr>
<td>14.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_11_s3/F</td>
</tr>
<tr>
<td>16.332</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.489%; route: 9.287, 61.476%; tC2Q: 0.458, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>filter_q/history[275]_10_s3/I2</td>
</tr>
<tr>
<td>14.229</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_10_s3/F</td>
</tr>
<tr>
<td>16.332</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.489%; route: 9.287, 61.476%; tC2Q: 0.458, 3.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>filter_q/history[275]_7_s3/I2</td>
</tr>
<tr>
<td>14.172</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_7_s3/F</td>
</tr>
<tr>
<td>16.280</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.166%; route: 9.302, 61.790%; tC2Q: 0.458, 3.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td>filter_q/history[275]_14_s3/I2</td>
</tr>
<tr>
<td>14.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_14_s3/F</td>
</tr>
<tr>
<td>16.265</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.202%; route: 9.287, 61.750%; tC2Q: 0.458, 3.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.130</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>filter_q/history[275]_9_s3/I2</td>
</tr>
<tr>
<td>14.162</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_9_s3/F</td>
</tr>
<tr>
<td>16.265</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.202%; route: 9.287, 61.750%; tC2Q: 0.458, 3.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>filter_q/history[275]_5_s3/I2</td>
</tr>
<tr>
<td>14.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_5_s3/F</td>
</tr>
<tr>
<td>16.177</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.857%; route: 9.132, 61.078%; tC2Q: 0.458, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>filter_q/history[275]_4_s3/I2</td>
</tr>
<tr>
<td>14.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_4_s3/F</td>
</tr>
<tr>
<td>16.177</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.857%; route: 9.132, 61.078%; tC2Q: 0.458, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>filter_q/history[275]_3_s3/I2</td>
</tr>
<tr>
<td>14.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_3_s3/F</td>
</tr>
<tr>
<td>16.177</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.857%; route: 9.132, 61.078%; tC2Q: 0.458, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>filter_q/history[275]_2_s3/I2</td>
</tr>
<tr>
<td>14.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_2_s3/F</td>
</tr>
<tr>
<td>16.177</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.361, 35.857%; route: 9.132, 61.078%; tC2Q: 0.458, 3.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>filter_q/history[275]_1_s3/I2</td>
</tr>
<tr>
<td>14.172</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_1_s3/F</td>
</tr>
<tr>
<td>16.110</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.568%; route: 9.132, 61.353%; tC2Q: 0.458, 3.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>filter_q/history[275]_0_s3/I2</td>
</tr>
<tr>
<td>14.172</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_0_s3/F</td>
</tr>
<tr>
<td>16.110</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.568%; route: 9.132, 61.353%; tC2Q: 0.458, 3.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3682</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_q/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>filter_i/history[0]_0_s3682/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3682/Q</td>
</tr>
<tr>
<td>2.972</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td>filter_q/history[275]_15_s79/I3</td>
</tr>
<tr>
<td>4.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s79/F</td>
</tr>
<tr>
<td>5.293</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td>filter_q/history[275]_15_s38/I0</td>
</tr>
<tr>
<td>6.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s38/F</td>
</tr>
<tr>
<td>7.613</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td>filter_q/history[275]_15_s13/I0</td>
</tr>
<tr>
<td>8.712</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s13/F</td>
</tr>
<tr>
<td>9.517</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>filter_q/history[275]_15_s5/I2</td>
</tr>
<tr>
<td>10.616</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s5/F</td>
</tr>
<tr>
<td>13.140</td>
<td>2.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>filter_q/history[275]_6_s3/I2</td>
</tr>
<tr>
<td>14.172</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_6_s3/F</td>
</tr>
<tr>
<td>15.960</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td style=" font-weight:bold;">filter_q/add_1287_s3/A1[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][A]</td>
<td>filter_q/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 35.930%; route: 8.982, 60.960%; tC2Q: 0.458, 3.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/history[0]_0_s3714</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>filter_i/history[0]_0_s8/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s8/Q</td>
</tr>
<tr>
<td>3.804</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>filter_i/history[0]_0_s4504/I1</td>
</tr>
<tr>
<td>4.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4504/F</td>
</tr>
<tr>
<td>5.910</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>filter_i/history[0]_0_s4461/I3</td>
</tr>
<tr>
<td>6.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4461/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>filter_i/history[0]_0_s4184/I0</td>
</tr>
<tr>
<td>7.386</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4184/F</td>
</tr>
<tr>
<td>7.906</td>
<td>0.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>filter_i/history[0]_0_s4496/I2</td>
</tr>
<tr>
<td>9.005</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4496/F</td>
</tr>
<tr>
<td>13.765</td>
<td>4.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>filter_i/history[0]_0_s4564/I3</td>
</tr>
<tr>
<td>14.390</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4564/F</td>
</tr>
<tr>
<td>15.911</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3714/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>filter_i/history[0]_0_s3714/CLK</td>
</tr>
<tr>
<td>38.219</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>filter_i/history[0]_0_s3714</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.271, 29.083%; route: 9.956, 67.796%; tC2Q: 0.458, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.468</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>filter_i/history[275]_15_s3/I1</td>
</tr>
<tr>
<td>13.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_15_s3/F</td>
</tr>
<tr>
<td>15.695</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 33.782%; route: 9.123, 63.051%; tC2Q: 0.458, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.468</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>filter_i/history[275]_15_s3/I1</td>
</tr>
<tr>
<td>13.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_15_s3/F</td>
</tr>
<tr>
<td>15.695</td>
<td>2.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 33.782%; route: 9.123, 63.051%; tC2Q: 0.458, 3.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.468</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>filter_i/history[275]_11_s3/I1</td>
</tr>
<tr>
<td>13.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_11_s3/F</td>
</tr>
<tr>
<td>15.670</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 33.842%; route: 9.097, 62.985%; tC2Q: 0.458, 3.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>filter_i/history[275]_13_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_13_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>filter_i/history[275]_12_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_12_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>filter_i/history[275]_10_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_10_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>filter_i/history[275]_9_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_9_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>filter_i/history[275]_8_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_8_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s3756</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>filter_i/history[0]_0_s3756/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s3756/Q</td>
</tr>
<tr>
<td>4.116</td>
<td>2.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>filter_q/history[275]_15_s65/I1</td>
</tr>
<tr>
<td>5.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s65/F</td>
</tr>
<tr>
<td>6.123</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td>filter_q/history[275]_15_s26/I2</td>
</tr>
<tr>
<td>7.222</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s26/F</td>
</tr>
<tr>
<td>8.361</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>filter_q/history[275]_15_s10/I0</td>
</tr>
<tr>
<td>8.987</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s10/F</td>
</tr>
<tr>
<td>9.477</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td>filter_q/history[275]_15_s4/I3</td>
</tr>
<tr>
<td>10.509</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">filter_q/history[275]_15_s4/F</td>
</tr>
<tr>
<td>12.529</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>filter_i/history[275]_7_s3/I1</td>
</tr>
<tr>
<td>13.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">filter_i/history[275]_7_s3/F</td>
</tr>
<tr>
<td>15.566</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/A1[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>38.019</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.263</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>38.205</td>
<td>-0.057</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.888, 34.087%; route: 8.993, 62.717%; tC2Q: 0.458, 3.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth_nf/phase_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth_nf/lut_out_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>dds_synth_nf/phase_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">dds_synth_nf/phase_0_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">dds_synth_nf/lut_out_0_s2/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>dds_synth_nf/lut_out_0_s2/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>dds_synth_nf/lut_out_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[7]</td>
</tr>
<tr>
<td>1.858</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 94.470%; tC2Q: 0.046, 5.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[5]</td>
</tr>
<tr>
<td>1.858</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 94.470%; tC2Q: 0.046, 5.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[3]</td>
</tr>
<tr>
<td>1.858</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 94.470%; tC2Q: 0.046, 5.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[7]</td>
</tr>
<tr>
<td>1.886</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.261</td>
<td>0.232</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 94.654%; tC2Q: 0.046, 5.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[4]</td>
</tr>
<tr>
<td>1.890</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B0[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.261</td>
<td>0.232</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 94.674%; tC2Q: 0.046, 5.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[4]</td>
</tr>
<tr>
<td>1.890</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 94.674%; tC2Q: 0.046, 5.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/DOUT[10]</td>
</tr>
<tr>
<td>1.678</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td style=" font-weight:bold;">filter_i/data_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>filter_i/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>filter_i/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.604, 93.071%; tC2Q: 0.045, 6.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_i/output_tmp_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>downsampler_i/output_tmp_15_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">downsampler_i/output_tmp_15_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.257</td>
<td>0.228</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.553, 62.408%; tC2Q: 0.333, 37.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[1]</td>
</tr>
<tr>
<td>1.929</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 94.909%; tC2Q: 0.046, 5.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[6]</td>
</tr>
<tr>
<td>1.930</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.855, 94.913%; tC2Q: 0.046, 5.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_q/output_tmp_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>downsampler_q/output_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C25[2][A]</td>
<td style=" font-weight:bold;">downsampler_q/output_tmp_10_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/A1[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.261</td>
<td>0.232</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.212%; tC2Q: 0.333, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_q/output_tmp_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C25[2][A]</td>
<td>downsampler_q/output_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C25[2][A]</td>
<td style=" font-weight:bold;">downsampler_q/output_tmp_10_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/B1[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.259</td>
<td>0.230</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.212%; tC2Q: 0.333, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_i/output_tmp_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>downsampler_i/output_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C21[1][B]</td>
<td style=" font-weight:bold;">downsampler_i/output_tmp_9_s0/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/A0[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.257</td>
<td>0.228</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.223%; tC2Q: 0.333, 36.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/add_1287_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>filter_i/add_1287_s3/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.046</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">filter_i/add_1287_s3/DOUT[9]</td>
</tr>
<tr>
<td>1.725</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">filter_i/data_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>filter_i/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>filter_i/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 93.413%; tC2Q: 0.046, 6.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[2]</td>
</tr>
<tr>
<td>1.959</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.263</td>
<td>0.234</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 95.162%; tC2Q: 0.045, 4.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>FMdemod/add_24_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>FMdemod/add_46_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][B]</td>
<td>FMdemod/add_24_s5/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.045</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">FMdemod/add_24_s5/DOUT[0]</td>
</tr>
<tr>
<td>1.959</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">FMdemod/add_46_s5/B1[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5/CLK</td>
</tr>
<tr>
<td>1.263</td>
<td>0.234</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>FMdemod/add_46_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.885, 95.162%; tC2Q: 0.045, 4.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_q/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>downsampler_q/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>downsampler_q/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C22[1][A]</td>
<td style=" font-weight:bold;">downsampler_q/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>downsampler_q/n14_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" background: #97FFFF;">downsampler_q/n14_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td style=" font-weight:bold;">downsampler_q/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>downsampler_q/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C22[1][A]</td>
<td>downsampler_q/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>downsampler_i/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>downsampler_i/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>downsampler_i/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">downsampler_i/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>downsampler_i/n14_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">downsampler_i/n14_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">downsampler_i/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>downsampler_i/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>downsampler_i/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth/ftw_accu_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth/ftw_accu_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dds_synth/ftw_accu_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">dds_synth/ftw_accu_2_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dds_synth/n77_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">dds_synth/n77_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">dds_synth/ftw_accu_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dds_synth/ftw_accu_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>dds_synth/ftw_accu_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>filter_i/history[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>filter_i/history[0]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>filter_i/history[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s2/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>filter_i/history[0]_0_s4517/I1</td>
</tr>
<tr>
<td>1.746</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" background: #97FFFF;">filter_i/history[0]_0_s4517/F</td>
</tr>
<tr>
<td>1.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">filter_i/history[0]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>filter_i/history[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>filter_i/history[0]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth_hf90/ftw_accu_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth_hf90/ftw_accu_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>dds_synth_hf90/ftw_accu_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">dds_synth_hf90/ftw_accu_18_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C37[0][A]</td>
<td>dds_synth_hf90/n61_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">dds_synth_hf90/n61_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">dds_synth_hf90/ftw_accu_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>dds_synth_hf90/ftw_accu_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>dds_synth_hf90/ftw_accu_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth_hf/ftw_accu_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth_hf/ftw_accu_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>dds_synth_hf/ftw_accu_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">dds_synth_hf/ftw_accu_18_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[0][A]</td>
<td>dds_synth_hf/n61_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">dds_synth_hf/n61_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">dds_synth_hf/ftw_accu_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>dds_synth_hf/ftw_accu_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>dds_synth_hf/ftw_accu_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth_nf/ftw_accu_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth_nf/ftw_accu_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>dds_synth_nf/ftw_accu_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">dds_synth_nf/ftw_accu_2_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C35[1][A]</td>
<td>dds_synth_nf/n77_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">dds_synth_nf/n77_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">dds_synth_nf/ftw_accu_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>dds_synth_nf/ftw_accu_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>dds_synth_nf/ftw_accu_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_synth_nf/ftw_accu_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_synth_nf/ftw_accu_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Systemclock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Systemclock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>dds_synth_nf/ftw_accu_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">dds_synth_nf/ftw_accu_6_s0/Q</td>
</tr>
<tr>
<td>1.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>dds_synth_nf/n73_s/I1</td>
</tr>
<tr>
<td>1.757</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">dds_synth_nf/n73_s/SUM</td>
</tr>
<tr>
<td>1.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">dds_synth_nf/ftw_accu_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>576</td>
<td>IOR17[A]</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>dds_synth_nf/ftw_accu_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>dds_synth_nf/ftw_accu_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n513_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>n513_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>n513_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth/ftw_accu_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth/ftw_accu_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth/ftw_accu_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth/ftw_accu_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth/ftw_accu_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth/ftw_accu_26_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth/ftw_accu_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth/ftw_accu_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth/ftw_accu_18_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth/ftw_accu_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth/ftw_accu_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth/ftw_accu_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth_nf/ftw_accu_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth_nf/ftw_accu_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth_nf/ftw_accu_29_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_synth_hf/ftw_accu_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>dds_synth_hf/ftw_accu_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>dds_synth_hf/ftw_accu_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filter_i/history[0]_0_s12</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>filter_i/history[0]_0_s12/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>filter_i/history[0]_0_s12/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filter_i/history[0]_0_s3883</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>filter_i/history[0]_0_s3883/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>filter_i/history[0]_0_s3883/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.051</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.301</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>Systemclock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>filter_i/history[0]_0_s3882</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>19.502</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>filter_i/history[0]_0_s3882/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>Systemclock</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_main_ibuf/O</td>
</tr>
<tr>
<td>38.066</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>filter_i/history[0]_0_s3882/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>576</td>
<td>clk_main_d</td>
<td>21.610</td>
<td>0.262</td>
</tr>
<tr>
<td>46</td>
<td>history[0]_0_21</td>
<td>25.535</td>
<td>2.180</td>
</tr>
<tr>
<td>43</td>
<td>history[0]_0_13</td>
<td>22.732</td>
<td>2.628</td>
</tr>
<tr>
<td>43</td>
<td>history[0]_0_17</td>
<td>22.308</td>
<td>2.646</td>
</tr>
<tr>
<td>36</td>
<td>history[0]_0_4806</td>
<td>24.951</td>
<td>2.479</td>
</tr>
<tr>
<td>32</td>
<td>history[275]_15_10</td>
<td>22.510</td>
<td>2.020</td>
</tr>
<tr>
<td>32</td>
<td>history[0]_0_4796</td>
<td>24.596</td>
<td>2.328</td>
</tr>
<tr>
<td>32</td>
<td>history[0]_0_4797</td>
<td>22.308</td>
<td>4.760</td>
</tr>
<tr>
<td>32</td>
<td>history[0]_0_4865</td>
<td>30.031</td>
<td>2.490</td>
</tr>
<tr>
<td>32</td>
<td>history[0]_0_4869</td>
<td>29.997</td>
<td>3.430</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R14C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C38</td>
<td>80.56%</td>
</tr>
<tr>
<td>R18C22</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C28</td>
<td>79.17%</td>
</tr>
<tr>
<td>R17C38</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name Systemclock -period 37.037 -waveform {0 18.518} [get_ports {clk_main}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
