# do Simple.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Simple
# 
# Top level modules:
# 	Simple
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Simple_vlg_sample_tst
# -- Compiling module Simple_vlg_check_tst
# -- Compiling module Simple_vlg_vec_tst
# 
# Top level modules:
# 	Simple_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Simple_vlg_vec_tst 
# Loading work.Simple_vlg_vec_tst
# Loading work.Simple
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.Simple_vlg_sample_tst
# Loading work.Simple_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port bout :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port aout :: @time = 1250000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG0 :: @time = 1250000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG1 :: @time = 2250000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG2 :: @time = 4250000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG3 :: @time = 15250000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port dir :: @time = 18000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG4 :: @time = 38750000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG5 :: @time = 38750000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG6 :: @time = 38750000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LEDG7 :: @time = 38750000.000 ps
#      Expected value = 0
#      Real value = 1
#          11 mismatched vectors : Simulation failed !
# ** Note: $finish    : Simple.vt(433)
#    Time: 100 us  Iteration: 0  Instance: /Simple_vlg_vec_tst/tb_out
