// Seed: 1542834763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb @(1 == 1) begin
    id_3 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_5, id_4, id_4
  );
  assign id_1 = 1;
  id_6(
      .id_0(1),
      .id_1(id_4),
      .id_2(1 ==? id_2),
      .id_3(1),
      .id_4(id_7),
      .id_5(),
      .id_6(1'd0),
      .id_7(id_3),
      .id_8(id_5)
  );
endmodule
