/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 224 176)
	(text "Register4_48bit" (rect 5 0 93 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Input[47..0]" (rect 0 0 62 14)(font "Arial" (font_size 8)))
		(text "Input[47..0]" (rect 21 27 83 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "RA_addr[1..0]" (rect 0 0 79 14)(font "Arial" (font_size 8)))
		(text "RA_addr[1..0]" (rect 21 43 100 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "W_addr[1..0]" (rect 0 0 73 14)(font "Arial" (font_size 8)))
		(text "W_addr[1..0]" (rect 21 59 94 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "WE" (rect 0 0 18 14)(font "Arial" (font_size 8)))
		(text "WE" (rect 21 75 39 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "CLK" (rect 0 0 23 14)(font "Arial" (font_size 8)))
		(text "CLK" (rect 21 91 44 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "RB_addr[1..0]" (rect 0 0 77 14)(font "Arial" (font_size 8)))
		(text "RB_addr[1..0]" (rect 21 107 98 121)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "RC_addr[1..0]" (rect 0 0 77 14)(font "Arial" (font_size 8)))
		(text "RC_addr[1..0]" (rect 21 123 98 137)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "A_data[47..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
		(text "A_data[47..0]" (rect 111 27 187 41)(font "Arial" (font_size 8)))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(port
		(pt 208 48)
		(output)
		(text "B_data[47..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "B_data[47..0]" (rect 112 43 187 57)(font "Arial" (font_size 8)))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "C_data[47..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "C_data[47..0]" (rect 112 59 187 73)(font "Arial" (font_size 8)))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 144))
	)
)
