<?xml version="1.0" encoding="utf-8"?>
<module id="ECTL" HW_revision="" XML_version="1" description="ECTL(Ethernet Multicore Interrupt Combiner Control)">
	<register id="EW_INTCTL_6" acronym="EW_INTCTL_6" offset="0x0000" width="32" description="Emac wrapper interrupt Control  Register ">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="RX7" width="1" begin="23" end="23" resetval="0" description="Controls the generation of the Rx7 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC receive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX6" width="1" begin="22" end="22" resetval="0" description="Controls the generation of the Rx6 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMICreceive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX5" width="1" begin="21" end="21" resetval="0" description="Controls the generation of the Rx5 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMICreceive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX4" width="1" begin="20" end="20" resetval="0" description="Controls the generation of the Rx4 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMICreceive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX3" width="1" begin="19" end="19" resetval="0" description="Controls the generation of the Rx3 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC receive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX2" width="1" begin="18" end="18" resetval="0" description="Controls the generation of the Rx2 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC receive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX1" width="1" begin="17" end="17" resetval="0" description="Controls the generation of the Rx1 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMICreceive interrupts are enabled"/>
		</bitfield>
		<bitfield id="RX0" width="1" begin="16" end="16" resetval="0" description="Controls the generation of the Rx0 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC receive interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC receive interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX7" width="1" begin="15" end="15" resetval="0" description="Controls the generation of the Tx7 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX6" width="1" begin="14" end="14" resetval="0" description="Controls the generation of the Tx6 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX5" width="1" begin="13" end="13" resetval="0" description="Controls the generation of the Tx5 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX4" width="1" begin="12" end="12" resetval="0" description="Controls the generation of the Tx4 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX3" width="1" begin="11" end="11" resetval="0" description="Controls the generation of the Tx3 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX2" width="1" begin="10" end="10" resetval="0" description="Controls the generation of the Tx2 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX1" width="1" begin="9" end="9" resetval="0" description="Controls the generation of the Tx1 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="TX0" width="1" begin="8" end="8" resetval="0" description="Controls the generation of the Tx0 interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC transmit interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC transmit interrupts are enabled"/>
		</bitfield>
		<bitfield id="_RESV_18" width="3" begin="7" end="5" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="MDIO_USER" width="1" begin="4" end="4" resetval="0" description="Controls the generation of the common interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC MDIO_USER  interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC MDIO_USER  interrupts are enabled"/>
		</bitfield>
		<bitfield id="MDIO_LINT" width="1" begin="3" end="3" resetval="0" description="Controls the generation of the common interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC MDIO_LINT  interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC MDIO_LINT  interrupts are  enabled"/>
		</bitfield>
		<bitfield id="STAT" width="1" begin="2" end="2" resetval="0" description="Controls the generation of the common interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC STAT  interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMIC STAT  interrupts are  enabled"/>
		</bitfield>
		<bitfield id="HOST" width="1" begin="1" end="1" resetval="0" description="Controls the generation of the common interrupt" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="EMIC HOST  interrupts are disabled"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="EMICHOST  interrupts are  enabled"/>
		</bitfield>
		<bitfield id="_RESV_23" width="1" begin="0" end="0" resetval="0" description="Reserved " range="" rwaccess="N"/>
	</register>
	<register id="RPCFG_8" acronym="RPCFG_8" offset="0x0018" width="32" description="RPIC Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIME_CFG" width="12" begin="27" end="16" resetval="0" description="Configures the divide by N value" range="" rwaccess="RW"/>
		<bitfield id="CNT_CFG" width="8" begin="15" end="8" resetval="0" description="Configures the time delay value" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TU" width="1" begin="3" end="3" resetval="0" description="Enables Write to TIME_CFG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables Write to TIME_CFG"/>
		</bitfield>
		<bitfield id="CU" width="1" begin="2" end="2" resetval="0" description="Enables Write to CNT_CFG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables Write to CNT_CFG"/>
		</bitfield>
		<bitfield id="TR" width="1" begin="1" end="1" resetval="0" description="Resets the timer Counter" range="" rwaccess="RW">
			<bitenum id="RESET" value="1" token="RESET" description="Resets the Divide by N counter"/>
		</bitfield>
		<bitfield id="CR" width="1" begin="0" end="0" resetval="0" description="Resets the Divide by N counter" range="" rwaccess="RW">
			<bitenum id="RESET" value="1" token="RESET" description="Resets the timer Counter"/>
		</bitfield>
	</register>
	<register id="RPSTAT_8" acronym="RPSTAT_8" offset="0x0038" width="32" description="RPIC Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIME" width="12" begin="27" end="16" resetval="0" description="Current time delay value" range="" rwaccess="R"/>
		<bitfield id="CNT" width="8" begin="15" end="8" resetval="0" description="Current Divide by N value" range="" rwaccess="R"/>
		<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIM_SM" width="2" begin="3" end="2" resetval="0" description="Timed Delay SM is in WAITING State" range="" rwaccess="R">
			<bitenum id="WAITING" value="11" token="WAITING" description="Timed Delay SM is in WAITING State"/>
			<bitenum id="DELAY" value="27" token="DELAY" description="Timed Delay SM is in DELAY State"/>
			<bitenum id="OUTPUT" value="267" token="OUTPUT" description="Timed Delay SM is in OUTPUT State"/>
		</bitfield>
		<bitfield id="DIV_SM" width="2" begin="1" end="0" resetval="0" description="Divide by N SM is in WAITING state" range="" rwaccess="R">
			<bitenum id="WAITING" value="11" token="WAITING" description="Divide by N SM is in WAITING state"/>
			<bitenum id="COUNT" value="27" token="COUNT" description="Divide by N SM is in COUNT state"/>
			<bitenum id="OUTPUT" value="267" token="OUTPUT" description="Divide by N SM is in OUTPUT state"/>
		</bitfield>
	</register>
	<register id="TPCFG_8" acronym="TPCFG_8" offset="0x0058" width="32" description="RPIC Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIME_CFG" width="12" begin="27" end="16" resetval="0" description="Configures the time delay value" range="" rwaccess="RW"/>
		<bitfield id="CNT_CFG" width="8" begin="15" end="8" resetval="0" description="Configures theDivide by N value" range="" rwaccess="RW"/>
		<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TU" width="1" begin="3" end="3" resetval="0" description="Enables Write to TIME_CFG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables Write to TIME_CFG"/>
		</bitfield>
		<bitfield id="CU" width="1" begin="2" end="2" resetval="0" description="Enables Write to CNT_CFG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables Write to CNT_CFG"/>
		</bitfield>
		<bitfield id="TR" width="1" begin="1" end="1" resetval="0" description="Resets the Divide by N counter" range="" rwaccess="RW">
			<bitenum id="RESET" value="1" token="RESET" description="Resets the Divide by N counter"/>
		</bitfield>
		<bitfield id="CR" width="1" begin="0" end="0" resetval="0" description="Resets the timer Counter" range="" rwaccess="RW">
			<bitenum id="RESET" value="1" token="RESET" description="Resets the timer Counter"/>
		</bitfield>
	</register>
	<register id="TPSTAT_8" acronym="TPSTAT_8" offset="0x0078" width="32" description="RPIC Register">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIME" width="12" begin="27" end="16" resetval="0" description="Current time delay value" range="" rwaccess="R"/>
		<bitfield id="CNT" width="8" begin="15" end="8" resetval="0" description="Current Divide by N value" range="" rwaccess="R"/>
		<bitfield id="_RESV_4" width="4" begin="7" end="4" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="TIM_SM" width="2" begin="3" end="2" resetval="0" description="Timed Delay SM is in WAITING State" range="" rwaccess="R">
			<bitenum id="WAITING" value="11" token="WAITING" description="Timed Delay SM is in WAITING State"/>
			<bitenum id="DELAY" value="27" token="DELAY" description="Timed Delay SM is in DELAY State"/>
			<bitenum id="OUTPUT" value="267" token="OUTPUT" description="Timed Delay SM is in OUTPUT State"/>
		</bitfield>
		<bitfield id="DIV_SM" width="2" begin="1" end="0" resetval="0" description="Divide by N SM is in WAITING state" range="" rwaccess="R">
			<bitenum id="WAITING" value="11" token="WAITING" description="Divide by N SM is in WAITING state"/>
			<bitenum id="COUNT" value="27" token="COUNT" description="Divide by N SM is in COUNT state"/>
			<bitenum id="OUTPUT" value="267" token="OUTPUT" description="Divide by N SM is in OUTPUT state"/>
		</bitfield>
	</register>
	<register id="PSCFG" acronym="PSCFG" offset="0x0098" width="32" description="Prescalar Config Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="N"/>
		<bitfield id="PRESCALE_CFG" width="16" begin="15" end="0" resetval="0" description="Contains the Reload value for the prescalar configuration value" range="" rwaccess="R/W"/>
	</register>
</module>
