HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist HW2P7 ||HW2P7.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW2P7.srr'/linenumber/184||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock HW2P7|CP which controls 4 sequential elements including count[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||HW2P7.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW2P7.srr'/linenumber/210||hw2p7.v(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\HW2P7.v'/linenumber/60
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||HW2P7.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW2P7.srr'/linenumber/212||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CP_c on CLKINT  I_2 ||HW2P7.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW2P7.srr'/linenumber/308||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock HW2P7|CP with period 10.00ns. Please declare a user-defined clock on port CP.||HW2P7.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\HW2P7.srr'/linenumber/357||null;null
Implementation;Place and Route;RootName:HW2P7
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||HW2P7_layout_log.log;liberoaction://open_report/file/HW2P7_layout_log.log||(null);(null)
