# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_sim_clk_gen_0_0/sim/main_sim_clk_gen_0_0.v" \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_xlconcat_0_0/sim/main_xlconcat_0_0.v" \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_0_0/sim/main_xlconstant_0_0.v" \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_1_0/sim/main_xlconstant_1_0.v" \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_2_0/sim/main_xlconstant_2_0.v" \
"../../../../Sum_DoP.ip_user_files/bd/main/ip/main_xlconstant_3_0/sim/main_xlconstant_3_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
