;; $Id: hc12.md,v 1.4 2014/05/30 03:24:51 querbach Exp $
;;
;; Machine description for GNU compiler, Motorola 68HC12 Version
;;
;;   Copyright (C) 2000 Real Time Systems Inc.

;; This file is part of GNU CC.

;; GNU CC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 1, or (at your option)
;; any later version.
;;
;; GNU CC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
;; GNU General Public License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GNU CC; see the file COPYING.  If not, write to
;; the Free Software Foundation, 59 Temple Place - Suite 330,
;; Boston, MA 02111-1307, USA.
;;
;;
;; This file is ported to 68HC12 by:
;;   Real-Time Systems Inc.
;;   1212 Austin Avenue, Coquitlam, B.C. Canada. V3H 3X3
;;   email: querbach@realtime.bc.ca

;;- instruction definitions
;;
;;- @@The original PO technology requires these to be ordered by speed,
;;- @@    so that assigner will pick the fastest.
;;
;;- See file "rtl.def" for documentation on define_insn, match_*, et. al.
;;
;;- When naming insn's (operand 0 of define_insn) be careful about using
;;- names from other targets machine descriptions.


;; The size of instructions in bytes.  These are conservative values used
;; for generating short branches where possible.

(define_attr "length" "" (const_int 3))


;; Attributes of user asm() instructions
;;
;; Forcing length to 256 here ensures long branches will be used to jump
;; around user asm's, since we cannot know their length.

(define_asm_attributes
  [(set_attr "length" "256")])



;; move instructions


(define_insn "movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=r,d,d,r,m,Q")
	(match_operand:QI 1 "general_operand" "r,I,mi,i,d,Qi"))]
  ""
  "@
   tfr\\t%1,%0
   clrb\\t
   ldab\\t%1
   ld%0\\t%1
   stab\\t%0
   movb\\t%1,%0"
  [(set_attr "length" "2,1,4,4,4,6")])



(define_insn "movhi"
  [(set (match_operand:HI 0 "nonimmediate_operand" "=r,d,r,m,Q")
	(match_operand:HI 1 "general_operand" "r,I,mi,r,Qi"))]
  ""
  "@
   tfr\\t%1,%0
   clrd\\t
   ld%0\\t%1
   st%1\\t%0
   movw\\t%1,%0"
  [(set_attr "length" "2,2,4,4,6")])



;; add instructions


(define_insn "addqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,d,m,d")
	(plus:QI (match_operand:QI 1 "nonimmediate_operand" "%0,0,0,0")
		 (match_operand:QI 2 "general_operand" "K,mi,K,d")))]
  ""
  "*
  {
     switch(which_alternative)
     {
       case 0:

	 if (INTVAL(operands[2]) > 0)
	   output_asm_insn(\"incb\\t\", operands);
	 else
	   output_asm_insn(\"decb\\t\", operands);
	 break;

       case 1:
	 output_asm_insn(\"addb\\t%2\", operands);
	 break;

       case 2:
	 if (INTVAL(operands[2]) > 0)
	   output_asm_insn(\"inc\\t%0\", operands);
	 else
	   output_asm_insn(\"dec\\t%0\", operands);
	 break;

       case 3:
	 output_asm_insn(\"aslb\\t\", operands);
	 break;
     }
     return \"\";
  }"
  [(set_attr "length" "2,3,6,1")])



(define_insn "addhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,B,B,B")
	(plus:HI (match_operand:HI 1 "register_operand" "%0,0,A,A")
		 (match_operand:HI 2 "general_operand" "mi,K,i,d")))]
  ""
  "*
  {
    switch(which_alternative)
    {
      case 0:
	output_asm_insn(\"add%0\\t%2\", operands);
	break;

      case 1:
	 if (INTVAL(operands[2]) > 0)
	   output_asm_insn(\"in%0\\t\", operands);
	 else
	   output_asm_insn(\"de%0\\t\", operands);
	 break;

      case 2:
	output_asm_insn(\"lea%0\\t%c2,%1\", operands);
	break;

      case 3:
	output_asm_insn(\"lea%0\\t%2,%1\", operands);
	break;
    }

    return \"\";
  }"
  [(set_attr "length" "4,1,4,2")])



(define_insn "addsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD,mD")
	(plus:SI (match_operand:SI 1 "nonimmediate_operand" "%mD,mD")
		 (match_operand:SI 2 "general_operand" "i,mD")))
   (clobber (reg:HI 0))]
  ""
  "*
  {
    switch (which_alternative)
    {
      case 0:
      {
	output_asm_HC1x(\"ldd\\t2+%1\", operands);
	output_asm_insn(\"addd\\t%2       & $FFFF\", operands);
	output_asm_HC1x(\"std\\t2+%0\", operands);

	output_asm_HC1x(\"ldd\\t0+%1\", operands);
	output_asm_insn(\"adcb\\t%2 >> 16 & $FF\", operands);
	output_asm_insn(\"adca\\t%2 >> 24 & $FF\", operands);
	output_asm_HC1x(\"std\\t0+%0\", operands);

	break;
      }

      case 1:
      {
	output_asm_HC1x(\"ldd\\t2+%1\", operands);
	output_asm_HC1x(\"addd\\t2+%2\", operands);
	output_asm_HC1x(\"std\\t2+%0\", operands);

	output_asm_HC1x(\"ldd\\t0+%1\", operands);
	output_asm_HC1x(\"adcb\\t1+%2\", operands);
	output_asm_HC1x(\"adca\\t0+%2\", operands);
	output_asm_HC1x(\"std\\t0+%0\", operands);

	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "15,14")])



(define_insn "addsf3"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(plus:SF (match_operand:SF 1 "nonimmediate_operand" "%mD")
		 (match_operand:SF 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sfsfsf\", \"addsf\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])



;; subtract instructions


(define_insn "subqi3"
  [(set (match_operand:QI 0 "register_operand" "=d")
	(minus:QI (match_operand:QI 1 "register_operand" "0")
		  (match_operand:QI 2 "general_operand" "mi")))]
  ""
  "subb\\t%2"
  [(set_attr "length" "3")])



(define_insn "subhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d,B")
	(minus:HI (match_operand:HI 1 "register_operand" "0,0,0")
		  (match_operand:HI 2 "general_operand" "mi,r,m")))]
  ""
  "*
  {
    switch(which_alternative)
    {
      case 0:
	output_asm_insn(\"subd\\t%2\", operands);
	break;

      case 1:
	output_asm_insn(\"psh%2\\t\", operands);
	output_asm_insn(\"subd\\t2,s+\", operands);
	break;

      case 2:
	output_asm_insn(\"xgd%0\\t\", operands);
	output_asm_insn(\"subd\\t%2\", operands);
	output_asm_insn(\"xgd%0\\t\", operands);
	break;
    }

    return \"\";
  }"
  [(set_attr "length" "3,4,8")])



(define_insn "subsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD,mD")
	(minus:SI (match_operand:SI 1 "general_operand" "mD,mD")
		  (match_operand:SI 2 "general_operand" "i,mD")))]
  ""
  "*
  {
    switch (which_alternative)
    {
      case 0:
      {
	output_asm_HC1x(\"ldd\\t2+%1\", operands);
	output_asm_insn(\"subd\\t%2       & $FFFF\", operands);
	output_asm_HC1x(\"std\\t2+%0\", operands);

	output_asm_HC1x(\"ldd\\t0+%1\", operands);
	output_asm_insn(\"sbcb\\t%2 >> 16 & $FF\", operands);
	output_asm_insn(\"sbca\\t%2 >> 24 & $FF\", operands);
	output_asm_HC1x(\"std\\t0+%0\", operands);

	break;
      }

      case 1:
      {
	output_asm_HC1x(\"ldd\\t2+%1\", operands);
	output_asm_HC1x(\"subd\\t2+%2\", operands);
	output_asm_HC1x(\"std\\t2+%0\", operands);

	output_asm_HC1x(\"ldd\\t0+%1\", operands);
	output_asm_HC1x(\"sbcb\\t1+%2\", operands);
	output_asm_HC1x(\"sbca\\t0+%2\", operands);
	output_asm_HC1x(\"std\\t0+%0\", operands);

	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "15,14")])



(define_insn "subsf3"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(minus:SF (match_operand:SF 1 "nonimmediate_operand" "mD")
		  (match_operand:SF 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sfsfsf\", \"subsf\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])



;; unsigned multiply instruction


(define_insn "umulqihi3"
   [(set (match_operand:HI 0 "register_operand" "=d,d")
	 (mult:HI (zero_extend:HI (match_operand:QI 1 "register_operand" "%0,0"))
		  (zero_extend:HI (match_operand:QI 2 "general_operand" "r,mi"))))]
  ""
  "*
  {
    switch(which_alternative)
    {
      case 0:
	output_asm_insn(\"tfr\\t%2,a\", operands);
	output_asm_insn(\"mul\\t\", operands);
	break;

      case 1:
	output_asm_insn(\"ldaa\\t%2\", operands);
	output_asm_insn(\"mul\\t\", operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "3,5")])


(define_insn "umulhi3"
   [(set (match_operand:SI 0 "register_operand" "=d")
	 (mult:HI (match_operand:HI 1 "register_operand" "%0")
		  (match_operand:HI 2 "register_operand" "y")))
   (clobber (reg:HI 1))]
  ""
  "emul\\t"
  [(set_attr "length" "1")])




;; signed multiply instructions


(define_insn "mulhi3"
   [(set (match_operand:HI 0 "register_operand" "=d")
	 (mult:HI (match_operand:HI 1 "register_operand" "%0")
		  (match_operand:HI 2 "register_operand" "y")))
   (clobber (reg:HI 1))]
  ""
  "emuls\\t"
  [(set_attr "length" "2")])


(define_insn "mulsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(mult:SI (match_operand:SI 1 "nonimmediate_operand" "%mD")
		 (match_operand:SI 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sisisi\", \"mulsi\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])


(define_insn "mulsf3"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(mult:SF (match_operand:SF 1 "nonimmediate_operand" "%mD")
		 (match_operand:SF 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sfsfsf\", \"mulsf\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])




;; unsigned divide and modulus instructions


(define_insn "udivhi3"
  [(set (match_operand:HI 0 "register_operand" "=y")
	(udiv:HI (match_operand:HI 1 "register_operand" "d")
		 (match_operand:HI 2 "register_operand" "0")))
   (clobber (reg:HI 0))]
  ""
  "exg\\tx,y\;idiv\\t\;exg\\tx,y"
  [(set_attr "length" "6")])


(define_insn "umodhi3"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(umod:HI (match_operand:HI 1 "register_operand" "0")
		 (match_operand:HI 2 "register_operand" "y")))
   (clobber (reg:HI 1))]
  ""
  "exg\\tx,y\;idiv\\t\;exg\\tx,y"
  [(set_attr "length" "6")])


(define_insn "udivsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(udiv:SI (match_operand:SI 1 "nonimmediate_operand" "mD")
		 (match_operand:SI 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sisisi\", \"udivsi\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])


(define_insn "umodsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(umod:SI (match_operand:SI 1 "nonimmediate_operand" "mD")
		 (match_operand:SI 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sisisi\", \"umodsi\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])




;; signed divide and modulus instructions


(define_insn "divhi3"
  [(set (match_operand:HI 0 "register_operand" "=y")
	(div:HI (match_operand:HI 1 "register_operand" "d")
		(match_operand:HI 2 "register_operand" "0")))
   (clobber (reg:HI 0))]
  ""
  "exg\\tx,y\;idivs\\t\;exg\\tx,y"
  [(set_attr "length" "6")])


(define_insn "modhi3"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(mod:HI (match_operand:HI 1 "register_operand" "0")
		(match_operand:HI 2 "register_operand" "y")))
   (clobber (reg:HI 1))]
  ""
  "exg\\tx,y\;idivs\\t\;exg\\tx,y"
  [(set_attr "length" "6")])


(define_insn "divsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(div:SI (match_operand:SI 1 "nonimmediate_operand" "mD")
		(match_operand:SI 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sisisi\", \"divsi\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])


(define_insn "modsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(mod:SI (match_operand:SI 1 "nonimmediate_operand" "mD")
		(match_operand:SI 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sisisi\", \"modsi\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])


(define_insn "divsf3"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(div:SF (match_operand:SF 1 "nonimmediate_operand" "mD")
		(match_operand:SF 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sfsfsf\", \"divsf\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])



(define_insn "modsf3"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(mod:SF (match_operand:SF 1 "nonimmediate_operand" "mD")
		(match_operand:SF 2 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
     HC1x_oper(\"sfsfsf\", \"modsf\", operands);
     return \"\";
  }"
  [(set_attr "length" "9")])



;; logical-and instructions


(define_insn "andqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=m,d,d")
	(and:QI (match_operand:QI 1 "nonimmediate_operand" "%0,0,0")
		(match_operand:QI 2 "general_operand" "i,mi,d")))]
  ""
  "@
   bclr\\t%0,%2^0FFh
   andb\\t%2
   \; nop"
  [(set_attr "length" "4,4,1")])


(define_insn "andhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d,d")
	(and:HI (match_operand:HI 1 "register_operand" "%0,0,0")
		(match_operand:HI 2 "general_operand" "i,r,m")))]
  ""
  "*
  {
    switch (which_alternative)
    {
      case 0:
	switch (INTVAL(operands[2]) & 0xFF00)
	{
	  case 0xFF00:
	    break;

	  case 0x0000:
	    output_asm_insn(\"clra\\t\",operands);
	    break;

	  default:
	    output_asm_insn(\"anda\\t%2 >> 8 & $FF\",operands);
	    break;
	}

	switch (INTVAL(operands[2]) & 0x00FF)
	{
	  case 0x00FF:
	    break;

	  case 0x0000:
	    output_asm_insn(\"clrb\\t\",operands);
	    break;

	  default:
	    output_asm_insn(\"andb\\t%2      & $FF\", operands);
	    break;
	}
	break;

      case 1:
	output_asm_insn(\"psh%2\\t\", operands);
	output_asm_insn(\"anda\\t1,s+\", operands);
	output_asm_insn(\"andb\\t1,s+\", operands);
	break;

      case 2:
	output_asm_HC1x(\"anda\\t0+%2\",operands);
	output_asm_HC1x(\"andb\\t1+%2\",operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,5,8")])



;; inclusive-or instructions


(define_insn "iorqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=m,d,d")
	(ior:QI (match_operand:QI 1 "general_operand" "%0,0,0")
		(match_operand:QI 2 "general_operand" "i,mi,d")))]
  ""
  "@
   bset\\t%0,%2
   orab\\t%2
   \; nop"
  [(set_attr "length" "4,4,1")])


(define_insn "iorhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d,d")
	(ior:HI (match_operand:HI 1 "register_operand" "%0,0,0")
		(match_operand:HI 2 "general_operand" "i,r,m")))]
  ""
  "*
  {
    switch (which_alternative)
    {
      case 0:
	if ((INTVAL(operands[2]) & 0xFF00) != 0x0000)
	  output_asm_insn(\"oraa\\t%2 >> 8 & $FF\",operands);
	if ((INTVAL(operands[2]) & 0x00FF) != 0x0000)
	  output_asm_insn(\"orab\\t%2      & $FF\", operands);
	break;

      case 1:
	output_asm_insn(\"psh%2\\t\", operands);
	output_asm_insn(\"oraa\\t1,s+\", operands);
	output_asm_insn(\"orab\\t1,s+\", operands);
	break;

      case 2:
	output_asm_HC1x(\"oraa\\t0+%2\",operands);
	output_asm_HC1x(\"orab\\t1+%2\",operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,5,6")])



;; exclusive-or instructions


(define_insn "xorqi3"
  [(set (match_operand:QI 0 "register_operand" "=d,d")
	(xor:QI (match_operand:QI 1 "general_operand" "%0,0")
		(match_operand:QI 2 "general_operand" "mi,d")))]
  ""
  "@
   eorb\\t%2
   clrb"
  [(set_attr "length" "3")])


(define_insn "xorhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d,d")
	(xor:HI (match_operand:HI 1 "general_operand" "%0,0,0")
		(match_operand:HI 2 "general_operand" "i,r,m")))]
  ""
  "*
  {
    switch (which_alternative)
    {
      case 0:
	if ((INTVAL(operands[2]) & 0xFF00) != 0x0000)
	  output_asm_insn(\"eora\\t%2 >> 8 & $FF\",operands);
	if ((INTVAL(operands[2]) & 0x00FF) != 0x0000)
	  output_asm_insn(\"eorb\\t%2      & $FF\", operands);
	break;

      case 1:
	output_asm_insn(\"psh%2\\t\", operands);
	output_asm_insn(\"eora\\t1,s+\", operands);
	output_asm_insn(\"eorb\\t1,s+\", operands);
	break;

      case 2:
	output_asm_HC1x(\"eora\\t0+%2\",operands);
	output_asm_HC1x(\"eorb\\t1+%2\",operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,5,6")])



;; arithmetic shift instructions


(define_insn "ashlqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,m,d")
	(ashift:QI (match_operand:QI 1 "general_operand" "0,0,0")
		   (match_operand:QI 2 "general_operand" "i,J,m")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
	for (count = INTVAL(operands[2]); count; count--)
	  output_asm_insn(\"aslb\\t\", operands);
	break;

      case 1:
	output_asm_insn(\"asl\\t%0\", operands);
	break;

      case 2:
	output_asm_insn(\"ldaa\\t%2\", operands);
	HC1x_oper(\"\", \"ashlqi\", operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,4,6")])



(define_insn "ashlhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d")
	(ashift:HI (match_operand:HI 1 "general_operand" "0,0")
		   (match_operand:HI 2 "general_operand" "i,r")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);

	switch (count)
	{
	  case 16:
	    output_asm_insn(\"clrd\", operands);
	    break;

	  case 8 ... 15:
	    output_asm_insn(\"tba\", operands);
	    output_asm_insn(\"clrb\", operands);
	    for (count -= 8; count; count--)
	      output_asm_insn(\"asld\\t\", operands);
	    break;

	  case 0 ... 7:
	    for ( ; count; count--)
	      output_asm_insn(\"asld\\t\", operands);
	    break;
	}
	break;
      }

      case 1:
      {
	output_asm_insn(\"pshx\\t\", operands);
	output_asm_insn(\"tfr\\t%2,x\", operands);
	HC1x_oper(\"\", \"ashlhi\", operands);
	output_asm_insn(\"pulx\\t\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "9,7")])


(define_insn "ashlsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD,mD")
	(ashift:SI (match_operand:SI 1 "general_operand" "mD,mD")
		   (match_operand:QI 2 "general_operand" "i,d")))
   (clobber (reg:HI 0))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);

	switch (count)
	{
	  case 32:
	    output_asm_insn(\"clrd\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    break;

	  case 24:
	    output_asm_HC1x(\"ldaa\\t3+%1\", operands);
	    output_asm_insn(\"clrb\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    output_asm_insn(\"clra\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    break;

	  case 16:
	    output_asm_HC1x(\"ldd\\t2+%1\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    output_asm_HC1x(\"clr\\t2+%0\", operands);
	    output_asm_HC1x(\"clr\\t3+%0\", operands);
	    break;

	  case 8:
	    output_asm_HC1x(\"ldd\\t1+%1\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    output_asm_HC1x(\"ldaa\\t3+%1\", operands);
	    output_asm_insn(\"clrb\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    break;

	  case 0:
	    break;

	  default:
	    output_asm_insn(\"ldab\\t%2\", operands);
	    HC1x_oper(\"sisiqi\", \"ashlsi\", operands);
	    break;

	}
	break;
      }

      case 1:
      {
	HC1x_oper(\"sisiqi\", \"ashlsi\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "16,7")])


(define_insn "ashrqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,m,d")
	(ashiftrt:QI (match_operand:QI 1 "general_operand" "0,0,0")
		     (match_operand:QI 2 "general_operand" "i,J,m")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
	for (count = INTVAL(operands[2]); count; count--)
	  output_asm_insn(\"asrb\\t\", operands);
	break;

      case 1:
	output_asm_insn(\"asr\\t%0\", operands);
	break;

      case 2:
	output_asm_insn(\"ldaa\\t%2\", operands);
	HC1x_oper(\"\", \"ashrqi\", operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,4,6")])



(define_insn "ashrhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d")
	(ashiftrt:HI (match_operand:HI 1 "general_operand" "0,0")
		     (match_operand:HI 2 "general_operand" "i,r")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);

	switch (count)
	{
	  case 15:
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    output_asm_insn(\"tab\\t\", operands);
	    break;

	  case 8 ... 14:
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    for (count -= 8; count; count--)
	      output_asm_insn(\"asrd\\t\", operands);
	    break;

	  case 0 ... 7:
	    for ( ; count; count--)
	      output_asm_insn(\"asrd\\t\", operands);
	    break;
	}
	break;
      }

      case 1:
      {
	output_asm_insn(\"pshx\\t\", operands);
	output_asm_insn(\"tfr\\t%2,x\", operands);
	HC1x_oper(\"\", \"ashrhi\", operands);
	output_asm_insn(\"pulx\\t\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "18,7")])



(define_insn "ashrsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD,mD")
	(ashiftrt:SI (match_operand:SI 1 "general_operand" "mD,mD")
		     (match_operand:QI 2 "general_operand" "i,d")))
   (clobber (reg:HI 0))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);
	count = (count > 31) ? 31 : count;

	switch (count)
	{
	  case 31:
	    output_asm_HC1x(\"ldab\\t0+%1\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 24:
	    output_asm_HC1x(\"ldab\\t0+%1\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 16:
	    output_asm_HC1x(\"ldd\\t0+%1\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 8:
	    output_asm_HC1x(\"ldd\\t1+%1\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_HC1x(\"ldab\\t0+%1\", operands);
	    output_asm_insn(\"sxtb\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 0:
	    break;

	  default:
	    output_asm_insn(\"ldab\\t%2\", operands);
	    HC1x_oper(\"sisiqi\", \"ashrsi\", operands);
	    break;

	}
	break;
      }

      case 1:
      {
	HC1x_oper(\"sisiqi\", \"ashrsi\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "15,7")])


;; logical shift instructions

(define_insn "lshrqi3"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,m,d")
	(lshiftrt:QI (match_operand:QI 1 "general_operand" "0,0,0")
		     (match_operand:QI 2 "general_operand" "i,J,m")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
	for (count = INTVAL(operands[2]); count; count--)
	  output_asm_insn(\"lsrb\\t\", operands);
	break;

      case 1:
	output_asm_insn(\"lsr\\t%0\", operands);
	break;

      case 2:
	output_asm_insn(\"ldaa\\t%2\", operands);
	HC1x_oper(\"\", \"lshrqi\", operands);
	break;
    }
    return \"\";
  }"
  [(set_attr "length" "4,4,6")])



(define_insn "lshrhi3"
  [(set (match_operand:HI 0 "register_operand" "=d,d")
	(lshiftrt:HI (match_operand:HI 1 "general_operand" "0,0")
		     (match_operand:HI 2 "general_operand" "i,r")))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);

	switch (count)
	{
	  case 16:
	    output_asm_insn(\"clrd\\t\", operands);
	    break;

	  case 8 ... 15:
	    output_asm_insn(\"tab\\t\", operands);
	    output_asm_insn(\"clra\\t\", operands);
	    for (count -= 8; count; count--)
	      output_asm_insn(\"lsrd\\t\", operands);
	    break;

	  case 0 ... 7:
	    for ( ; count; count--)
	      output_asm_insn(\"lsrd\\t\", operands);
	    break;
	}
	break;
      }

      case 1:
      {
	output_asm_insn(\"pshx\\t\", operands);
	output_asm_insn(\"tfr\\t%2,x\", operands);
	HC1x_oper(\"\", \"lshrhi\", operands);
	output_asm_insn(\"pulx\\t\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "9,7")])



(define_insn "lshrsi3"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD,mD")
	(lshiftrt:SI (match_operand:SI 1 "general_operand" "mD,mD")
		     (match_operand:QI 2 "general_operand" "i,d")))
   (clobber (reg:HI 0))]
  ""
  "*
  {
    int count;

    switch (which_alternative)
    {
      case 0:
      {
	count = INTVAL(operands[2]);
	count = (count > 32) ? 32 : count;

	switch (count)
	{
	  case 32:
	    output_asm_insn(\"clrd\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 24:
	    output_asm_HC1x(\"ldab\\t0+%1\", operands);
	    output_asm_insn(\"clra\\t\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_insn(\"clrb\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 16:
	    output_asm_HC1x(\"ldd\\t0+%1\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_insn(\"clrd\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 8:
	    output_asm_HC1x(\"ldd\\t1+%1\", operands);
	    output_asm_HC1x(\"std\\t2+%0\", operands);
	    output_asm_HC1x(\"ldab\\t0+%1\", operands);
	    output_asm_insn(\"clra\\t\", operands);
	    output_asm_HC1x(\"std\\t0+%0\", operands);
	    break;

	  case 0:
	    break;

	  default:
	    output_asm_insn(\"ldab\\t%2\", operands);
	    HC1x_oper(\"sisiqi\", \"lshrsi\", operands);
	    break;

	}
	break;
      }

      case 1:
      {
	HC1x_oper(\"sisiqi\", \"lshrsi\", operands);
	break;
      }
    }

    return \"\";
  }"
  [(set_attr "length" "13,7")])



;; negate instructions


(define_insn "negqi2"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,m")
	(neg:QI (match_operand:QI 1 "general_operand" "0,0")))]
  ""
  "@
   negb\\t
   neg\\t%0"
  [(set_attr "length" "1,3")])



(define_insn "neghi2"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(neg:HI (match_operand:HI 1 "general_operand" "0")))]
  ""
  "negd"
  [(set_attr "length" "5")])


(define_insn "negsi2"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(neg:SI (match_operand:SI 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sisi\", \"negsi\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])


(define_insn "negsf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(neg:SF (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sfsf\", \"negsf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; absolute value instructions


(define_insn "abssf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(abs:SF (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sfsf\", \"abssf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; square root instructions


(define_insn "sqrtsf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(sqrt:SF (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sfsf\", \"sqrtsf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; complement instructions


(define_insn "one_cmplqi2"
  [(set (match_operand:QI 0 "nonimmediate_operand" "=d,m")
	(not:QI (match_operand:QI 1 "nonimmediate_operand" "0,0")))]
  ""
  "*
  {
     switch (which_alternative)
     {
       case 0:
	 output_asm_insn(\"comb\\t\", operands);
	 break;
       case 1:
	 output_asm_insn(\"com\\t%1\", operands);
	 break;
     }

     return \"\";
   }"
  [(set_attr "length" "1,3")])



(define_insn "one_cmplhi2"
  [(set (match_operand:HI 0 "nonimmediate_operand" "=d,m")
	(not:HI (match_operand:HI 1 "general_operand" "0,0")))]
  ""
  "*
  {
     switch (which_alternative)
     {
       case 0:
	 output_asm_insn(\"comd\\t\", operands);
	 break;
       case 1:
	 output_asm_HC1x(\"com\\t0+%1\", operands);
	 output_asm_HC1x(\"com\\t1+%1\", operands);
	 break;
     }

     return \"\";
   }"
  [(set_attr "length" "2,6")])



;; test instruction


(define_insn "tstqi"
  [(set (cc0) (match_operand:QI 0 "nonimmediate_operand" "d,m"))]
  ""
  "@
   tstb\\t
   tst\\t%0"
  [(set_attr "length" "4")])


(define_insn "tsthi"
  [(set (cc0) (match_operand:HI 0 "register_operand" "C"))]
  ""
  "tst%0\\t"
  [(set_attr "length" "4")])


(define_insn "tstsf"
  [(set (cc0) (match_operand:SF 0 "nonimmediate_operand" "mD"))]
  ""
  "*
  {
    HC1x_oper(\"ccsf\", \"tstsf\", operands);
    return \"\";
  }"
  [(set_attr "length" "5")])



;; compare instruction


(define_insn "cmpqi"
  [(set (cc0) (compare (match_operand:QI 0 "register_operand" "d,!r")
		       (match_operand:QI 1 "general_operand" "mi,r")))]
  ""
  "@
   cmpb\\t%1
   illop\\tcmpqi %0 %1"
  [(set_attr "length" "3,3")])


(define_insn "cmphi"
  [(set (cc0) (compare (match_operand:HI 0 "register_operand" "C,C")
		       (match_operand:HI 1 "general_operand" "mi,r")))]
  ""
  "*
  {
    switch(which_alternative)
    {
      case 0:
	output_asm_insn(\"cp%0\\t%1\", operands);
	break;

      case 1:
	output_asm_insn(\"psh%1\\t\", operands);
	output_asm_insn(\"cp%0\\t2,s+\", operands);
	break;
    }

    return \"\";
  }"
  [(set_attr "length" "4,3")])


(define_insn "cmpsf"
  [(set (cc0) (compare (match_operand:SF 0 "nonimmediate_operand" "mD")
		       (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"ccsfsf\", \"cmpsf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; integer to floating point conversion


(define_insn "floatunshisf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(unsigned_float:SF (match_operand:HI 1 "register_operand" "d")))]
  ""
  "*
  {
    HC1x_oper(\"sfhi\", \"floatunshisf\", operands);
    return \"\";
  }"
  [(set_attr "length" "5")])


(define_insn "floathisf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(float:SF (match_operand:HI 1 "register_operand" "d")))]
  ""
  "*
  {
    HC1x_oper(\"sfhi\", \"floathisf\", operands);
    return \"\";
  }"
  [(set_attr "length" "5")])


(define_insn "floatunssisf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(unsigned_float:SF (match_operand:SI 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sfsi\", \"floatunssisf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])


(define_insn "floatsisf2"
  [(set (match_operand:SF 0 "nonimmediate_operand" "=mD")
	(float:SF (match_operand:SI 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sfsi\", \"floatsisf\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; floating point to integer conversions


(define_insn "fixuns_truncsfhi2"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(unsigned_fix:HI (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"hisf\", \"fixuns_truncsfhi\", operands);
    return \"\";
  }"
  [(set_attr "length" "5")])


(define_insn "fix_truncsfhi2"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(fix:HI (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"hisf\", \"fix_truncsfhi\", operands);
    return \"\";
  }"
  [(set_attr "length" "5")])


(define_insn "fixuns_truncsfsi2"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(unsigned_fix:SI (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sisf\", \"fixuns_truncsfsi\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])


(define_insn "fix_truncsfsi2"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=mD")
	(fix:SI (match_operand:SF 1 "nonimmediate_operand" "mD")))]
  ""
  "*
  {
    HC1x_oper(\"sisf\", \"fix_truncsfsi\", operands);
    return \"\";
  }"
  [(set_attr "length" "7")])



;; sign-extend move instructions


(define_insn "extendqihi2"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(sign_extend:HI (match_operand:QI 1 "general_operand" "0")))]
  ""
  "sxtb\\t"
  [(set_attr "length" "5")])



;; zero-extend move instructions


(define_insn "zero_extendqihi2"
  [(set (match_operand:HI 0 "register_operand" "=d")
	(zero_extend:HI (match_operand:QI 1 "general_operand" "0")))]
  ""
  "clra\\t"
  [(set_attr "length" "1")])



;; conditional branch instructions


(define_expand "beq"
  [(set (pc)
	(if_then_else (eq (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bne"
  [(set (pc)
	(if_then_else (ne (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bgt"
  [(set (pc)
	(if_then_else (gt (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bgtu"
  [(set (pc)
	(if_then_else (gtu (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "blt"
  [(set (pc)
	(if_then_else (lt (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bltu"
  [(set (pc)
	(if_then_else (ltu (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bge"
  [(set (pc)
	(if_then_else (ge (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bgeu"
  [(set (pc)
	(if_then_else (geu (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "ble"
  [(set (pc)
	(if_then_else (le (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_expand "bleu"
  [(set (pc)
	(if_then_else (leu (cc0) (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")


(define_insn "branch_true"
  [(set (pc)
	(if_then_else (match_operator 1 "comparison_operator"
				      [(cc0) (const_int 0)])
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "*
  {
    switch (get_attr_length(insn))
    {
      case 3:
	switch (GET_CODE (operands[1]))
	{
	  case EQ:
	   return \"beq\\t%l0\;\";
	  case NE:
	   return \"bne\\t%l0\;\";
	  case GT:
	   return \"bgt\\t%l0\;\";
	  case LE:
	   return \"ble\\t%l0\;\";
	  case GE:
	   return \"bge\\t%l0\;\";
	  case LT:
	   return \"blt\\t%l0\;\";
	  case GTU:
	   return \"bhi\\t%l0\;\";
	  case LEU:
	   return \"bls\\t%l0\;\";
	  case GEU:
	   return \"bhs\\t%l0\;\";
	  case LTU:
	   return \"blo\\t%l0\;\";
	}

      case 6:
	switch (GET_CODE (operands[1]))
	{
	  case EQ:
	   return \"lbeq\\t%l0\;\";
	  case NE:
	   return \"lbne\\t%l0\;\";
	  case GT:
	   return \"lbgt\\t%l0\;\";
	  case LE:
	   return \"lble\\t%l0\;\";
	  case GE:
	   return \"lbge\\t%l0\;\";
	  case LT:
	   return \"lblt\\t%l0\;\";
	  case GTU:
	   return \"lbhi\\t%l0\;\";
	  case LEU:
	   return \"lbls\\t%l0\;\";
	  case GEU:
	   return \"lbhs\\t%l0\;\";
	  case LTU:
	   return \"lblo\\t%l0\;\";
	}
    }
  }"
  [(set (attr "length")
	(if_then_else (ior (le (minus (match_dup 0)
				      (pc))
			       (const_int -129))
			   (ge (minus (match_dup 0)
				      (pc))
			       (const_int 128)))
		      (const_int 6)
		      (const_int 3)))])


(define_insn "branch_false"
  [(set (pc)
	(if_then_else (match_operator 1 "comparison_operator"
				      [(cc0) (const_int 0)])
		      (pc)
		      (label_ref (match_operand 0 "" ""))))]
  ""
  "*
  {
    switch (get_attr_length(insn))
    {
      case 3:
	switch (GET_CODE (operands[1]))
	{
	  case EQ:
	   return \"bne\\t%l0\;\";
	  case NE:
	   return \"beq\\t%l0\;\";
	  case GT:
	   return \"ble\\t%l0\;\";
	  case LE:
	   return \"bgt\\t%l0\;\";
	  case GE:
	   return \"blt\\t%l0\;\";
	  case LT:
	   return \"bge\\t%l0\;\";
	  case GTU:
	   return \"bls\\t%l0\;\";
	  case LEU:
	   return \"bhi\\t%l0\;\";
	  case GEU:
	   return \"blo\\t%l0\;\";
	  case LTU:
	   return \"bhs\\t%l0\;\";
	}

      case 6:
	switch (GET_CODE (operands[1]))
	{
	  case EQ:
	   return \"lbne\\t%l0\;\";
	  case NE:
	   return \"lbeq\\t%l0\;\";
	  case GT:
	   return \"lble\\t%l0\;\";
	  case LE:
	   return \"lbgt\\t%l0\;\";
	  case GE:
	   return \"lblt\\t%l0\;\";
	  case LT:
	   return \"lbge\\t%l0\;\";
	  case GTU:
	   return \"lbls\\t%l0\;\";
	  case LEU:
	   return \"lbhi\\t%l0\;\";
	  case GEU:
	   return \"lblo\\t%l0\;\";
	  case LTU:
	   return \"lbhs\\t%l0\;\";
	}
    }
  }"
  [(set (attr "length")
	(if_then_else (ior (le (minus (match_dup 0)
				      (pc))
			       (const_int -129))
			   (ge (minus (match_dup 0)
				      (pc))
			       (const_int 128)))
		      (const_int 6)
		      (const_int 3)))])



;; call instructions


(define_insn "call"
  [(call (match_operand:QI 0 "general_operand" "m")
	 (match_operand:SI 1 "general_operand" ""))]
  ""
  "jsr\\t%0"
  [(set_attr "length" "3")])


(define_insn "call_value"
  [(set (match_operand 0 "register_operand" "=r")
	(call (match_operand:QI 1 "general_operand" "m")
	      (match_operand:SI 2 "general_operand" "")))]
  ""
  "jsr\\t%1"
  [(set_attr "length" "3")])



;; no-op instruction


(define_insn "nop"
  [(const_int 0)]
  ""
  "nop\\t"
  [(set_attr "length" "1")])



;; table jump instruction
;;
;; note:  CASE_VECTOR_PC_RELATIVE is not defined

(define_insn "tablejump"
  [(set (pc)
	(match_operand:HI 0 "register_operand" "A"))
   (use (label_ref (match_operand 1 "" "")))]
  ""
  "jmp\\t0,%0"
  [(set_attr "length" "2")])



;; jump instructions


(define_insn "jump"
  [(set (pc) (label_ref (match_operand 0 "" "")))]
  ""
  "*
  {
    switch (get_attr_length(insn))
    {
      case 3:
	return \"bra\\t%l0\;\";

      case 6:
	return \"jmp\\t%l0\;\";
    }
  }"
  [(set (attr "length")
	(if_then_else (ior (le (minus (match_dup 0)
				      (pc))
			       (const_int -129))
			   (ge (minus (match_dup 0)
				      (pc))
			       (const_int 128)))
		      (const_int 6)
		      (const_int 3)))])


;; delete to avoid use in thunks:
;;
;;(define_insn "indirect_jump"
;;  [(set (pc) (match_operand:HI 0 "register_operand" "A"))]
;;  ""
;;  "jmp\\t0,%0\;"
;;  [(set_attr "length" "3")])



(define_insn "indirect_jump"
  [(set (pc) (match_operand:HI 0 "address_operand" "p"))]
  ""
  "jmp\\t%a0"
  [(set_attr "length" "3")])



;; peephole optimizations

;; Optimize the case of following an HI register store with a load of the
;; register just stored.

(define_peephole
  [(set (match_operand:HI 0 "memory_operand" "=m")
	(match_operand:HI 1 "register_operand" "r"))
   (set (match_operand:HI 2 "register_operand" "=r")
	(match_operand:HI 3 "memory_operand" "m"))]
  "   rtx_equal_p(operands[0], operands[3])
   && rtx_equal_p(operands[1], operands[2])"
  "st%1\\t%0\\t; redundant load"
  [(set_attr "length" "4")])



;; Optimize the case of following an HI register load with a store to the
;; location just loaded from.

(define_peephole
  [(set (match_operand:HI 0 "register_operand" "=r")
	(match_operand:HI 1 "memory_operand" "m"))
   (set (match_operand:HI 2 "memory_operand" "=m")
	(match_operand:HI 3 "register_operand" "r"))]
  "   rtx_equal_p(operands[0], operands[3])
   && rtx_equal_p(operands[1], operands[2])"
  "ld%0\\t%1\\t; redundant store"
  [(set_attr "length" "4")])


