
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118396                       # Number of seconds simulated
sim_ticks                                118395734422                       # Number of ticks simulated
final_tick                               1171064752487                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92555                       # Simulator instruction rate (inst/s)
host_op_rate                                   116915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3327525                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907560                       # Number of bytes of host memory used
host_seconds                                 35580.72                       # Real time elapsed on the host
sim_insts                                  3293177793                       # Number of instructions simulated
sim_ops                                    4159934892                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2433664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       584064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1959552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4982144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1402880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1402880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19013                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15309                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38923                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10960                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10960                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20555335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4933151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        11892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16550867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42080435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14055                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        11892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11849076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11849076                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11849076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20555335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4933151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        11892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16550867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53929510                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142131735                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23421842                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18980800                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030469                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9427677                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994348                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503559                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90204                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102173523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128924905                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23421842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11497907                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28167433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6589074                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3238364                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11923955                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1638194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138092910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109925477     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649624      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2022978      1.46%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960568      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114892      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601375      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213715      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761646      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13842635     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138092910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164790                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907080                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100977219                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4799692                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27732609                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4472310                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042653                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41287                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155511910                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75487                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4472310                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101831913                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1349494                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1997147                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26979794                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1462250                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153912046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21704                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270365                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       160989                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216248444                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716862703                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716862703                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45552934                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37461                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4967140                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14838908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7245821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122296                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607583                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151178019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140433132                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       191785                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27570561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59723634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138092910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.016947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79276021     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24719665     17.90%     75.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11545688      8.36%     83.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463480      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7532193      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989164      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958934      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458665      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149100      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138092910                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565219     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        112980     13.77%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142052     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117868736     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111225      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259603      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177034      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140433132                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988049                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             820251                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419971210                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178786432                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136900674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141253383                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344172                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3604940                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220048                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4472310                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         831008                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92172                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151215459                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14838908                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7245821                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80533                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2262566                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137900595                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741631                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532537                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19916943                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19586456                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175312                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970231                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137080051                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136900674                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82104995                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227463326                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963196                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360959                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28407836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033948                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133620600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919091                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83251256     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563562     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383356      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5448863      4.08%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335106      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561924      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320334      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989068      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767131      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133620600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767131                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282070740                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306907089                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4038825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.421317                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.421317                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703573                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703573                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621838407                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190687953                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145496340                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142131735                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23799668                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19301781                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030811                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9841123                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9163674                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2561775                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94020                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104006293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130128198                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23799668                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11725449                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28644368                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6610041                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2672054                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12149167                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1596947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139875994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111231626     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2020666      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3691566      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3348536      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2130812      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1746489      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1012909      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1058351      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13635039      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139875994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167448                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.915546                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102949448                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4050098                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28275576                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47821                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4553047                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4115893                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157500727                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4553047                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103775676                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1087837                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1786125                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27478599                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1194706                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155747175                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        227948                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       515319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220327722                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725244039                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725244039                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174465451                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45862271                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17180                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4286663                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14760393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7325960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84193                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1640384                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152798758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142020574                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161007                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26744267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58656086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139875994                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015332                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80384167     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24488846     17.51%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12871988      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7437859      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8241271      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3052237      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2714148      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       520806      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164672      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139875994                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569481     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117115     14.17%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140114     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119597840     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2009843      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17179      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13107355      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7288357      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142020574                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             826710                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424904859                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179577601                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138902515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142847284                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273972                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3386906                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120895                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4553047                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         702766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108492                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152833118                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14760393                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7325960                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1136802                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1133876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2270678                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139672217                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12586690                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2348357                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19874685                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19876293                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7287995                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982696                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139029226                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138902515                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81054158                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227616389                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977280                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356100                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101608021                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125109508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27724048                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056349                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135322947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924525                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83860238     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23840433     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11842669      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4028050      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4959166      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1738519      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1223591      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1013466      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2816815      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135322947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101608021                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125109508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18578552                       # Number of memory references committed
system.switch_cpus1.commit.loads             11373487                       # Number of loads committed
system.switch_cpus1.commit.membars              17180                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18058197                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112714174                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2580447                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2816815                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285339688                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310220343                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2255741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101608021                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125109508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101608021                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.398824                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.398824                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714886                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714886                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628906713                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194442750                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146736104                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34360                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142131735                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22888346                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18863222                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1900775                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8823686                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8526975                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2399109                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86054                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    102786820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126318755                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22888346                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10926084                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26825930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6140556                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5605057                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         11912504                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1548674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139429098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112603168     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2748007      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2347236      1.68%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2344496      1.68%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2227090      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1087720      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          757142      0.54%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1956892      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13357347      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139429098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161036                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888744                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       101663481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6968159                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26482143                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110400                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4204914                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3674954                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6374                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     152435507                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50414                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4204914                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       102173064                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4560696                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1262839                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26069436                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1158148                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151020957                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          461                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        412304                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       607064                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         3632                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    211331054                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    703818350                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    703818350                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166184986                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45146054                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32122                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16297                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3787611                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14997221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7794107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       307078                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1713439                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147173556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137250319                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24808164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     56853644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          471                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139429098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984374                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583419                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82895118     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23364177     16.76%     76.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11753735      8.43%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7700436      5.52%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6818853      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2674085      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3022854      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1104317      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        95523      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139429098                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         966088     74.67%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        157344     12.16%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170409     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113374599     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1978254      1.44%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15825      0.01%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14136206     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7745435      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137250319                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965656                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1293841                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009427                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    415327480                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172014515                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133204119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138544160                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       193712                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2933136                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          861                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       145849                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4204914                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3868610                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       272442                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147205680                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1191735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14997221                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7794107                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16297                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        222705                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12907                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1122572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1076038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2198610                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134919680                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13899412                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2330637                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21643541                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19030334                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7744129                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949258                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133209843                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133204119                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80342646                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218201482                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.937188                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368204                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98769905                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120915474                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     26299325                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1922366                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135224184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.894185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711237                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86742775     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22228036     16.44%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10658676      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4754823      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3727713      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1512328      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1544086      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1077367      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2978380      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135224184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98769905                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120915474                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19712336                       # Number of memory references committed
system.switch_cpus2.commit.loads             12064078                       # Number of loads committed
system.switch_cpus2.commit.membars              15826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17357076                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108791007                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2383546                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2978380                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           279460603                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298634862                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2702637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98769905                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120915474                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98769905                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.439019                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.439019                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694918                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694918                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609554611                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      183803368                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143835530                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31652                       # number of misc regfile writes
system.l20.replacements                         19027                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727432                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29267                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.855024                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.560035                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.322200                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3661.234159                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6323.883605                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024078                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357542                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617567                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54042                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54042                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19884                       # number of Writeback hits
system.l20.Writeback_hits::total                19884                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54042                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54042                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54042                       # number of overall hits
system.l20.overall_hits::total                  54042                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19013                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19026                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19013                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19026                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19013                       # number of overall misses
system.l20.overall_misses::total                19026                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5309957132                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5313706001                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5309957132                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5313706001                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5309957132                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5313706001                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73055                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73068                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19884                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19884                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73055                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73068                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73055                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73068                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.260256                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260388                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.260256                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260388                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.260256                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260388                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279280.341451                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279286.555293                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279280.341451                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279286.555293                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279280.341451                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279286.555293                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19013                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19026                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19013                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19026                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19013                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19026                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4132447065                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4135392081                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4132447065                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4135392081                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4132447065                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4135392081                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260256                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260388                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.260256                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260388                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.260256                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260388                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217348.501815                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217354.781930                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217348.501815                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217354.781930                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217348.501815                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217354.781930                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4577                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371002                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14817                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.038942                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.933299                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.738385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2132.250254                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7779.078062                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030853                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.208228                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759676                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34785                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34785                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10481                       # number of Writeback hits
system.l21.Writeback_hits::total                10481                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34785                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34785                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34785                       # number of overall hits
system.l21.overall_hits::total                  34785                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4563                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4577                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4563                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4577                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4563                       # number of overall misses
system.l21.overall_misses::total                 4577                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3414859                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1297829841                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1301244700                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3414859                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1297829841                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1301244700                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3414859                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1297829841                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1301244700                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39348                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39362                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10481                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10481                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39348                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39362                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39348                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39362                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116280                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115965                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116280                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115965                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116280                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284424.685733                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284300.786541                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284424.685733                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284300.786541                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284424.685733                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284300.786541                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3283                       # number of writebacks
system.l21.writebacks::total                     3283                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4563                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4577                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4563                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4577                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4563                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4577                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1015263360                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1017810949                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1015263360                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1017810949                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1015263360                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1017810949                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116280                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115965                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116280                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115965                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116280                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222499.092702                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222375.125410                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222499.092702                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222375.125410                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222499.092702                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222375.125410                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15320                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          711831                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27608                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.783505                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.301636                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.649462                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6129.176043                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6121.872859                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002547                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000460                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.498794                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.498199                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80771                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80771                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18296                       # number of Writeback hits
system.l22.Writeback_hits::total                18296                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80771                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80771                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80771                       # number of overall hits
system.l22.overall_hits::total                  80771                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15309                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15320                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15309                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15320                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15309                       # number of overall misses
system.l22.overall_misses::total                15320                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2912420                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4364463941                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4367376361                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2912420                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4364463941                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4367376361                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2912420                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4364463941                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4367376361                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        96080                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              96091                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18296                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18296                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        96080                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               96091                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        96080                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              96091                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159336                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159432                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159336                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159432                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159336                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159432                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285091.380299                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285076.785966                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285091.380299                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285076.785966                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 264765.454545                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285091.380299                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285076.785966                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4141                       # number of writebacks
system.l22.writebacks::total                     4141                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15309                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15320                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15309                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15320                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15309                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15320                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3416619008                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3418849630                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3416619008                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3418849630                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2230622                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3416619008                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3418849630                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159336                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159432                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159336                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159432                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159336                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159432                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223177.151218                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223162.508486                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223177.151218                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223162.508486                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 202783.818182                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223177.151218                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223162.508486                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011931556                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040184.588710                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11923939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11923939                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11923939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11923939                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11923939                       # number of overall hits
system.cpu0.icache.overall_hits::total       11923939                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11923955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11923955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923955                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11923955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923955                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582599                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.599637                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504658                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495342                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900409                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099591                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592182                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20694                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16584887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16584887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16584887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16584887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177460                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177460                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177460                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23923294826                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23923294826                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23923294826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23923294826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23923294826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23923294826                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762347                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762347                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762347                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762347                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018164                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010587                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010587                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010587                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010587                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134809.505387                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134809.505387                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134809.505387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134809.505387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134809.505387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134809.505387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19884                       # number of writebacks
system.cpu0.dcache.writebacks::total            19884                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104405                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104405                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104405                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9001764768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9001764768                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9001764768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9001764768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9001764768                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9001764768                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004358                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004358                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123219.009897                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123219.009897                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123219.009897                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123219.009897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123219.009897                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123219.009897                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997460                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010049459                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181532.308855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997460                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12149150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12149150                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12149150                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12149150                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12149150                       # number of overall hits
system.cpu1.icache.overall_hits::total       12149150                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4375896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4375896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12149167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12149167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12149167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12149167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12149167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12149167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39348                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168000569                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39604                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4242.010125                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.751847                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.248153                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905281                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094719                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9467251                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9467251                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7171260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7171260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17180                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17180                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17180                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16638511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16638511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16638511                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16638511                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119144                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119144                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119144                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119144                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119144                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119144                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14090695218                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14090695218                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14090695218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14090695218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14090695218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14090695218                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9586395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9586395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7171260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7171260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16757655                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16757655                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16757655                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16757655                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012428                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007110                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007110                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118266.091603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118266.091603                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118266.091603                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118266.091603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118266.091603                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118266.091603                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10481                       # number of writebacks
system.cpu1.dcache.writebacks::total            10481                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79796                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79796                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79796                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39348                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39348                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39348                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39348                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39348                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3597611997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3597611997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3597611997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3597611997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3597611997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3597611997                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91430.619015                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91430.619015                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91430.619015                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91430.619015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91430.619015                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91430.619015                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.941287                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006827354                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1827272.874773                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.941287                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017534                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882919                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11912490                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11912490                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11912490                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11912490                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11912490                       # number of overall hits
system.cpu2.icache.overall_hits::total       11912490                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3517564                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3517564                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3517564                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3517564                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3517564                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3517564                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11912504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11912504                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11912504                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11912504                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11912504                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11912504                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 251254.571429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 251254.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 251254.571429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 251254.571429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3003720                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3003720                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3003720                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3003720                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 273065.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 273065.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 96080                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190142584                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 96336                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1973.743813                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.500337                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.499663                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10790374                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10790374                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7616399                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7616399                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18406773                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18406773                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18406773                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18406773                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       403034                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       403034                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       403139                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        403139                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       403139                       # number of overall misses
system.cpu2.dcache.overall_misses::total       403139                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43407422640                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43407422640                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     17861084                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     17861084                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43425283724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43425283724                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43425283724                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43425283724                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11193408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11193408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7616504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7616504                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18809912                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18809912                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18809912                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18809912                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036006                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036006                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021432                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021432                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021432                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021432                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107701.639663                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107701.639663                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 170105.561905                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 170105.561905                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107717.893144                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107717.893144                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107717.893144                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107717.893144                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18296                       # number of writebacks
system.cpu2.dcache.writebacks::total            18296                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       306954                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       306954                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       307059                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       307059                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       307059                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       307059                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        96080                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        96080                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        96080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        96080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        96080                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        96080                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9906631374                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9906631374                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9906631374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9906631374                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9906631374                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9906631374                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103108.153351                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103108.153351                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103108.153351                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103108.153351                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103108.153351                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103108.153351                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
