xortre effici anonym multicast recept examin problem effici anonym multicast recept gener commun network present algorithm achiev anonym commun protect traffic analysi requir o1 amort commun complex link low comput comlex algorithm support sender anonym receiv anonym senderreceiv anonym b introduct one primari object adversari locat destroy commandandcontrol center site send command data variou stationsag henc one crucial ingredi almost network command center conceal confus adversari regard station issu command paper show use standard offtheshelf cryptograph tool novel way order conceal commandandcontrol center still assur easi commun center recipi specif show effici solut hide sender receiv messagedirect varieti threat model propos solut effici term commun overhead ie much addit inform must transmit order confus adversari term comput effici ie much comput must perform conceal moreov establish rigor guarante propos solut 11 problem consid modern cryptograph techniqu extrem good hide content data mean encrypt messag howev hide content messag hide fact messag sent receiv particular site thu locat network node send andor receiv lot messag adversari monitor fact even adversari understand messag fact lot outgo incom messag reveal site network node suffici activ make like target object paper address problem problem hide effici manner site ie commandandcontrol center transmit receiv lot data respect site network question address previous literatur ch81 rs93 price polynomi commun overhead bit transmiss per edg show amort solut fix preprocess stage transmit arbitrari polynomials messag anonym fashion use bit link span tree everi data bit transmiss across link 12 gener set threat model consid network processorsst processorst list station commun restrict mean commun ie could comput network radiosatellit connect etc moreov restrict topolog network gener methodolog work arbitrari network topolog one sever network node commandandcontrol center wish send command ie messag node network reiter question address paper hide site broadcast multicast data subset processor network explor question must specifi kind attack defend simpl attack defend restrict adversari call outsid adversari allow monitor commun channel allow infiltratemonitor intern content processor network side remark weak attack easi defend processor simpli transmit either nois encrypt messag commun channel nois indistinguish encrypt traffic complet hide commun pattern cours realist adversari one consid paper intern adversari monitor commun station addit also tri infiltr intern node network consid adversari may mount sophist attack manag compromis secur one sever intern node network wherebi capabl monitor extern traffic pattern also capabl examin everi messag data pass store infiltr node thu defin intern klisten adversari adversari monitor commun line site also manag monitor intern content k site network similar definit consid literatur see exampl rs93 ckor97 refer therein remark though paper restrict attent listen adversari monitor traffic tri sabotag similar fgy93 kmo94 differ object 13 comparison previou work one first work first one consid problem hide commun pattern network work chaum ch81 introduc concept mix singl processor network call mix serv relay processor p want send messag processor q encrypt use qs public key obtain 0 p encrypt pair use public key mix doubl encrypt messag sent mix mix decrypt messag get pair 0 q forward 0 q work direct appear pf85 ppw91 sgr97 singl mix processor secur singl processor cooper outsid adversari processor serv mix compromis inform adversari messag forward henc chaum point sequenc mix must employ price addit commun comput moreov singl mix scheme oper statist assumpt pattern commun case singl messag sent mix adversari monitor commun channel observ sender receiv particular messag extens mix scheme present rackoff simon rs93 embed nelement sort network depth polynomi logn mix incom messag requir polynomi mani logn synchron step step everi messag sent one site network anoth site network thu messag delay may proport logn time diamet network statist assumpt pattern commun somewhat relax rs93 introduc dummi commun everi processor send messag simultan howev number real dummi messag arriv destin avail traffic analyz rackoff simon also present rs93 scheme cope passiv intern adversari use randomli chosen committe multiparti comput eg gmw87 bgw88 ccd88 cfgn96 ckor97 gener secur multiparti comput use hide commun pattern network see exampl gmw87 ch88 wp90 bgw88 ccd88 cfgn96 ckor97 via secur function valuat howev anonym commun restrict form hide particip input henc may benefit less sophist effici algorithm particular chaum suggest ch88 use dcnet approach order achiev anonym commun approach similar dine cryptograph solut ch88 graph character random bit distribut given present specif choic effici instanc satisfi chaum graph character select small number key processor procedur secur distribut key use o1 amort commun complex link algorithm proven correct new argument prove bit commun equal probabl 0 1 particular adversari ch88 case anonym sender consid work suggest scheme also case receiv receiv respect anonym sender receiv anonym ch88 assum underli commun network ring backoff mechan repeatedli use send data work consid problem anonym commun span tree gener graph commun network note solut star tree network briefli mention pf85 pw87 detail way commun start termin specif network contribut detail design span tree commun network detail includ new scheme seed select ensur anonym presenc outsid adversari klisten intern dynam adversari scheme anonym receiv well anonym sender receiv specifi initi includ seed distribut commun termin procedur preserv anonym case span tree commun network addit use extra random sequenc produc pseudo random gener share sender receiv encrypt decrypt respect messag avoid use addit differ scheme encrypt decrypt transmiss long messag new approach fit transmiss long sequenc bit video inform sever recipi thu use anonym multicast multicast cabl tv initi scheme design cope problem inform reveal backoff mechan see bb89 use predefin order transmiss note work concern activ adversari corrupt program forg messag link assum wa89 extens suggest wa89 design failstop broadcast instead assum reliabl broadcast network n processor algorithm preprocess stage send o1 bit tree link order transmit cleartext bit data processor comput pseudorandom bit transmiss cleartext bit multipl anonym transmiss possibl execut parallel sever instanc algorithm instanc use part bandwidth commun link algorithm secur outsid adversari klisten intern dynam adversari remark though consid eavesdrop listen adversari similar fgy93 kmo94 consid byzantin adversari tri activ disrupt commun gmw87 14 simpl exampl subsect examin simpl special case order illustr issu consid solut special case stress though develop gener framework work gener case eg case gener commun graph unknown receiv etc well suppos deal network 9 node p1 gamma p2 gamma p3 gamma p4 gamma p5 gamma p6 gamma p7 gamma p8 gamma r r receiv node one p commandandcontrol center must broadcast command r p j j 6 decoy use transmiss purpos p r also use hide particular p real command control center simplifi exampl wish hide adversari p real command control center send messag r explain solut examin sever ineffici natur consid simpl strategi explain drawback communicationineffici solut one simpl ineffici way hide p commandandcontrol center everi p broadcast encrypt stream messag r thu r receiv 8 differ stream messag ignor messag except real commandandcontrol center decrypt one everi processor p forward messag smallernumb processor addit send messag clearli adversari monitor commun channel also monitor intern memori one p actual commandandcontrol center know p j broadcast actual messag drawback notic instead one incom messag r must receiv 8 messag thu throughput much inform real commandandcontrol center send r 1of total capac network becom larger solut becom even costli note solut enabl receiv identifi sender computationineffici solut previou exampl drawback messag decoy commandandcontrol node take bandwidth channel follow solut show difficulti avoid order explain solut shall use pseudorandom gener 1 bm84 ha90 ill89 first pick 8 seed pseudorandom gener give processor p seed processor p 1 stretch seed 1 long pseudorandom sequenc send time step next bit sequenc processor p 2 processor p 2 take bit got processor p 1 xor next bit pseudorandom sequenc gs 2 send p 3 forth processor p j real commandandcontrol center addit xor bit send bit actual messag processor r given 8 seed take incom messag messag commandand control center xore 8 differ pseudorandom sequenc henc r comput 8 pseudorandom sequenc subtract ie xor incom messag 8 pseudorandom sequenc get origin commandandcontrol messag advantag solut p j commandandcontrol center r clearli deduc processor real center moreov entir bandwidth channel commandandcontrol processor receiv use send messag center receiv drawback receiv must comput 8 differ pseudorandom sequenc order recov actual messag network size grow becom prohibit expens term comput receiv need perform order comput actual messag solut simpl exampl present solut comput effici communicationeffici secur adversari monitor commun line addit learn intern memori content one intermedi processor seed distribut particular commun session follow pick 9 random seed pseudorandom gener ffl give real commandandcontrol processor seed 0 ffl addit give processor p 1 seed fs processor p 3 two seed fs 3 4 g give processor p seed fs g initi seed truli random bit determinist expand long sequenc pseudorandom bit mani commerci avail pseudorandom gener offtheshelf gener suffici secur effici suffic ffl give receiv r one seed 0 suppos processor p 4 real commandandcontrol center distribut seed follow transmiss messag perform fashion previou solut processor receiv bitstream predecessor xor singl bit pseudorandom sequenc send next processor commandandcontrol center xor bit messag bit send notic adjac processor cancel one pseudorandom sequenc xore twice introduc new sequenc exampl processor p 2 cancel 2 introduc 3 moreov processor must comput output three seed yet easili verifi adversari monitor commun line addit learn seed singl processor p command control center gain inform p real command control center even learn two seed belong processor p cours simplifi exampl present work provid adversari monitor actual commandandcontrol center monitor memori content receiv note restrict resolv address paper moreov stress restrict solut present work adversari allow monitor one decoy processor note solut requir commandandcontrol receiv special common seed 0 one obviou extens ensur everi two processor distinct addit seed use commun point rest paper show scheme extend one robust adversari monitor upto k station solut everi processor requir comput number differ pseudorandom sequenc proport k particular 2k 1 moreov also show gener method arbitrarytopolog networksinfrastructur addit show initi distribut seed done without reveal commandandcontrol center actual locat commandandcontrol center hidden recipi messag well last show commun station back commandandcontrol center could achiev without station know node network center locat total anonym commun achiev solut vs publickey solut simpl solut privatekey solut assum protocol begin set seed pseudorandom function must distribut privat anonym manner thu combin solut preprocess stage distribut seed use publickey solut solut assum usersnod correspond public privat key share inform apriori thu overal solut publickey solut commun begin assum user share privat data usual mani cryptograph set overal effici come fact switch publickey privat key solut show 1 make effici privatekey implement 2 set privat key preprocess stage use public key anonym privat manner rest paper organ follow problem statement appear section 2 anonym commun xortre algorithm heart scheme appear 3 section 4 5 sketch anonym seed transmiss initi termin scheme respect extens conclud remark appear section 6 problem statement commun network describ commun graph e node processor network edg graph repres bidirect commun channel processor let us first defin assumpt requir use start adversari model adversari passiv listen adversari interven comput particular neither forg messag link corrupt program processor ffl outsid adversari adversari monitor commun link content processor memori ffl intern dynam klisten adversari insid adversari short adversari choos bug ie listen memori k processor target processor call corrupt compromis collud processor corrupt processor reveal inform know adversari howev still behav accord protocol adversari choos k faulti processor advanc adversari corrupt less k processor adversari choos next processor corrupt use inform adversari gain far processor alreadi corrupt follow assumpt use first phase algorithm respons seed distribut n processor publickeyprivatekey pair public key processor p known processor privat key p known p anonym commun parti categor four case ffl anonym non particip processor processor p wish send messag processor q without reveal rest processor insid outsid adversari fact p commun q ffl anonym sender non particip processor p wish receiv messag q without reveal ident processor includ q well insid outsid adversari ffl anonym receiv non particip processor p wish send multicast messag without reveal ident processor well insid outsid adversari ffl anonym sender receiv non particip processor processor p wish commun processor without know ident processor without reveal ident processor includ one commun well insid outsid adversari similar chatroom worldwideweb applic two processor wish commun one anoth total anonym without reveal anybodi els ident effici solut measur commun overhead number bit sent link order send bit cleartext data effici also measur comput overhead maxim number comput step perform processor order transfer bit cleartext data algorithm combin anonym seed transmiss initi commun termin anonym seed transmiss phase processor would like transmit anonym send seed pseudorandom sequenc gener rest processor anonym seed transmiss phase also resolv conflict multipl request transmiss anonym backoff mechan seed distribut commun start care commun initi termin procedur hide ident sender must perform first describ core algorithm commun phase commun phase seed use product pseudorandom sequenc anonym seed distribut present follow descript anonym commun phase 3 anonym commun 31 computationineffici solut commun algorithm design span tree gener commun graph relat parent child natur defin elect root start simpl ineffici algorithm requir comput step processor algorithm similar computationineffici solut present section 1 generaltopolog graph show make computationeffici well computationineffici solut sender chose distinct seed processor sender encrypt bit inform use seed processor includ seed seed use produc pseudorandom sequenc detail algorithm appear figur 1 symbol phi use denot binari xor oper note ith bit produc root result xore twice everi ith bit pseudorandom sequenc except sender sequenc sender commun upward encrypt bit data xore receiv use sender seed reveal cleartext note scheme resili number collud processor long sender receiv nonfaulti simpl scheme requir singl node sender comput pseudorandom bit bit data remark contrast xortre algorithm requir comput ok pseudorandom bit cope outsid adversari intern dynam k listen adversari next lemma state commun comput complex algorithm present figur 1 lemma 31 next two assert hold everi bit data transmit edg span tree ffl commun overhead algorithm o1 per edg ffl comput overhead algorithm pseudorandom bit comput processor per bit data proof time unit two bit sent link one upward downward sinc bit data sent everi time unit possibl except first last h time unit depth tree number bit sent link transmit bit data o1 second assert follow fact sender comput greatest number pseudo random bit everi time unit name pseudorandom bit everi time unit seed distribut ffl assign anonym distinct seed processor p ffl assign sender seed processor addit seed 0 ffl assign receiv addit seed seed 0 upward commun p sender ffl let ith bit data l ith bit receiv children p 0 ith bit pseudo random sequenc obtain addit seed 0 p j n ith bit pseudo random sequenc obtain seed ffl ith bit p j send parent phi b 0 n p sender l ith bit receiv children p j j ith bit pseudo random sequenc obtain seed ffl ith bit p communic parent downward commun ffl root processor calcul output parent send result everi children everi processor root send children everi bit receiv parent ffl receiv decrypt downward commun xore ith bit arriv parent ith bit pseudo random sequenc obtain 0 figur 1 comput step algorithm processor p j 32 toward ok solut choic seed realiz commun phase ok solut use nk seed k less bn2 gamma 1c processor receiv seed describ seed distribut decis sender use k consist two layer seed order processor arbitrari assign indic use relat follow straight forward manner first level let l n seed sender randomli choos first level sender use sequenc seed l 1 first layer first level l 1 1 second layer note l 1 2 obtain rotat seed 1 1 lth level similarli lth level 1 l distinct seed level l n seed lth level use two sequenc l l l l l l l l li obtain rotat l l l time receiv seed l il p receiv seed l thu end procedur everi processor assign 2k2 distinct seed figur 2 choic seed seed distribut procedur appear figur 2 exampl choic seed processor appear figur 3 seed 9 00 figur 3 exampl distribut seed 2 choic seed made sender follow properti ffl seed share exactli two processor ffl everi processor p p share distinct seed everi k1 processor immedi follow p least k1 processor rest processor includ p n otherwis 33 xortre algorithm present main algorithm xortre algorithm xortre algorithm appear figur 4 34 abstract game subsect describ abstract game serv us analyz prove correct xortre algorithm present previou subsect adversari get see output player adversari pick k player see seed claim later prove adversari pick sender everi one remain n gamma processor pick adversari equal like sender polybound adversari 2 proceed show assign seed yield special seed ds p processor p choos ds p seed assign nonfaulti processor p order processor index cyclic fashion processor follow ith processor 6 n processor index processor follow nth processor first processor assign new index processor sender index one processor follow sender index two forth new indic use interpret next follow prior last descript choic special seed appear figur 6 recal overwhelm probabl everi two processor share one seed note special seed select describ figur 6 special seed known k faulti processor theorem 32 abstract game n gamma nonfaulti processor equal like sender polybound intern klisten adversari proof prove ith bit produc nonfaulti processor equal like 0 1 polybound adversari let p first nonfaulti processor follow sender p among first k processor follow sender let ds p 1 special seed sender share nonfaulti processor p ith bit sender output result xor oper ith bit pseudorandom 2 adversari predict sender use adversari break pseudorandom gener seed distribut ffl assign seed processor describ figur 2 ffl assign sender one addit seed 0 ffl assign receiv addit seed seed f sender 0 upward commun sender ffl let ith bit data l ith bit receiv children p j 2k2 ith bit pseudorandom sequenc obtain seed p j ith bit pseudorandom sequenc obtain addit seed 0 p j ffl ith bit p j send parent 2k3 sender ffl ith bit p j communic parent downward commun ffl root processor calcul output parent send result everi children ffl everi non root processor send children everi bit receiv parent ffl receiv decrypt downward commun xore ith bit arriv parent ith bit pseudo random sequenc obtain 0 figur 4 xortre algorithm processor p j seed assign assign seed processor describ figur 2 assign sender one addit seed comput processor p use seed comput pseudorandom sequenc ith time unit sender comput ith bit everi pseudorandom sequenc xor bit ith bit data output result time unit everi processor p comput ith bit everi pseudorandom sequenc xor bit output result figur 5 abstract game sender p 1 k1 processor immedi follow sender share exactli one seed sender sinc k collud processor one k1 processor must nonfaulti pick p first nonfaulti processor assign ds p 1 special seed sender seed sender share processor p among k last processor p among last processor p assign 2k seed seed first layer k1 seed level k1 seed new appear processor prior p sinc k collud processor one next k processor nonfaulti let q first nonfaulti processor assign ds p seed p share q repeat procedur reach nonfaulti processor among last k processor processor q among k last processor note q new seed sinc seed assign first processor least one k 1th level fortun q share singl new seed everi last processor fact allow us continu special seed select procedur choos seed share next nonfaulti processor figur choic special seed sequenc among pseudorandom sequenc obtain ds p 1 sinc p nonfaulti processor share ds p 1 sender hold ith bit output sender equal like 0 1 polybound intern klisten adversari similar argument hold output p sinc exist special seed share next nonfaulti processor q gener hold output everi nonfaulti processor argument hold nonfaulti processor sender thu polynomiallybound kintern extern adversari distribut output indistinguish ident sender fact adversari dynam adversari impli corollari 33 proof corollari similar proof theorem 32 corollari 33 k 0 k adversari choos k 0 faulti processor processor equal like sender polybound intern klisten adversari 35 reduct abstract game subsect prove algorithm reveal inform ident sender tree exist algorithm reveal inform ident sender abstract game reduct togeth theorem 32 yield proof correct xortre algorithm assum adversari reveal inform sender tree n processor abstract game n node map tree follow 1 processor abstract game assign node tree 2 output everi processor parent comput follow let hight processor p number edg longest path p p leaf p travers root start processor hight ie leav output processor assign leav tree chang ie ident output abstract game comput output processor hight h use comput output comput output processor hight h 1 let q processor hight h 1 l ith comput bit output children q let b q origin ith output bit q abstract game comput output q b 1 phi b 2 phi figur 7 reduct theorem 34 xortre algorithm n gamma nonfaulti processor equal like sender polybound intern klisten adversari proof exist adversari reveal inform ident sender tree exist abstract game number processor seed distribut applic reduct figur 7 yield commun pattern reveal inform sender ident abstract game contradict theorem 32 thu contradict exist next lemma state commun comput overhead anonym commun algorithm lemma 35 next two assert hold everi bit data transmit edg span tree ffl commun overhead algorithm o1 per edg ffl comput overhead algorithm ok pseudorandom bit comput processor per bit data proof time unit two bit sent link one upward downward sinc bit data sent everi time unit possibl except first last h time unit depth tree number bit send link transmit bit data o1 second assert follow fact time unit processor gener 2k anonym seed transmiss first outlin main idea seed transmiss scheme give full detail everi processor publickey encrypt known processor virtual ring defin euler tour tree use seed transmiss note indic processor use descript relat locat virtual ring first processor send messag p 1 virtual ring processor wish broadcast send collect seed processor wish broadcast send dummi messag equal length anonym fashion p 1 know messag processor k 1 chaum mix ch81 use k real processor p 1 euler tour use mix henc p 1 identifi number nondummi arriv messag origin case one nondummi messag reach p 1 standard backoff algorithm initi p 1 exactli one messag contain collect seed arriv p 1 seed distribut procedur describ send collect seed p 1 use send seed p 2 point processor know one processor wish broadcast procedur repeat n time order allow anonym sender transmit collect seed everi processor notic process quadrat size ring number collud processor k length secur paramet ie let g secur paramet k send ogkn 2 bit per edg thu long messag size p broadcast greater ogkn 2 achiev o1 overal amort cost per edg otherwis get ogkn 2 p amort cost detail follow seed transmiss procedur use virtual ring r defin euler tour tree note edg appear exactli twice r therefor number edg node r 2 seed transmiss procedur start transmiss seed first processor p 1 let l list processor r clockwis order start p 1 indic 2 2n gamma 2 impli euler tour indic processor note singl processor may appear l 1 use term instanc appear defin reduc list rl 1 list processor obtain l 1 remov first instanc processor thu rl 1 everi processor appear exactli commun seed use anticlockwis direct defin last l real processor first l processor rl 1 transmit seed p l rl last l processor defin analog first stage everi processor want commun anoth processor send encrypt messag seed use p 1 note p 1 faulti processor thu care transmiss must carri let l list processor r anticlockwis order ie l 1 revers order l 1 includ one instanc processor p defin activ instanc processor p l 1 last appear p l 1 defin activ messag messag arriv activ instanc processor detail anonym seed transmiss p 1 appear figur 8 prove sequel inform concern ident request processor reveal anonym seed transmiss p 1 except inform conclud valu n number processor would like transmit processor start send messag p 2 fashion similar one use send seed p 1 processor send seed p 3 forth till processor send messag p n note n exactli one sender next commun session end seed distribut procedur everi processor hold seed distribut sender lemma 41 coalit k collud processor reveal ident seed distributor proof prove lemma transmiss seed sender p 1 note one last k1 real processor must nonfaulti p 1 nonfaulti inform start first processor send messag n p 1 p n p n want transmit data n contain seed use p 1 otherwis n empti messag ie messag identifi p 1 null messag p n use public last k processor n nest fashion first encrypt n pu 1 encrypt result messag pu 2 p n send k 1nest encrypt messag k1 n processor next activ instanc p n l 1 non activ messag processor p receiv non activ messag forward messag next processor accord l 1 activ messag proceed describ action taken processor upon arriv activ messag ffl first describ action taken processor p among last k1 real processor activ messag fm k1 arriv activ instanc p k 1encrypt messag contain seed use p 1 null messag messag receiv send messag next processor accord l 1 ffl turn consid processor p among last k processor activ messag fm arriv use privat key obtain fm g messag p 1 public key last processor p randomli order set fm send reorder set processor next accord l 1 note follow first reorder jth index j necessarili index sender arriv receiv activ messag fm 1 everi messag find number n processor would like transmit n 6 1 p 1 send messag valu n travers virtual ring upon receiv messag processor want transmit randomli choos wait time rang say 1 2n procedur send seed p 1 repeat n figur 8 anonym seed transmiss p 1 concern ident seed distributor reveal adversari otherwis p 1 faulti let p non faulti processor last reorder set fm upon arriv fm g sinc everi arriv encrypt p public key set kfaulti processor decrypt origin faulti processor p randomli order set fm hold coalit k processor reveal ident sender igamma1 fm g 5 initi termin seed distribut procedur transmiss data may start p n broadcast signal tree notifi leav start transmit data leav start send data way ensur everi nonleaf processor receiv ith bit children simultan thu delay start transmiss particular leaf l proport differ longest path leaf root distanc l root non leaf processor wait receiv ith bit children use bit seed comput ith bit send output parent note buffer use case processor complet synchron sender termin session send termin messag encrypt addit seed messag decrypt root broadcast rest processor notifi begin new anonym seed transmiss 6 extens conclud remark treatment far consid anonym sender case also anonym non particip processor simpl modif algorithm support anonym receiv case receiv play role sender previou solut order commun anonym fashion addit seed sender sender use scheme anonym sender case seed sender got receiv achiev anonym commun sender receiv anoni mou follow two particip p q would like commun send anonym distinct seed p possibl two particip send anonym distinct seed p 1 case p 1 broadcast processor two processor tri anonym chat backoff mechan use exactli two particip p q send seed p 1 p 1 encrypt broadcast two seed got seed encrypt use distinct interv pseudorandom expans two seed seed henc two processor use seed reveal seed processor stage p q continu anonym send seed p procedur continu p set k seed use encrypt messag sent q use encrypt messag sent p act sender use bit result xore bit produc set k seed bit special seed known receiv anonym sender scheme backoff mechan ensur one p q start commun replay first allow ie stop transmit data remark possibl two particip similar scheme secur algorithm deriv fact must nonfaulti processor among processor therefor adversari know least one key use encrypt decrypt messag sender receiv acknowledg thank ode goldreich ron rivest anonym refere help remark r detect disrupt dc protocol effici probabilist publickey encrypt scheme hide partial inform gener cryptograph strong sequenc pseudorandom bit complet theorem noncryptograph faulttoler distribut comput adapt secur multiparti comput random vs fault toler untrac electron mail return address digit pseudonym multiparti uncondit secur pro tocol dine cryptograph problem uncondit sender recipi untrac achiev electron privaci eavesdrop game graphtheoret approach privaci distribut system play mental game pseudorandom gener uniform assumpt pseudorandom gener oneway function reduc complet multiparti privat comput implement isdn without user observ mark network without user observ isdnmix untrac commun small bandwidth overhead anonym connect onion rout uncondit sender recipi untrac spite activ attack cryptograph defens traffic analysi tr gener cryptograph strong sequenc pseudorandom bit network without user observ play mental game dine cryptograph problem italicuncondit sender recipi untrac complet theorem noncryptograph faulttoler distribut comput multiparti uncondit secur protocol uncondit sender recipi untrac spite activ attack detect disrupt dc protocol dine cryptograph disco cryptograph defens traffic analysi adapt secur multiparti comput random vs faulttoler art comput program volum 1 3rd ed pseudorandom gener oneway function untrac electron mail return address digit pseudonym isdnmix anonym connect onion rout ctr chinchen chang chiyien chung effici protocol anonym multicast recept inform process letter v85 n2 p99103 31 januari nichola hopper eugen vasserman effect kanonym traffic analysi surveil proceed 5th acm workshop privaci electron societi octob 3030 2006 alexandria virginia usa steven seiden peter p chen r f lax j chen guoli ding new bound random buse theoret comput scienc v332 n13 p6381 28 februari 2005 jiejun kong dapeng wu xiaoyan hong mario gerla mobil traffic sensor network versu motionmix trace protect mobil wireless node proceed 3rd acm workshop secur ad hoc sensor network novemb 0707 2005 alexandria va usa