/dts-v1/;
#include "sun8i-r11-linux.dtsi"
#include "sunxi-common-regulators.dtsi"

/ {
	model = "R11 86Panel";
	compatible = "YuzukiHD,R11-86Panel", "allwinner,sun8i-r11", "allwinner,sun8i-v3s";

	aliases {
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	panel {
		compatible = "qiaodian,qd43003c0-40", "simple-panel";
		#address-cells = <1>;
		#size-cells = <0>;
		port {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
			panel_input: endpoint {
				reg = <0>;
				remote-endpoint = <&tcon0_out_panel>;
			};
		};
	};
	
	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm 0 1000000 1>;
		brightness-levels = <0 4 8 16 32 64 128 160 200 255>;
		default-brightness-level = <6>;
		status = "okay";
	};
};

&pio {
    csi1_8bit: csi1-8bit@0 {
        pins = "PE6","PE7","PE8","PE9","PE10","PE11","PE12","PE13","PE14","PE15";
        bias-disable;
        function = "csi";
    };

    csi1_clk: csi1-clk@0 {
        pins = "PE0","PE2","PE3";
        bias-disable;
        function = "csi";
    };

	csi1_mclk: csi1-mclk@0 {
        pins = "PE1";
        bias-disable;
        function = "csi";
    };

    i2c1_pins: i2c1 {
        pins = "PE21", "PE22";
        function = "i2c1";
    };
                        
    lcd_rgb666_pins: lcd-rgb666-pd {
        pins = "PD0", "PD1", "PD2", "PD3", "PD4", "PD5",
                "PD6", "PD7", "PD8", "PD9", "PD10", "PD11",
                "PD12", "PD13", "PD14", "PD15", "PD16", "PD17",
                "PD18", "PD19", "PD20", "PD21";
        function = "lcd";
    };
};

&tcon0 {
    pinctrl-names = "default";
    pinctrl-0 = <&lcd_rgb666_pins>;
    status = "okay";
};

&tcon0_out {
    tcon0_out_panel: endpoint@0 {
        reg = <0>;
        remote-endpoint = <&panel_input>;
    };
};

&de {
    status = "okay";
};

&rtc {
	status = "disabled";
};

&mmc0 {
	non-removable;
	bus-width = <4>;
	vmmc-supply = <&reg_vcc3v3>;
	status = "okay";
};

&mmc1 {
	broken-cd;
	bus-width = <4>;
	vmmc-supply = <&reg_vcc3v3>;
	status = "okay";
};

&uart0 {
	pinctrl-0 = <&uart0_pb_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&uart1 {
	pinctrl-0 = <&uart1_pg_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&uart2 {
	pinctrl-0 = <&uart2_pb_pins>;
	pinctrl-names = "default";
	status = "disabled";
};

&usb_otg {
	dr_mode = "otg";
	status = "okay";
};

&usbphy {
	status = "okay";
};

&csi1 {
    status = "disabled";
    pinctrl-names = "default";
    pinctrl-0 = <&csi1_clk &csi1_8bit>;

    port {
        csi1_ep: endpoint {
			remote-endpoint = <&ov5640_ep>;
			hsync-active = <0>;
			vsync-active = <0>;
			bus-width = <8>;
			pclk-sample = <1>;
    	};
	};
};

&i2c0 {
    status = "disabled";

    rtp@48 {
    	compatible = "ti,tsc2007";
        reg = <0x49>;
        interrupt-parent = <&pio>;
        interrupts = <1 10 IRQ_TYPE_EDGE_FALLING>;
        gpios = <&pio 1 10 GPIO_ACTIVE_LOW>;
        pendown-gpio = <&pio 1 10 GPIO_ACTIVE_LOW>;
        ti,x-plate-ohms = <660>;
        wakeup-source;
		status = "disabled";
    };

	rtc@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
        status = "disabled";
	};

	hym8563@51 {
		compatible = "haoyu,hym8563";
		reg = <0x51>;
		#clock-cells = <0>;
		status = "disabled";
	};

	ds1307@68 {
		compatible = "dallas,ds1307";
		reg = <0x68>;
		status = "disabled";
	};

	ctp@14 {
		compatible = "goodix,gt911";
		reg = <0x14>;
		interrupt-parent = <&pio>;
		interrupts = <1 10 IRQ_TYPE_EDGE_FALLING>; // PB10
		irq-gpios = <&pio 1 10 GPIO_ACTIVE_HIGH>;  // PB10
		reset-gpios = <&pio 1 3 GPIO_ACTIVE_HIGH>; // PB3
		status = "disabled";
	};

	ctp@5d {
		compatible = "goodix,gt911";
		reg = <0x5d>;
		interrupt-parent = <&pio>;
		interrupts = <1 10 IRQ_TYPE_EDGE_FALLING>; // PB10
		irq-gpios = <&pio 1 10 GPIO_ACTIVE_HIGH>;  // PB10
		reset-gpios = <&pio 1 3 GPIO_ACTIVE_HIGH>; // PB3
		status = "disabled";
	};
};

&i2c1 {
    pinctrl-0 = <&i2c1_pins>;
    pinctrl-names = "default";
    status = "disabled";

	ov2640: camera@30 {
        compatible = "ovti,ov2640";
        reg = <0x30>;
        pinctrl-names = "default";
        pinctrl-0 = <&csi1_mclk>;
        clocks = <&ccu CLK_CSI1_MCLK>;
        clock-names = "xvclk";
        assigned-clocks = <&ccu CLK_CSI1_MCLK>;
        assigned-clock-rates = <24000000>;
		status = "disabled";

        port {
            ov2640_ep: endpoint {
                remote-endpoint = <&csi1_ep>;
                hsync-active = <0>;
                vsync-active = <0>;
                bus-width = <8>;
                pclk-sample = <1>;

            };
        };
    };

    ov5640: camera@30 {
        compatible = "ovti,ov5640";
        reg = <0x3c>;
        pinctrl-names = "default";
        pinctrl-0 = <&csi1_mclk>;
        clocks = <&ccu CLK_CSI1_MCLK>;
        clock-names = "xclk";
        assigned-clocks = <&ccu CLK_CSI1_MCLK>;
        assigned-clock-rates = <24000000>;
		status = "okay";

        port {
            ov5640_ep: endpoint {
                remote-endpoint = <&csi1_ep>;
                hsync-active = <0>;
                vsync-active = <0>;
                bus-width = <8>;
                pclk-sample = <1>;
            };
		};
	};
};

&ehci0 {              
    status = "okay";
};

&ohci0 {
    status = "okay";
};

&codec {
	allwinner,audio-routing = "Headphone", "HP", "Headphone", "HPCOM", "Mic", "MIC1";
	status = "okay";
};

&pwm {
    pinctrl-names = "default";
    pinctrl-0 = <&pwm0_pins>;
    status = "okay";
};

&spi0 {
    status = "okay";
    spi-nor@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "winbond,w25q128", "jedec,spi-nor";
        reg = <0>;
        spi-max-frequency = <50000000>;
		status = "okay";
        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;
            partition@0 {
                label = "u-boot";
                reg = <0x000000 0x70000>;
                read-only;
            };
            partition@1 {
                label = "dtb";
                reg = <0x70000 0x10000>;
                read-only;
            };
            partition@2 {
            	label = "kernel";
                reg = <0x80000 0x500000>;
                read-only;
            };
            partition@3 {
            	label = "rom";
            	reg = <0x580000 0x980000>;
            	read-only;
            };
            
            partition@4 {
                label = "overlay";
                reg = <0xF00000 0x200000>;
            };
        };
    };
    spi-nand@0 {
        #address-cells = <1>;
        #size-cells = <1>;
        compatible = "spi-nand";
        reg = <0>;
        spi-max-frequency = <50000000>;
        status = "disabled";

        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;

            partition@0 {
                label = "u-boot";
                reg = <0x000000 0x80000>;
                read-only;
            };
            partition@1 {
                label = "dtb";
                reg = <0x80000 0x20000>;
                read-only;
            };
            partition@2 {
                label = "kernel";
                reg = <0x100000 0x700000>;
                read-only;
            };
            partition@3 {
                label = "rom";
                reg = <0x800000 0x4000000>;
                read-only;
            };
            partition@4 {
                label = "overlay";
                reg = <0x4800000 0x3000000>;
            };
        };
    };
};