{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace inst memory_0 -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace inst RV32I_single_0 -pg 1 -lvl 4 -y -220 -defaultsOSRD
preplace inst mux_reg_write_0 -pg 1 -lvl 3 -y 50 -defaultsOSRD
preplace inst pre_memory_logic_0 -pg 1 -lvl 1 -y 170 -defaultsOSRD
preplace inst clock_div_0 -pg 1 -lvl 1 -y -260 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 6 -y 20 -defaultsOSRD
preplace inst mux_output_0 -pg 1 -lvl 7 -y 200 -defaultsOSRD
preplace inst post_memory_logic_0 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst registers_0 -pg 1 -lvl 4 -y 30 -defaultsOSRD
preplace inst mux_reg_descr_alu_0 -pg 1 -lvl 5 -y 60 -defaultsOSRD
preplace inst pc_logic_0 -pg 1 -lvl 1 -y 0 -defaultsOSRD
preplace inst mux_reg_pc_alu_0 -pg 1 -lvl 5 -y -80 -defaultsOSRD
preplace inst Descrambler_1 -pg 1 -lvl 4 -y 190 -defaultsOSRD
preplace inst brach_logic_0 -pg 1 -lvl 7 -y -170 -defaultsOSRD
preplace netloc mux_reg_write_0_reg_write_input 1 3 1 N
preplace netloc pc_logic_0_pc_plus_4 1 1 2 NJ 10 -90
preplace netloc brach_logic_0_mux_next_pc 1 0 8 -830 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 NJ 350 1840
preplace netloc mux_reg_descr_alu_0_alu_B 1 5 1 1140
preplace netloc clock_div_0_div_clk 1 0 4 -820 250 -440 330 N 330 360
preplace netloc post_memory_logic_0_out1_out 1 2 2 -70 310 330
preplace netloc RV32I_single_0_mux_output 1 4 3 N -270 N -270 1440
preplace netloc RV32I_single_0_mux_reg_descr_alu 1 4 1 750
preplace netloc registers_0_reg_1_out 1 4 1 770
preplace netloc ALU_0_overflow 1 6 1 1450
preplace netloc ALU_0_sum 1 6 1 1420
preplace netloc RV32I_single_0_control_mem_logic 1 0 5 -810 290 N 290 -90 320 NJ 320 710
preplace netloc mux_output_0_output_bus 1 0 8 -800 90 -430J 30 -110J 360 NJ 360 NJ 360 NJ 360 NJ 360 1830
preplace netloc RV32I_single_0_control_alu 1 4 2 NJ -190 1130
preplace netloc memory_0_out1 1 2 1 -130
preplace netloc pre_memory_logic_0_byte_enable 1 1 1 -430
preplace netloc RV32I_single_0_mux_reg_pc_alu 1 4 1 760
preplace netloc ALU_0_sign 1 6 1 1430
preplace netloc ALU_0_zero 1 6 1 1410
preplace netloc RV32I_single_0_mux_reg_write 1 2 3 -80 340 NJ 340 730
preplace netloc Descrambler_1_descr_imm 1 4 3 760 200 N 200 N
preplace netloc memory_0_instr 1 2 2 -120 300 340
preplace netloc Net1 1 0 4 -810 100 -420J 40 -100J 140 350
preplace netloc Net 1 0 3 -800 240 -410J 280 -100
preplace netloc RV32I_single_0_control_reg_writeenable 1 3 2 370 -70 720
preplace netloc mux_reg_pc_alu_0_alu_A 1 5 1 1120
preplace netloc pc_logic_0_pc 1 1 4 -410 -370 N -370 N -370 770
preplace netloc RV32I_single_0_control_mem_writeenable 1 1 4 -400 -380 NJ -380 NJ -380 720
preplace netloc RV32I_single_0_control_branch 1 4 3 740J -200 N -200 N
levelinfo -pg 1 -850 -620 -260 130 540 950 1280 1650 1860 -top -430 -bot 370
"
}
0
