use crate::sexpr::{sexpr, SExpr};
use base_core::spec::types::{
    ComponentAssignment, FunctionalBlock, HardwareSpec, NetSegment, SynthesizedSpec,
};
use base_core::mapping::netlist::generate_netlist;
use base_core::component_db::ComponentDb;
use chrono::Local;

/// Gerador de esquemático KiCad (.kicad_sch)
pub struct SchematicGenerator {
    component_db: Option<ComponentDb>,
}

impl SchematicGenerator {
    pub fn new(db: Option<ComponentDb>) -> Self {
        Self { component_db: db }
    }

    /// Gera o conteúdo do arquivo .kicad_sch a partir de um SynthesizedSpec
    pub fn generate(&self, spec: &SynthesizedSpec) -> String {
        let mut body = Vec::new();

        // Title block — draft label obrigatório (Path to Real R5)
        let title_block = sexpr("title_block")
            .list(sexpr("title").atom("engineering_draft — NOT FABRICABLE"))
            .list(sexpr("date").atom(&Local::now().format("%Y-%m-%d").to_string()))
            .list(sexpr("rev").atom("draft"))
            .list(sexpr("company").atom("B.A.S.E."));
        body.push(title_block);

        // Power symbols
        body.push(self.make_power_symbol("GND", 0, 0));
        body.push(self.make_power_symbol("VCC_3V3", 200, 0));
        body.push(self.make_power_symbol("VCC_5V", 400, 0));

        // Component symbols (+ anotações de pin UART quando o DB tem pins)
        let mut ref_counter = 0u64;
        for assignment in &spec.assignments {
            let (symbol, annotations) =
                self.make_component_symbol(assignment, &mut ref_counter);
            body.push(symbol);
            body.extend(annotations);
        }

        // Wires (nets)
        if let Some(ref netlist) = spec.netlist {
            for net in netlist {
                let wire = self.make_wire(net);
                body.push(wire);
            }
        }

        // Nets declaration
        let net_names = self.collect_net_names(&spec.assignments);
        for (code, name) in net_names.iter().enumerate() {
            body.push(
                sexpr("net")
                    .atom(&format!("(code {})", code))
                    .atom(&format!("(name \"{}\")", name)),
            );
        }

        // Shell
        let header = sexpr("kicad_sch")
            .atom("(version 20231121)")
            .atom("(generator \"base-pcb\")");
        let mut output = String::new();
        output.push_str("; engineering_draft — NOT FABRICABLE\n");
        output.push_str(&header.to_string(0));
        output.push('\n');
        for expr in &body {
            output.push_str(&expr.to_string(1));
            output.push('\n');
        }
        output
    }

    fn make_power_symbol(&self, name: &str, x: i64, y: i64) -> SExpr {
        sexpr("symbol")
            .atom(&format!("(lib_id \"power:{}\")", name))
            .atom(&format!("(at {} {})", x, y))
            .atom("(unit 1)")
            .atom("(in_bom yes)")
            .atom("(on_board yes)")
            .list(
                sexpr("property")
                    .atom("Reference")
                    .atom(&format!("#{}", name))
                    .list(sexpr("at").atom(&format!("{} {}", x, y.saturating_sub(100)))
                        .list(sexpr("effects").list(sexpr("font").atom("(size 1.27 1.27)")))),
            )
            .list(
                sexpr("pin")
                    .atom("1")
                    .atom(&format!("(xy {} {})", x, y)),
            )
    }

    /// Símbolo + labels de função UART (anotação lógica — **não** netlist elétrico).
    fn make_component_symbol(
        &self,
        assignment: &ComponentAssignment,
        ref_counter: &mut u64,
    ) -> (SExpr, Vec<SExpr>) {
        *ref_counter += 1;
        let ref_name = format!("U{}", ref_counter);
        let x = (*ref_counter as i64 * 200) % 1000;
        let y = (*ref_counter as i64 / 5) * 200;

        let entry = self
            .component_db
            .as_ref()
            .and_then(|db| db.by_name(&assignment.component));

        let (lib_id, value) = entry
            .map(|e| {
                let lib = format!("{}:{}", e.manufacturer.replace(' ', "_"), e.part);
                (lib, e.part.clone())
            })
            .unwrap_or_else(|| {
                (
                    "Connector:Generic".to_string(),
                    assignment.component.clone(),
                )
            });

        let mut symbol = sexpr("symbol")
            .atom(&format!("(lib_id \"{}\")", lib_id))
            .atom(&format!("(at {} {})", x, y))
            .atom("(unit 1)")
            .atom("(in_bom yes)")
            .atom("(on_board yes)")
            .list(
                sexpr("property")
                    .atom("Reference")
                    .atom(&ref_name)
                    .list(sexpr("at").atom(&format!("{} {}", x, y.saturating_sub(100)))
                        .list(sexpr("effects").list(sexpr("font").atom("(size 1.27 1.27)")))),
            )
            .list(
                sexpr("property")
                    .atom("Value")
                    .atom(&value)
                    .list(sexpr("at").atom(&format!("{} {}", x, y.saturating_add(100)))
                        .list(sexpr("effects").list(sexpr("font").atom("(size 1.27 1.27)")))),
            )
            .list(
                sexpr("property")
                    .atom("Footprint")
                    .atom(&format!("Package:{}", lib_id))
                    .list(sexpr("at").atom(&format!("{} {}", x, y.saturating_add(200)))),
            );

        let mut annotations = Vec::new();
        if let Some(pins) = entry.and_then(|e| e.pins.as_ref()) {
            let iface = assignment.interface.to_ascii_lowercase();
            let relevant: Vec<_> = pins
                .iter()
                .filter(|p| pin_matches_interface(&p.functions, &iface))
                .take(4)
                .collect();
            for (i, pin) in relevant.iter().enumerate() {
                let py = y + (i as i64) * 20;
                let px = x - 40;
                symbol = symbol.list(
                    sexpr("pin")
                        .atom(&pin.number.to_string())
                        .atom(&format!("(xy {} {})", px, py))
                        .list(sexpr("name").atom(&pin.name)),
                );
                if let Some(func) = pin
                    .functions
                    .iter()
                    .find(|f| pin_func_matches_interface(f, &iface))
                {
                    annotations.push(
                        sexpr("label")
                            .atom(func)
                            .atom(&format!("(at {} {})", px.saturating_sub(20), py))
                            .list(
                                sexpr("fields").list(
                                    sexpr("effects")
                                        .list(sexpr("font").atom("(size 1.27 1.27)")),
                                ),
                            ),
                    );
                }
            }
        }

        (symbol, annotations)
    }

    fn make_wire(&self, net: &NetSegment) -> SExpr {
        // Simplified: wires are straight lines between components
        let x1 = 100;
        let y1 = 100;
        let x2 = 300;
        let y2 = 300;

        sexpr("wire")
            .atom(&format!("(pts (xy {} {}) (xy {} {}))", x1, y1, x2, y2))
            .atom("(stroke (width 0.254) (type default))")
            .atom("(layer \"F.Cu\")")
    }

    fn collect_net_names(&self, assignments: &[ComponentAssignment]) -> Vec<String> {
        let mut names: Vec<String> = Vec::new();
        for a in assignments {
            names.push(format!("{}_DATA", a.interface.to_uppercase()));
            names.push(format!("{}_IRQ", a.block_id));
            names.push("VCC_3V3".into());
            names.push("GND".into());
            if let Some(pins) = self
                .component_db
                .as_ref()
                .and_then(|db| db.by_name(&a.component))
                .and_then(|e| e.pins.as_ref())
            {
                let iface = a.interface.to_ascii_lowercase();
                for p in pins {
                    for f in &p.functions {
                        if pin_func_matches_interface(f, &iface) {
                            names.push(f.clone());
                        }
                    }
                }
            }
        }
        names.sort();
        names.dedup();
        names
    }
}

fn pin_matches_interface(functions: &[String], iface: &str) -> bool {
    functions.iter().any(|f| pin_func_matches_interface(f, iface))
}

fn pin_func_matches_interface(func: &str, iface: &str) -> bool {
    let f = func.to_ascii_lowercase();
    match iface {
        // STM32 uses "usartN_tx/rx"; RP uses "uartN_tx/rx".
        "uart" => {
            (f.contains("uart") || f.contains("usart"))
                && (f.contains("_tx") || f.contains("_rx"))
        }
        "spi" => {
            // RP: spiN_sck/tx/rx/cs; STM32: spiN_sck/mosi/miso/nss (+ tx/rx aliases)
            f.contains("spi")
                && (f.contains("_tx")
                    || f.contains("_rx")
                    || f.contains("_sck")
                    || f.contains("_cs")
                    || f.contains("_mosi")
                    || f.contains("_miso")
                    || f.contains("_nss"))
        }
        "i2c" => {
            // STM32: i2cN_scl/sda (+ bare i2c_scl/sda aliases)
            f.contains("i2c") && (f.contains("_scl") || f.contains("_sda"))
        }
        _ => false,
    }
}

#[cfg(test)]
mod tests {
    use super::*;
    use base_core::spec::types::*;

    fn mock_spec() -> SynthesizedSpec {
        SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![
                ComponentAssignment {
                    block_id: "gpu_0".into(),
                    component: "RP2350A".into(),
                    interface: "spi".into(),
                    config: serde_json::json!({}),
                },
                ComponentAssignment {
                    block_id: "audio_0".into(),
                    component: "PCM5102A".into(),
                    interface: "i2c".into(),
                    config: serde_json::json!({}),
                },
            ],
            netlist: Some(vec![
                NetSegment { from: "gpu_0".into(), to: "soc".into(), signal: "SPI_DATA".into(), protocol: "spi".into() },
                NetSegment { from: "audio_0".into(), to: "soc".into(), signal: "I2C_DATA".into(), protocol: "i2c".into() },
            ]),
            constraints: SynthesisConstraints { max_bom_cost: None, preferred_manufacturer: None, preferred_package: None },
        }
    }

    #[test]
    fn test_schematic_generation() {
        let gen = SchematicGenerator::new(None);
        let spec = mock_spec();
        let sch = gen.generate(&spec);
        assert!(sch.contains("kicad_sch"), "Should have KiCad header");
        assert!(sch.contains("NOT FABRICABLE"), "Draft banner required");
        assert!(sch.contains("engineering_draft"), "Draft label required");
        assert!(sch.contains("RP2350A"), "Should contain RP2350A");
        assert!(sch.contains("PCM5102A"), "Should contain PCM5102A");
    }

    #[test]
    fn test_schematic_with_db() {
        let mut db = base_core::component_db::ComponentDb::new();
        db.add_entry(base_core::component_db::ComponentEntry {
            part: "RP2350A".into(),
            manufacturer: "Raspberry_Pi".into(),
            description: "MCU".into(),
            category: base_core::component_db::ComponentCategory::Mcu,
            package: Some("QFN-56".into()),
            features: base_core::component_db::ComponentFeatures {
                cpu: Some(base_core::component_db::CpuFeature { cores: 4, max_mhz: 150, architecture: None }),
                memory: None,
                peripherals: std::collections::HashMap::new(),
            },
            timing: None,
            compatible_with: vec![],
            power: None,
            pins: None,
            availability: None,
        });
        let gen = SchematicGenerator::new(Some(db));
        let spec = mock_spec();
        let sch = gen.generate(&spec);
        assert!(sch.contains("Raspberry_Pi"), "Should use DB lib_id");
    }

    #[test]
    fn test_schematic_uart_pin_annotations() {
        let mut db = base_core::component_db::ComponentDb::new();
        db.add_entry(base_core::component_db::ComponentEntry {
            part: "RP2040".into(),
            manufacturer: "Raspberry Pi".into(),
            description: "MCU".into(),
            category: base_core::component_db::ComponentCategory::Mcu,
            package: Some("QFN-56".into()),
            features: base_core::component_db::ComponentFeatures {
                cpu: Some(base_core::component_db::CpuFeature {
                    cores: 2,
                    max_mhz: 133,
                    architecture: None,
                }),
                memory: None,
                peripherals: std::collections::HashMap::new(),
            },
            timing: None,
            compatible_with: vec![],
            power: None,
            pins: Some(vec![
                base_core::component_db::PinDef {
                    number: 0,
                    name: "GP0".into(),
                    functions: vec!["gpio".into(), "uart0_tx".into()],
                },
                base_core::component_db::PinDef {
                    number: 1,
                    name: "GP1".into(),
                    functions: vec!["gpio".into(), "uart0_rx".into()],
                },
            ]),
            availability: None,
        });
        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "uart_0".into(),
                component: "RP2040".into(),
                interface: "uart".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(sch.contains("GP0"), "pin name annotation");
        assert!(sch.contains("uart0_tx"), "UART TX label");
        assert!(sch.contains("uart0_rx"), "UART RX label");
    }

    #[test]
    fn test_schematic_spi_pin_annotations() {
        let mut db = base_core::component_db::ComponentDb::new();
        db.add_entry(base_core::component_db::ComponentEntry {
            part: "RP2040".into(),
            manufacturer: "Raspberry Pi".into(),
            description: "MCU".into(),
            category: base_core::component_db::ComponentCategory::Mcu,
            package: Some("QFN-56".into()),
            features: base_core::component_db::ComponentFeatures {
                cpu: Some(base_core::component_db::CpuFeature {
                    cores: 2,
                    max_mhz: 133,
                    architecture: None,
                }),
                memory: None,
                peripherals: std::collections::HashMap::new(),
            },
            timing: None,
            compatible_with: vec![],
            power: None,
            pins: Some(vec![
                base_core::component_db::PinDef {
                    number: 18,
                    name: "GP18".into(),
                    functions: vec!["gpio".into(), "spi0_sck".into()],
                },
                base_core::component_db::PinDef {
                    number: 19,
                    name: "GP19".into(),
                    functions: vec!["gpio".into(), "spi0_tx".into()],
                },
            ]),
            availability: None,
        });
        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "spi_0".into(),
                component: "RP2040".into(),
                interface: "spi".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(sch.contains("GP18"));
        assert!(sch.contains("spi0_sck"));
        assert!(sch.contains("spi0_tx"));
    }

    #[test]
    fn test_schematic_omitted_pins_no_uart_labels() {
        let mut db = base_core::component_db::ComponentDb::new();
        db.add_entry(base_core::component_db::ComponentEntry {
            part: "BareMCU".into(),
            manufacturer: "Acme".into(),
            description: "MCU".into(),
            category: base_core::component_db::ComponentCategory::Mcu,
            package: None,
            features: base_core::component_db::ComponentFeatures {
                cpu: None,
                memory: None,
                peripherals: std::collections::HashMap::new(),
            },
            timing: None,
            compatible_with: vec![],
            power: None,
            pins: None,
            availability: None,
        });
        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "uart_0".into(),
                component: "BareMCU".into(),
                interface: "uart".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(!sch.contains("uart0_tx"));
        assert!(!sch.contains("(name \"GP0\")") && !sch.contains("GP0"));
    }

    #[test]
    fn test_schematic_stm32_usart1_pin_annotations() {
        let mut db = base_core::component_db::ComponentDb::new();
        let dir = std::path::PathBuf::from(env!("CARGO_MANIFEST_DIR"))
            .join("../base-core/component_db");
        assert!(db.load_directory(&dir).unwrap() > 0);
        assert!(db.by_name("STM32F103C8").unwrap().pins.is_some());

        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "uart_0".into(),
                component: "STM32F103C8".into(),
                interface: "uart".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(sch.contains("PA9"), "USART1 TX pad");
        assert!(sch.contains("PA10"), "USART1 RX pad");
        assert!(
            sch.contains("usart1_tx") || sch.contains("uart0_tx"),
            "USART TX label"
        );
        assert!(
            sch.contains("usart1_rx") || sch.contains("uart0_rx"),
            "USART RX label"
        );
    }

    #[test]
    fn test_schematic_stm32_spi2_pin_annotations() {
        let mut db = base_core::component_db::ComponentDb::new();
        let dir = std::path::PathBuf::from(env!("CARGO_MANIFEST_DIR"))
            .join("../base-core/component_db");
        assert!(db.load_directory(&dir).unwrap() > 0);

        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "spi_0".into(),
                component: "STM32F103C8".into(),
                interface: "spi".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(sch.contains("PB13"), "SPI2 SCK pad");
        assert!(sch.contains("PB14"), "SPI2 MISO pad");
        assert!(sch.contains("PB15"), "SPI2 MOSI pad");
        assert!(sch.contains("spi2_sck"), "SPI2 SCK label");
        assert!(
            sch.contains("spi2_miso") || sch.contains("spi2_rx"),
            "SPI2 MISO label"
        );
        assert!(
            sch.contains("spi2_mosi") || sch.contains("spi2_tx"),
            "SPI2 MOSI label"
        );
    }

    #[test]
    fn test_schematic_stm32_i2c1_pin_annotations() {
        let mut db = base_core::component_db::ComponentDb::new();
        let dir = std::path::PathBuf::from(env!("CARGO_MANIFEST_DIR"))
            .join("../base-core/component_db");
        assert!(db.load_directory(&dir).unwrap() > 0);

        let gen = SchematicGenerator::new(Some(db));
        let spec = SynthesizedSpec {
            original: HardwareSpec::empty(),
            assignments: vec![ComponentAssignment {
                block_id: "i2c_0".into(),
                component: "STM32F103C8".into(),
                interface: "i2c".into(),
                config: serde_json::json!({}),
            }],
            netlist: None,
            constraints: SynthesisConstraints {
                max_bom_cost: None,
                preferred_manufacturer: None,
                preferred_package: None,
            },
        };
        let sch = gen.generate(&spec);
        assert!(sch.contains("NOT FABRICABLE"));
        assert!(sch.contains("PB6"), "I2C1 SCL pad");
        assert!(sch.contains("PB7"), "I2C1 SDA pad");
        assert!(
            sch.contains("i2c1_scl") || sch.contains("i2c_scl"),
            "I2C1 SCL label"
        );
        assert!(
            sch.contains("i2c1_sda") || sch.contains("i2c_sda"),
            "I2C1 SDA label"
        );
    }
}
