Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 23:36:20 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PicoRV32_BD_wrapper_timing_summary_routed.rpt -rpx PicoRV32_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PicoRV32_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.624        0.000                      0                  781        0.117        0.000                      0                  781        4.500        0.000                       0                   434  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.624        0.000                      0                  781        0.117        0.000                      0                  781        4.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.607ns (27.177%)  route 4.306ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.108     9.027    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.565    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X12Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[24]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.169    12.651    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.607ns (27.177%)  route 4.306ns (72.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.108     9.027    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X12Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.565    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X12Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[25]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X12Y26         FDRE (Setup_fdre_C_CE)      -0.169    12.651    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.607ns (27.187%)  route 4.304ns (72.813%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.105     9.025    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.563    12.743    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X12Y25         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[23]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169    12.649    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[23]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.624ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.607ns (27.187%)  route 4.304ns (72.813%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.105     9.025    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.563    12.743    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X12Y25         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[26]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X12Y25         FDRE (Setup_fdre_C_CE)      -0.169    12.649    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.624    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.607ns (27.361%)  route 4.266ns (72.639%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.068     8.987    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X15Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.565    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X15Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[31]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X15Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.615    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.607ns (27.450%)  route 4.247ns (72.550%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.049     8.968    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.566    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X13Y27         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[29]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.616    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.607ns (27.450%)  route 4.247ns (72.550%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.049     8.968    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.566    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X13Y27         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[30]/C
                         clock pessimism              0.230    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.616    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.607ns (27.707%)  route 4.193ns (72.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.994     8.914    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.565    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[27]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.169    12.651    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.607ns (27.707%)  route 4.193ns (72.293%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.994     8.914    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X14Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.565    12.745    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X14Y26         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[28]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X14Y26         FDRE (Setup_fdre_C_CE)      -0.169    12.651    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.607ns (27.990%)  route 4.134ns (72.010%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.820     3.114    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     3.592 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_ready_reg/Q
                         net (fo=22, routed)          1.297     4.889    PicoRV32_BD_i/picorv32_0/inst/mem_ready
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.321     5.210 f  PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2/O
                         net (fo=9, routed)           0.556     5.765    PicoRV32_BD_i/picorv32_0/inst/is_beq_bne_blt_bge_bltu_bgeu_i_2_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.326     6.091 r  PicoRV32_BD_i/picorv32_0/inst/mem_do_wdata_i_2/O
                         net (fo=11, routed)          0.806     6.897    PicoRV32_BD_i/picorv32_0/inst/mem_do_rinst0
    SLICE_X7Y17          LUT4 (Prop_lut4_I1_O)        0.150     7.047 f  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4/O
                         net (fo=3, routed)           0.541     7.588    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_4_n_0
    SLICE_X11Y17         LUT5 (Prop_lut5_I2_O)        0.332     7.920 r  PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.936     8.855    PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         1.563    12.743    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X12Y24         FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[18]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X12Y24         FDRE (Setup_fdre_C_CE)      -0.169    12.649    PicoRV32_BD_i/picorv32_0/inst/reg_op1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.615     0.951    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X7Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[11]/Q
                         net (fo=2, routed)           0.065     1.157    PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg_n_0_[11]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.202 r  PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.202    PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[9]
    SLICE_X6Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.882     1.248    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X6Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[11]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121     1.085    PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.615     0.951    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X7Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[12]/Q
                         net (fo=2, routed)           0.100     1.192    PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg_n_0_[12]
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[12]_INST_0/O
                         net (fo=1, routed)           0.000     1.237    PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[10]
    SLICE_X6Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.882     1.248    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X6Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[12]/C
                         clock pessimism             -0.284     0.964    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.121     1.085    PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.586     0.922    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X9Y28          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  PicoRV32_BD_i/picorv32_0/inst/reg_out_reg[27]/Q
                         net (fo=3, routed)           0.099     1.162    PicoRV32_BD_i/picorv32_0/inst/reg_out_reg_n_0_[27]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.207 r  PicoRV32_BD_i/picorv32_0/inst/reg_pc[27]_i_1/O
                         net (fo=1, routed)           0.000     1.207    PicoRV32_BD_i/picorv32_0/inst/current_pc[27]
    SLICE_X8Y28          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.853     1.219    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X8Y28          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[27]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120     1.054    PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/bankSwitch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Out_bank_0/inst/tx_send_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.613     0.949    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X1Y26          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/bankSwitch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  PicoRV32_BD_i/Address_Decoder_0/inst/bankSwitch_reg/Q
                         net (fo=3, routed)           0.113     1.203    PicoRV32_BD_i/Out_bank_0/inst/uart/bankSwitch
    SLICE_X0Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.248 r  PicoRV32_BD_i/Out_bank_0/inst/uart/tx_send_i_1/O
                         net (fo=1, routed)           0.000     1.248    PicoRV32_BD_i/Out_bank_0/inst/uart_n_3
    SLICE_X0Y26          FDRE                                         r  PicoRV32_BD_i/Out_bank_0/inst/tx_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.880     1.246    PicoRV32_BD_i/Out_bank_0/inst/clk
    SLICE_X0Y26          FDRE                                         r  PicoRV32_BD_i/Out_bank_0/inst/tx_send_reg/C
                         clock pessimism             -0.284     0.962    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.121     1.083    PicoRV32_BD_i/Out_bank_0/inst/tx_send_reg
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.612     0.948    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X7Y24          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.089 r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[21]/Q
                         net (fo=3, routed)           0.114     1.203    PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg_n_0_[21]
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.248 r  PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[21]_INST_0/O
                         net (fo=1, routed)           0.000     1.248    PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[19]
    SLICE_X6Y24          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.878     1.244    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X6Y24          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[21]/C
                         clock pessimism             -0.283     0.961    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.121     1.082    PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.928%)  route 0.119ns (39.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.616     0.952    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X7Y20          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[7]/Q
                         net (fo=2, routed)           0.119     1.212    PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg_n_0_[7]
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.257 r  PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.257    PicoRV32_BD_i/picorv32_0/inst/mem_la_addr[5]
    SLICE_X6Y19          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.884     1.250    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X6Y19          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[7]/C
                         clock pessimism             -0.283     0.967    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.121     1.088    PicoRV32_BD_i/picorv32_0/inst/mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Out_bank_0/inst/out_registers_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.615     0.951    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X1Y22          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[22]/Q
                         net (fo=1, routed)           0.113     1.205    PicoRV32_BD_i/Out_bank_0/inst/mem_wdata[22]
    SLICE_X0Y21          FDRE                                         r  PicoRV32_BD_i/Out_bank_0/inst/out_registers_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.883     1.249    PicoRV32_BD_i/Out_bank_0/inst/clk
    SLICE_X0Y21          FDRE                                         r  PicoRV32_BD_i/Out_bank_0/inst/out_registers_reg[22]/C
                         clock pessimism             -0.284     0.965    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.063     1.028    PicoRV32_BD_i/Out_bank_0/inst/out_registers_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/mem_wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.615     0.951    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X2Y21          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.115 r  PicoRV32_BD_i/picorv32_0/inst/mem_wdata_reg[17]/Q
                         net (fo=1, routed)           0.110     1.225    PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata[17]
    SLICE_X2Y20          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.884     1.250    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X2Y20          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[17]/C
                         clock pessimism             -0.284     0.966    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.076     1.042    PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.613     0.949    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X7Y26          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg[30]/Q
                         net (fo=3, routed)           0.133     1.223    PicoRV32_BD_i/picorv32_0/inst/reg_next_pc_reg_n_0_[30]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.268 r  PicoRV32_BD_i/picorv32_0/inst/reg_pc[30]_i_1/O
                         net (fo=1, routed)           0.000     1.268    PicoRV32_BD_i/picorv32_0/inst/current_pc[30]
    SLICE_X6Y27          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.881     1.247    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X6Y27          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[30]/C
                         clock pessimism             -0.283     0.964    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     1.085    PicoRV32_BD_i/picorv32_0/inst/reg_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 PicoRV32_BD_i/picorv32_0/inst/mem_wstrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoRV32_BD_i/Address_Decoder_0/inst/mem_wstrb_io_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.613     0.949    PicoRV32_BD_i/picorv32_0/inst/clk
    SLICE_X3Y23          FDRE                                         r  PicoRV32_BD_i/picorv32_0/inst/mem_wstrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  PicoRV32_BD_i/picorv32_0/inst/mem_wstrb_reg[1]/Q
                         net (fo=2, routed)           0.111     1.201    PicoRV32_BD_i/Address_Decoder_0/inst/mem_wstrb[1]
    SLICE_X0Y24          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wstrb_io_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=433, routed)         0.879     1.245    PicoRV32_BD_i/Address_Decoder_0/inst/clk
    SLICE_X0Y24          FDRE                                         r  PicoRV32_BD_i/Address_Decoder_0/inst/mem_wstrb_io_reg[1]/C
                         clock pessimism             -0.284     0.961    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.053     1.014    PicoRV32_BD_i/Address_Decoder_0/inst/mem_wstrb_io_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PicoRV32_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  PicoRV32_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index_reg[27]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24     PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[23]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24    PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[24]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25    PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[25]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[26]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y25     PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[27]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25    PicoRV32_BD_i/picorv32_0/inst/decoded_imm_reg[28]/C



