/******************************************************************************

   The MIT License (MIT)

   Copyright (c) 2020 Charles Benedict

   Permission is hereby granted, free of charge, to any person obtaining a copy
   of this software and associated documentation files (the "Software"), to deal
   in the Software without restriction, including without limitation the rights
   to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
   copies of the Software, and to permit persons to whom the Software is
   furnished to do so, subject to the following conditions:

   The above copyright notice and this permission notice shall be included in
   all copies or substantial portions of the Software.

   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
   IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
   FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
   AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
   LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
   OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
   THE SOFTWARE.

   *****************************************************************************/

/******************************************************************************
  Ben Eaters Breadboard Computer, Implemented In an FPGA
   
  Test out clock module on a breadboard.
   
   Requirements:
     - Alchitry Au Board
     - Alchitry Br Board
     - V1.2.4 Alchitry Labs IDE
  
   IO Layout
     - io_dip[0][0] - clock auto/manualb advance
     - io_dip[0][1] - loadb a
     - io_dip[0][2] - loadb b
     - io_dip[0][3] - output signal s0
     - io_dip[0[[4] - output signal s1
     - io_button[0] - clock faster
     - io_button[2] - clock slower
     - io_button[1] - clock advance
     - led[0] - clock pulse
     - io_led[0] - data bus
     - io_led[1] - a register state
     - io_led[2] - b register state
     
   
   *****************************************************************************/

module au_top (
    input clk,                          // 100MHz clock
    input rst_n,                        // reset button (active low)
    output led [8],                     // 8 user controllable LEDs
    input usb_rx,                       // USB->Serial input
    output usb_tx,                      // USB->Serial output
    output io_led [3][8],               // LEDs on IO Shield
    output io_seg [8],                  // 7-segment LEDs on IO Shield
    output io_sel [4],                  // Digit select on IO Shield
    input io_button [5],                // 5 buttons on IO Shield
    input io_dip [3][8]                 // DIP switches on IO Shield
  ) {
  
  sig rst;                          // reset signal
  
  sig data_bus[8];
    
  .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
    reset_conditioner reset_cond;
        
    .rst(rst) {
      clock_digital_fs clock;       // The clock module that we are testing
    }
  }

  .rst(rst) {
    d_register reg_a (#WIDTH(8), .clk(clock.out));
    d_register reg_b (#WIDTH(8), .clk(clock.out));
  }
    
  always {
    // Boilerplate initialization code for base Au
    reset_cond.in = ~rst_n; // input raw inverted reset signal
    rst = reset_cond.out;   // conditioned reset
    
    usb_tx = usb_rx;        // loop serial port
    
    led = 8h00;             // turn LEDs off
    
    // Boilerplate init for Br
    io_led = 3x{{8h00}};    // turn LEDs off
    io_seg = 8hff;          // turn segments off
    io_sel = 4hf;           // select no digits               
      
    // Wire up the clock input signals      
    clock.halt = 0;                          // Default do not halt
    clock.advance = io_button[1];            // Wire up manual clock advance button 
    clock.auto_manualb = io_dip[0][0];       // Wire up auto/manual clock switch
    clock.faster = io_button[0];             // Wire up speed up auto clock button
    clock.slower = io_button[2];             // Wire up slow down auto clock button
    led[0] = clock.clock_indicator;          // Assign the clock pulse indicator to an LED
    
    case (io_dip[0][4:3]) {
      0:
        data_bus = reg_a.q;
      1:
        data_bus = reg_b.q;
      2:
        data_bus = io_dip[1];
      default:
        data_bus = 8x{b1z};
    }
        
    reg_a.enableb = io_dip[0][1];
    reg_a.d = data_bus;
    reg_b.enableb = io_dip[0][2];
    reg_b.d = data_bus;
    
    io_led[1] = reg_a.q;
    io_led[2] = reg_b.q;
    io_led[0] = data_bus;
  }
}