Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  1 15:34:00 2021
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ConvAccelerator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_ConvAccelerator_0_0 (xilinx.com:user:ConvAccelerator:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 18:17:03 2020
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MyAcc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_MyAcc_0_0 (xilinx.com:user:MyAcc:3.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 17:55:00 2020
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MyAcc_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_MyAcc_0_0 (xilinx.com:user:MyAcc:3.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_MyAcc_0_0'. These changes may impact your design.


-Upgraded port 's01_axi_araddr' width 8 differs from original width 4

-Upgraded port 's01_axi_awaddr' width 8 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '8' to '4' has been ignored for IP 'design_1_MyAcc_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:MyAcc:3.0 -user_name design_1_MyAcc_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_MyAcc_0_0} \
  CONFIG.INPUT_DEPTH_BIT_WIDTH {13} \
  CONFIG.INPUT_SIZE_BIT_WIDTH {16} \
  CONFIG.KERNEL_DEPTH_BIT_WIDTH {13} \
  CONFIG.KERNEL_SIZE_BIT_WIDTH {8} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.000} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.MAX_KERNEL_DEPTH {512} \
  CONFIG.S00_AXIS.CLK_DOMAIN {} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.000} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {4} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.STRIDE_BIT_WIDTH {3} \
  CONFIG.addr_width {8} \
  CONFIG.compute_byte {25} \
  CONFIG.rowcol_width {16} " [get_ips design_1_MyAcc_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 17:53:18 2020
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MyAcc_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_MyAcc_0_0 (xilinx.com:user:MyAcc:3.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 17:46:55 2020
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MyAcc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_MyAcc_0_0 (xilinx.com:user:MyAcc:3.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 30 17:42:15 2020
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MyAcc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_MyAcc_0_0 (xilinx.com:user:MyAcc:3.0) from (Rev. 2) to (Rev. 3)

