{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683468601252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683468601256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 21:10:01 2023 " "Processing started: Sun May 07 21:10:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683468601256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468601256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468601256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683468601553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683468601553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "PC_counter.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/PC_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dec3to8.sv(7) " "Verilog HDL information at dec3to8.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "dec3to8.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/dec3to8.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683468609633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/dec3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexers " "Found entity 1: Multiplexers" {  } { { "Multiplexers.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Multiplexers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_norst.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_norst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_withoutreset " "Found entity 1: FlipFlop_withoutreset" {  } { { "D_FF_norst.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/D_FF_norst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_present.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_present.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_rise " "Found entity 1: d_ff_rise" {  } { { "LED_present.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/LED_present.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize.sv 1 1 " "Found 1 design units, including 1 entities, in source file normalize.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Normalize " "Found entity 1: Normalize" {  } { { "Normalize.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Normalize.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPU.sv(34) " "Verilog HDL information at FPU.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683468609641 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPU.sv(75) " "Verilog HDL information at FPU.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683468609641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683468609642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683468609659 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab6.sv(159) " "Verilog HDL Case Statement warning at Lab6.sv(159): incomplete case statement has no default case item" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 159 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683468609660 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab6.sv(189) " "Verilog HDL Case Statement warning at Lab6.sv(189): incomplete case statement has no default case item" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 189 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDRin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"ADDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_incr Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"pc_incr\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AFin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"AFin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done_tick Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Done_tick\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DINout Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"DINout\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GFin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"GFin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSubF Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"AddSubF\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUTin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"DOUTin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gin Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Gin\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609661 "|Lab6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gout Lab6.sv(82) " "Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable \"Gout\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609662 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout\[0\] Lab6.sv(82) " "Inferred latch for \"Gout\[0\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609663 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout\[1\] Lab6.sv(82) " "Inferred latch for \"Gout\[1\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609663 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin Lab6.sv(82) " "Inferred latch for \"Gin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609663 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub Lab6.sv(82) " "Inferred latch for \"AddSub\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D Lab6.sv(82) " "Inferred latch for \"W_D\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUTin Lab6.sv(82) " "Inferred latch for \"DOUTin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSubF Lab6.sv(82) " "Inferred latch for \"AddSubF\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GFin Lab6.sv(82) " "Inferred latch for \"GFin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DINout Lab6.sv(82) " "Inferred latch for \"DINout\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain Lab6.sv(82) " "Inferred latch for \"Ain\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done_tick Lab6.sv(82) " "Inferred latch for \"Done_tick\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[7\] Lab6.sv(82) " "Inferred latch for \"Rin\[7\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[6\] Lab6.sv(82) " "Inferred latch for \"Rin\[6\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[5\] Lab6.sv(82) " "Inferred latch for \"Rin\[5\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[4\] Lab6.sv(82) " "Inferred latch for \"Rin\[4\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[3\] Lab6.sv(82) " "Inferred latch for \"Rin\[3\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] Lab6.sv(82) " "Inferred latch for \"Rin\[2\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] Lab6.sv(82) " "Inferred latch for \"Rin\[1\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] Lab6.sv(82) " "Inferred latch for \"Rin\[0\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AFin Lab6.sv(82) " "Inferred latch for \"AFin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin Lab6.sv(82) " "Inferred latch for \"IRin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_incr Lab6.sv(82) " "Inferred latch for \"pc_incr\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609664 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRin Lab6.sv(82) " "Inferred latch for \"ADDRin\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[7\] Lab6.sv(82) " "Inferred latch for \"Rout\[7\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[6\] Lab6.sv(82) " "Inferred latch for \"Rout\[6\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[5\] Lab6.sv(82) " "Inferred latch for \"Rout\[5\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[4\] Lab6.sv(82) " "Inferred latch for \"Rout\[4\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[3\] Lab6.sv(82) " "Inferred latch for \"Rout\[3\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[2\] Lab6.sv(82) " "Inferred latch for \"Rout\[2\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] Lab6.sv(82) " "Inferred latch for \"Rout\[1\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] Lab6.sv(82) " "Inferred latch for \"Rout\[0\]\" at Lab6.sv(82)" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609665 "|Lab6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:DecX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:DecX\"" {  } { { "Lab6.sv" "DecX" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:Reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:Reg_0\"" {  } { { "Lab6.sv" "Reg_0" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:pc " "Elaborating entity \"Counter\" for hierarchy \"Counter:pc\"" {  } { { "Lab6.sv" "pc" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop_withoutreset FlipFlop_withoutreset:Reg_W " "Elaborating entity \"FlipFlop_withoutreset\" for hierarchy \"FlipFlop_withoutreset:Reg_W\"" {  } { { "Lab6.sv" "Reg_W" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:F1 " "Elaborating entity \"FPU\" for hierarchy \"FPU:F1\"" {  } { { "Lab6.sv" "F1" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609685 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amount FPU.sv(34) " "Verilog HDL Always Construct warning at FPU.sv(34): inferring latch(es) for variable \"shift_amount\", which holds its previous value in one or more paths through the always construct" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609686 "|Lab6|FPU:F1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_com FPU.sv(34) " "Verilog HDL Always Construct warning at FPU.sv(34): inferring latch(es) for variable \"exp_com\", which holds its previous value in one or more paths through the always construct" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683468609686 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_com\[0\] FPU.sv(62) " "Inferred latch for \"exp_com\[0\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_com\[1\] FPU.sv(62) " "Inferred latch for \"exp_com\[1\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp_com\[2\] FPU.sv(62) " "Inferred latch for \"exp_com\[2\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_amount\[0\] FPU.sv(62) " "Inferred latch for \"shift_amount\[0\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_amount\[1\] FPU.sv(62) " "Inferred latch for \"shift_amount\[1\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_amount\[2\] FPU.sv(62) " "Inferred latch for \"shift_amount\[2\]\" at FPU.sv(62)" {  } { { "FPU.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468609687 "|Lab6|FPU:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter FPU:F1\|Shifter:S1 " "Elaborating entity \"Shifter\" for hierarchy \"FPU:F1\|Shifter:S1\"" {  } { { "FPU.sv" "S1" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Normalize FPU:F1\|Normalize:N1 " "Elaborating entity \"Normalize\" for hierarchy \"FPU:F1\|Normalize:N1\"" {  } { { "FPU.sv" "N1" { Text "E:/HK222/KTS/LAB6/Lab6/FPU.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexers Multiplexers:MUX " "Elaborating entity \"Multiplexers\" for hierarchy \"Multiplexers:MUX\"" {  } { { "Lab6.sv" "MUX" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468609693 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609706 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609706 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609706 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609707 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609707 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609708 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609708 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609708 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609708 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609708 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609709 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609709 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609709 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609709 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609709 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[8\] " "Net \"SumF\[8\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[8\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[7\] " "Net \"SumF\[7\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[7\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[6\] " "Net \"SumF\[6\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[6\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[5\] " "Net \"SumF\[5\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[5\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609710 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SumF\[4\] " "Net \"SumF\[4\]\" is missing source, defaulting to GND" {  } { { "Lab6.sv" "SumF\[4\]" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1683468609710 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1683468609710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "W_D " "LATCH primitive \"W_D\" is permanently disabled" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 24 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683468609943 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Gout\[1\] " "LATCH primitive \"Gout\[1\]\" is permanently disabled" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683468609944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Gout\[0\] " "LATCH primitive \"Gout\[0\]\" is permanently disabled" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1683468609944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683468610037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[1\] " "Latch Rout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[3\] " "Latch Rout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[2\] " "Latch Rout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[7\] " "Latch Rout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[4\] " "Latch Rout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[6\] " "Latch Rout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[5\] " "Latch Rout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610041 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rout\[0\] " "Latch Rout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[3\] " "Latch Rin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[1\] " "Latch Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[2\] " "Latch Rin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_incr " "Latch pc_incr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T3 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[7\] " "Latch Rin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[6\] " "Latch Rin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[4\] " "Latch Rin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[5\] " "Latch Rin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rin\[0\] " "Latch Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:Reg_IR\|Q\[8\] " "Ports D and ENA on the latch are fed by the same signal regn:Reg_IR\|Q\[8\]" {  } { { "regn.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/regn.sv" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683468610042 ""}  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683468610042 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "W GND " "Pin \"W\" is stuck at GND" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683468610091 "|Lab6|W"} { "Warning" "WMLS_MLS_STUCK_PIN" "Done VCC " "Pin \"Done\" is stuck at VCC" {  } { { "Lab6.sv" "" { Text "E:/HK222/KTS/LAB6/Lab6/Lab6.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683468610091 "|Lab6|Done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683468610091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683468610155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683468610364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HK222/KTS/LAB6/Lab6/output_files/Lab6.map.smsg " "Generated suppressed messages file E:/HK222/KTS/LAB6/Lab6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468610387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683468610444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683468610444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683468610468 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683468610468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683468610468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683468610468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683468610480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 21:10:10 2023 " "Processing ended: Sun May 07 21:10:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683468610480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683468610480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683468610480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683468610480 ""}
