#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Nov  3 03:08:34 2018
# Process ID: 12292
# Current directory: V:/ZEDBOARD/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run 2 --clean 2 --boardpart 1
# Log file: V:/ZEDBOARD/v_log/vivado.log
# Journal file: V:/ZEDBOARD/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
Info:(ZQ) Load Settings Script finished
Info:(ZQ) Load environment script finished
Info:(ZQ) Load Vivado script finished
Info:(ZQ) Load ZQ-utils script finished
Info:(ZQ) Load Vivado script finished
Info:(ZQ) Load Designs script finished
Info:(ZQ) Load User Command scripts finished
Info:(ZQ) Load SDSOC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
------------------------------------------
Info:(ZQ) Initial Project Name and Paths:
ZQ::VPROJ_NAME:           ZEDBOARD
ZQ::VPROJ_PATH:           V:/ZEDBOARD/vivado/zynq_soc
ZQ::VLABPROJ_PATH:        V:/ZEDBOARD/vivado_lab
ZQ::BOARDDEF_PATH:        V:/ZEDBOARD/board_files
ZQ::FIRMWARE_PATH:        V:/ZEDBOARD/firmware
ZQ::IP_PATH:              V:/ZEDBOARD/ip_lib
ZQ::BD_PATH:              V:/ZEDBOARD/block_design
ZQ::XDC_PATH:             V:/ZEDBOARD/constraints
ZQ::HDL_PATH:             V:/ZEDBOARD/hdl
ZQ::SET_PATH:             V:/ZEDBOARD/settings
ZQ::WORKSPACE_HSI_PATH:   V:/ZEDBOARD/workspace/hsi
ZQ::WORKSPACE_SDK_PATH:   V:/ZEDBOARD/workspace/sdk
ZQ::LIB_PATH:             V:/ZEDBOARD/sw_lib
ZQ::SCRIPT_PATH:          V:/ZEDBOARD/scripts
ZQ::DOC_PATH:             V:/ZEDBOARD/doc
ZQ::PREBUILT_BI_PATH:     V:/ZEDBOARD/prebuilt/boot_images
ZQ::PREBUILT_HW_PATH:     V:/ZEDBOARD/prebuilt/hardware
ZQ::PREBUILT_SW_PATH:     V:/ZEDBOARD/prebuilt/software
ZQ::PREBUILT_OS_PATH:     V:/ZEDBOARD/prebuilt/os
ZQ::LOG_PATH:             V:/ZEDBOARD/v_log
ZQ::BACKUP_PATH:          V:/ZEDBOARD/backup
ZQ::ZIP_PATH:             
ZQ::SDSOC_PATH:           V:/ZEDBOARD/sdsoc
ZQ::XILINXGIT_DEVICETREE: 
ZQ::XILINXGIT_UBOOT:      
ZQ::XILINXGIT_LINUX:      
------------------------------------------
-----------------------------------------------------------------------
Info:(ZQ) Parameter Index: 0
Info:(ZQ) Parameter Option: --run
Info:(ZQ) Parameter Option Value: 2
Info:(ZQ) Parameter Index: 2
Info:(ZQ) Parameter Option: --clean
Info:(ZQ) Parameter Option Value: 2
Info:(ZQ) Parameter Index: 4
Info:(ZQ) Parameter Option: --boardpart
Info:(ZQ) Parameter Option Value: 1
-----------------------------------------------------------------------
Info:(ZQ) Run ZQ::INIT::run_project ...
------------------------------------------
Info:(ZQ) Following Script Versions used:
Batchfile:                                  RUN_PROJECT_BM
Vivado Version:                             Vivado v2017.2 (64-bit)
Script Version:                             2017.atm.09
Board Part (Definition Files) csv Version:  1.2
Software IP csv Version:                    1.9
Board Design Modify csv Version:            1.1
ZIP ignore csv Version:                     1.0
------------------------------------------
------------------------------------------
Info:(ZQ) Following Environment is set:
Vivado Setting:     1
LabTools Setting:   0
SDK Setting:        1
SDSOC Setting:      0
------------------------------------------
------------------------------------------
Info:(ZQ) Initial Project Name and Paths:
ZQ::VPROJ_NAME:           ZEDBOARD
ZQ::VPROJ_PATH:           V:/ZEDBOARD/vivado/zynq_soc
ZQ::VLABPROJ_PATH:        V:/ZEDBOARD/vivado_lab
ZQ::BOARDDEF_PATH:        V:/ZEDBOARD/board_files
ZQ::FIRMWARE_PATH:        V:/ZEDBOARD/firmware
ZQ::IP_PATH:              V:/ZEDBOARD/ip_lib
ZQ::BD_PATH:              V:/ZEDBOARD/block_design
ZQ::XDC_PATH:             V:/ZEDBOARD/constraints
ZQ::HDL_PATH:             V:/ZEDBOARD/hdl
ZQ::SET_PATH:             V:/ZEDBOARD/settings
ZQ::WORKSPACE_HSI_PATH:   V:/ZEDBOARD/workspace/hsi
ZQ::WORKSPACE_SDK_PATH:   V:/ZEDBOARD/workspace/sdk
ZQ::LIB_PATH:             V:/ZEDBOARD/sw_lib
ZQ::SCRIPT_PATH:          V:/ZEDBOARD/scripts
ZQ::DOC_PATH:             V:/ZEDBOARD/doc
ZQ::PREBUILT_BI_PATH:     V:/ZEDBOARD/prebuilt/boot_images
ZQ::PREBUILT_HW_PATH:     V:/ZEDBOARD/prebuilt/hardware
ZQ::PREBUILT_SW_PATH:     V:/ZEDBOARD/prebuilt/software
ZQ::PREBUILT_OS_PATH:     V:/ZEDBOARD/prebuilt/os
ZQ::LOG_PATH:             V:/ZEDBOARD/v_log
ZQ::BACKUP_PATH:          V:/ZEDBOARD/backup
ZQ::ZIP_PATH:             
ZQ::SDSOC_PATH:           V:/ZEDBOARD/sdsoc
ZQ::XILINXGIT_DEVICETREE: 
ZQ::XILINXGIT_UBOOT:      
ZQ::XILINXGIT_LINUX:      
------------------------------------------
Info:(ZQ) Initial Board definition list from V:/ZEDBOARD/board_files/board_files.csv
------------------------------------------
Info:(ZQ) Read Software list from V:/ZEDBOARD/sw_lib/apps_list.csv
------------------------------------------
Info:(ZQ) Read ZIP Ignore list from V:/ZEDBOARD/settings/zip_ignore_list.csv
------------------------------------------
------------------------------------------
Info:(ZQ) Found ID: 1
Info:(ZQ) Board part csv name check:  1 is unique on position 0.
------------------------------------------
Info:(ZQ) Initial Board definition variables:
ZQ::ID:             1
ZQ::PRODID:         ZYNQ720-03-1cf
ZQ::PARTNAME:       xc7z020clg484-1
ZQ::BOARDPART:      em.avnet.com:zed:part0:1.4
ZQ::SHORTDIR:       zed
ZQ::ZYNQFLASHTYP:   qspi_single
ZQ::FPGAFLASHTYP:   s25fl256sxxxxxx0-spi-x1_x2_x4
------------------------------------------
Info:(ZQ) Generate new project folder: V:/ZEDBOARD/vivado/zynq_soc
Info:(ZQ) Set Board Definition path: V:/ZEDBOARD/board_files
Info:(ZQ) Set IP path : V:/ZEDBOARD/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ZEDBOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
-----------------------------------
Info:(ZQ) Following XDC Files are found:
V:/ZEDBOARD/constraints/d5m_camera.xdc
V:/ZEDBOARD/constraints/target_pins.xdc
-----------------------------------
------------------------------------------
Info:(ZQ) Check BD-Design Name
-----------------------------------
Info:(ZQ) Following Block designs are found:
V:/ZEDBOARD/block_design/zynq_soc_bd.tcl
-----------------------------------
ZQ::BD_TCLNAME:     zynq_soc_bd
ZQ::PR_TOPLEVELNAME:zynq_soc_wrapper
ZQ::IS_zynq_soc:true
------------------------------------------
-----------------------------------
Info:(ZQ) Following Block designs are found:
V:/ZEDBOARD/block_design/zynq_soc_bd.tcl
-----------------------------------
Info:(ZQ) This block design file has been exported with Reference-Design Scripts from zynq Electronic GmbH for Board Part:em.avnet.com:zed:part0:1.4 with FPGA xc7z020clg484-1 at 2018-11-03T03:07:39.
INFO: [BD_TCL-3] Currently there is no design <zynq_soc> in project, so creating one...
Wrote  : <V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/zynq_soc.bd> 
INFO: [BD_TCL-4] Making design <zynq_soc> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zynq_soc".
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 489.852 ; gain = 173.781
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/zynq_soc.bd> 
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - CLK_GEN_148MHZ
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- xilinx.com:ip:v_tc:6.1 - TIMMING_CONTROLELR
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - VIDEO_OUT
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_PS7_150M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_PS7_25M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_PS7_75M
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - VDMA1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - PS7
Adding cell -- xilinx.com:user:Sine:2.0 - Sine_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:videoProcess:1.0 - videoProcess
Adding cell -- xilinx.com:ip:xlconstant:1.1 - GND
Adding cell -- ProjectTollgate:ProjectTollgate:fmc_imageon_hdmi_out:2.0 - HDMI
Adding cell -- xilinx.com:ip:axi_iic:2.0 - HDMI_IIC
Adding cell -- xilinx.com:ip:axi_iic:2.0 - D5M_IIC
Adding cell -- xilinx.com:ip:xlconstant:1.1 - VCC
Successfully read diagram <zynq_soc> from BD file <V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/zynq_soc.bd>
INFO: [xilinx.com:ip:axi_vdma:6.3-15] /PS_VIDEO/PS/V_DMA/VDMA1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 683.102 ; gain = 18.176
INFO: [BD 41-1662] The design 'zynq_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/zynq_soc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/TO_PS/PS7/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/TO_PS/PS7/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/TO_PS/PS7/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/PS_VIDEO/PS/V_DMA/VDMA1/s_axis_s2mm_tkeep'(2) to net 'v_ccm_0_video_out_TKEEP'(3) - Only lower order bits will be connected.
VHDL Output written to : V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd
VHDL Output written to : V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CLK_GEN_148MHZ .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VIDEO_PIPELINE/GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VIDEO_PIPELINE/TIMMING_CONTROLELR .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VIDEO_PIPELINE/VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VIDEO_PIPELINE/VIDEO_OUT .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM_RESETS/rst_PS7_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM_RESETS/rst_PS7_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SYSTEM_RESETS/rst_PS7_75M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/V_DMA/VDMA1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/Sine_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/D5M/videoProcess .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUTPUT/GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUTPUT/HDMI .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_OUTPUT/HDMI_IIC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D5M_OUTPUT/D5M_IIC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block D5M_OUTPUT/VCC .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc .
Exporting to file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hw_handoff/zynq_soc.hwh
Generated Block Design Tcl file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hw_handoff/zynq_soc_bd.tcl
Generated Hardware Definition File V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.hwdef
generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 822.102 ; gain = 139.000
Info:(ZQ) Generate top level wrapper
[Sat Nov  3 03:10:39 2018] Launched zynq_soc_auto_pc_0_synth_1, zynq_soc_rst_PS7_150M_0_synth_1, zynq_soc_GND_1_synth_1, zynq_soc_rst_PS7_25M_0_synth_1, zynq_soc_axi_gpio_0_0_synth_1, zynq_soc_CLK_GEN_148MHZ_0_synth_1, zynq_soc_TIMMING_CONTROLELR_0_synth_1, zynq_soc_VCC_1_synth_1, zynq_soc_VIDEO_OUT_0_synth_1, zynq_soc_xbar_1_synth_1, zynq_soc_PS7_0_synth_1, zynq_soc_Sine_0_0_synth_1, zynq_soc_rst_PS7_75M_0_synth_1, zynq_soc_xbar_0_synth_1, zynq_soc_VDMA1_0_synth_1, zynq_soc_auto_pc_1_synth_1, zynq_soc_auto_cc_4_synth_1, zynq_soc_auto_cc_2_synth_1, zynq_soc_auto_cc_3_synth_1, zynq_soc_auto_cc_1_synth_1, zynq_soc_auto_cc_5_synth_1, zynq_soc_auto_cc_0_synth_1, zynq_soc_HDMI_0_synth_1, zynq_soc_GND_0_synth_1, zynq_soc_D5M_IIC_0_synth_1, zynq_soc_videoProcess_0_synth_1, zynq_soc_HDMI_IIC_0_synth_1, zynq_soc_VCC_0_synth_1...
Run output will be captured here:
zynq_soc_auto_pc_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_pc_0_synth_1/runme.log
zynq_soc_rst_PS7_150M_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_rst_PS7_150M_0_synth_1/runme.log
zynq_soc_GND_1_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_GND_1_synth_1/runme.log
zynq_soc_rst_PS7_25M_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_rst_PS7_25M_0_synth_1/runme.log
zynq_soc_axi_gpio_0_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_axi_gpio_0_0_synth_1/runme.log
zynq_soc_CLK_GEN_148MHZ_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_CLK_GEN_148MHZ_0_synth_1/runme.log
zynq_soc_TIMMING_CONTROLELR_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_TIMMING_CONTROLELR_0_synth_1/runme.log
zynq_soc_VCC_1_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VCC_1_synth_1/runme.log
zynq_soc_VIDEO_OUT_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VIDEO_OUT_0_synth_1/runme.log
zynq_soc_xbar_1_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_xbar_1_synth_1/runme.log
zynq_soc_PS7_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_PS7_0_synth_1/runme.log
zynq_soc_Sine_0_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_Sine_0_0_synth_1/runme.log
zynq_soc_rst_PS7_75M_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_rst_PS7_75M_0_synth_1/runme.log
zynq_soc_xbar_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_xbar_0_synth_1/runme.log
zynq_soc_VDMA1_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VDMA1_0_synth_1/runme.log
zynq_soc_auto_pc_1_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_pc_1_synth_1/runme.log
zynq_soc_auto_cc_4_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_4_synth_1/runme.log
zynq_soc_auto_cc_2_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_2_synth_1/runme.log
zynq_soc_auto_cc_3_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_3_synth_1/runme.log
zynq_soc_auto_cc_1_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_1_synth_1/runme.log
zynq_soc_auto_cc_5_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_5_synth_1/runme.log
zynq_soc_auto_cc_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_0_synth_1/runme.log
zynq_soc_HDMI_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_HDMI_0_synth_1/runme.log
zynq_soc_GND_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_GND_0_synth_1/runme.log
zynq_soc_D5M_IIC_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_D5M_IIC_0_synth_1/runme.log
zynq_soc_videoProcess_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_videoProcess_0_synth_1/runme.log
zynq_soc_HDMI_IIC_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_HDMI_IIC_0_synth_1/runme.log
zynq_soc_VCC_0_synth_1: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_VCC_0_synth_1/runme.log
[Sat Nov  3 03:10:39 2018] Launched synth_1...
Run output will be captured here: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 822.102 ; gain = 0.000
[Sat Nov  3 03:10:40 2018] Waiting for synth_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log zynq_soc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ZEDBOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 357.625 ; gain = 65.055
Command: synth_design -top zynq_soc_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 445.672 ; gain = 82.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_soc_wrapper' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:58]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'd5m_iic_scl_iobuf' of component 'IOBUF' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'd5m_iic_sda_iobuf' of component 'IOBUF' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:138]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_iic_scl_iobuf' of component 'IOBUF' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:145]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'hdmi_iic_sda_iobuf' of component 'IOBUF' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:152]
INFO: [Synth 8-3491] module 'zynq_soc' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7912' bound to instance 'zynq_soc_i' of component 'zynq_soc' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:159]
INFO: [Synth 8-638] synthesizing module 'zynq_soc' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7968]
INFO: [Synth 8-3491] module 'zynq_soc_CLK_GEN_148MHZ_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_CLK_GEN_148MHZ_0_stub.vhdl:5' bound to instance 'CLK_GEN_148MHZ' of component 'zynq_soc_CLK_GEN_148MHZ_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:8161]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_CLK_GEN_148MHZ_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_CLK_GEN_148MHZ_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'D5M_OUTPUT_imp_KZVKLU' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:46]
INFO: [Synth 8-3491] module 'zynq_soc_D5M_IIC_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_D5M_IIC_0_stub.vhdl:5' bound to instance 'D5M_IIC' of component 'zynq_soc_D5M_IIC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:139]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_D5M_IIC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_D5M_IIC_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'zynq_soc_VCC_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VCC_0_stub.vhdl:5' bound to instance 'VCC' of component 'zynq_soc_VCC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:169]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VCC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VCC_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'D5M_OUTPUT_imp_KZVKLU' (2#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:46]
INFO: [Synth 8-638] synthesizing module 'HDMI_OUTPUT_imp_13QHMTJ' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:445]
INFO: [Synth 8-3491] module 'zynq_soc_GND_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_GND_0_stub.vhdl:5' bound to instance 'GND' of component 'zynq_soc_GND_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:574]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_GND_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_GND_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_HDMI_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_HDMI_0_stub.vhdl:5' bound to instance 'HDMI' of component 'zynq_soc_HDMI_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:578]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_HDMI_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_HDMI_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'zynq_soc_HDMI_IIC_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_HDMI_IIC_0_stub.vhdl:5' bound to instance 'HDMI_IIC' of component 'zynq_soc_HDMI_IIC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:593]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_HDMI_IIC_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_HDMI_IIC_0_stub.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'HDMI_OUTPUT_imp_13QHMTJ' (3#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:445]
INFO: [Synth 8-638] synthesizing module 'PS_VIDEO_imp_PVWY4M' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7523]
INFO: [Synth 8-638] synthesizing module 'D5M_imp_H6UO12' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:216]
INFO: [Synth 8-3491] module 'zynq_soc_videoProcess_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_videoProcess_0_stub.vhdl:5' bound to instance 'videoProcess' of component 'zynq_soc_videoProcess_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:346]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_videoProcess_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_videoProcess_0_stub.vhdl:61]
INFO: [Synth 8-256] done synthesizing module 'D5M_imp_H6UO12' (4#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:216]
INFO: [Synth 8-638] synthesizing module 'PS_imp_1YJSW6I' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6901]
INFO: [Synth 8-638] synthesizing module 'TO_PS_imp_1M0D9Z7' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5824]
INFO: [Synth 8-3491] module 'zynq_soc_PS7_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_PS7_0_stub.vhdl:5' bound to instance 'PS7' of component 'zynq_soc_PS7_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6365]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_PS7_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_PS7_0_stub.vhdl:121]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_PS7_axi_periph_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3912]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_3A6666' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1822]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_3A6666' (5#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1822]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1RENW4F' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1925]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1RENW4F' (6#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1925]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_3VVN0D' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2150]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_1' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2280]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_3VVN0D' (7#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1QIO7VG' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2374]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_2' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_2_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_2' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2503]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_2' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_2_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1QIO7VG' (8#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2374]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_4ULRS' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2600]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_3' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_3_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_3' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2732]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_3' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_3_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_4ULRS' (9#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2600]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1UD4Y8P' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2829]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_4' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_4_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_4' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2961]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_4' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_4_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1UD4Y8P' (10#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:2829]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1KI5VF' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3056]
INFO: [Synth 8-3491] module 'zynq_soc_auto_cc_5' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_5_stub.vhdl:5' bound to instance 'auto_cc' of component 'zynq_soc_auto_cc_5' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3186]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_5' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_cc_5_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1KI5VF' (11#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3056]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VEF3SS' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3302]
INFO: [Synth 8-3491] module 'zynq_soc_auto_pc_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'zynq_soc_auto_pc_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_pc_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VEF3SS' (12#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3302]
INFO: [Synth 8-3491] module 'zynq_soc_xbar_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zynq_soc_xbar_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:4832]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_xbar_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_PS7_axi_periph_0' (13#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3912]
INFO: [Synth 8-3491] module 'zynq_soc_Sine_0_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_Sine_0_0_stub.vhdl:5' bound to instance 'Sine_0' of component 'zynq_soc_Sine_0_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6662]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_Sine_0_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_Sine_0_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_axi_mem_intercon_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5074]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1D0AVJ7' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1449]
INFO: [Synth 8-3491] module 'zynq_soc_auto_pc_1' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'zynq_soc_auto_pc_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1692]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_pc_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_auto_pc_1_stub.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1D0AVJ7' (14#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1449]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KFERMP' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3587]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KFERMP' (15#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3587]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1AA56YO' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3674]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1AA56YO' (16#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:3674]
INFO: [Synth 8-3491] module 'zynq_soc_xbar_1' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'zynq_soc_xbar_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5543]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_xbar_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_axi_mem_intercon_0' (17#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5074]
INFO: [Synth 8-256] done synthesizing module 'TO_PS_imp_1M0D9Z7' (18#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:5824]
INFO: [Synth 8-638] synthesizing module 'V_DMA_imp_QVYQ8K' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1092]
INFO: [Synth 8-3491] module 'zynq_soc_VDMA1_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VDMA1_0_stub.vhdl:5' bound to instance 'VDMA1' of component 'zynq_soc_VDMA1_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1288]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VDMA1_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VDMA1_0_stub.vhdl:78]
INFO: [Synth 8-256] done synthesizing module 'V_DMA_imp_QVYQ8K' (19#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:1092]
INFO: [Synth 8-256] done synthesizing module 'PS_imp_1YJSW6I' (20#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'PS_VIDEO_imp_PVWY4M' (21#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7523]
INFO: [Synth 8-638] synthesizing module 'SYSTEM_RESETS_imp_5I36KH' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:641]
INFO: [Synth 8-3491] module 'zynq_soc_rst_PS7_150M_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_150M_0_stub.vhdl:5' bound to instance 'rst_PS7_150M' of component 'zynq_soc_rst_PS7_150M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:712]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_rst_PS7_150M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_150M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zynq_soc_rst_PS7_25M_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_25M_0_stub.vhdl:5' bound to instance 'rst_PS7_25M' of component 'zynq_soc_rst_PS7_25M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:725]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_rst_PS7_25M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_25M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zynq_soc_rst_PS7_75M_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_75M_0_stub.vhdl:5' bound to instance 'rst_PS7_75M' of component 'zynq_soc_rst_PS7_75M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:738]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_rst_PS7_75M_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_rst_PS7_75M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'SYSTEM_RESETS_imp_5I36KH' (22#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:641]
INFO: [Synth 8-638] synthesizing module 'VIDEO_PIPELINE_imp_1COWDW3' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:790]
INFO: [Synth 8-3491] module 'zynq_soc_GND_1' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_GND_1_stub.vhdl:5' bound to instance 'GND' of component 'zynq_soc_GND_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:947]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_GND_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_GND_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_TIMMING_CONTROLELR_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_TIMMING_CONTROLELR_0_stub.vhdl:5' bound to instance 'TIMMING_CONTROLELR' of component 'zynq_soc_TIMMING_CONTROLELR_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:951]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_TIMMING_CONTROLELR_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_TIMMING_CONTROLELR_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'zynq_soc_VCC_1' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VCC_1_stub.vhdl:5' bound to instance 'VCC' of component 'zynq_soc_VCC_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:986]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VCC_1' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VCC_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'zynq_soc_VIDEO_OUT_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VIDEO_OUT_0_stub.vhdl:5' bound to instance 'VIDEO_OUT' of component 'zynq_soc_VIDEO_OUT_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:990]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_VIDEO_OUT_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_VIDEO_OUT_0_stub.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'VIDEO_PIPELINE_imp_1COWDW3' (23#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:790]
INFO: [Synth 8-3491] module 'zynq_soc_axi_gpio_0_0' declared at 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'zynq_soc_axi_gpio_0_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:8388]
INFO: [Synth 8-638] synthesizing module 'zynq_soc_axi_gpio_0_0' [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/realtime/zynq_soc_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc' (24#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc.vhd:7968]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_wrapper' (25#1) [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.vhd:58]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[31]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[30]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[29]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[28]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[27]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[26]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[25]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[24]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[23]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[22]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[21]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[20]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[19]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[18]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[17]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[16]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[15]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[14]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[13]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[12]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[11]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[10]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_araddr[9]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[31]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[30]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[29]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[28]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[27]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[26]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[25]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[24]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[23]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[22]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[21]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[20]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[19]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[18]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[17]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[16]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[15]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[14]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[13]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[12]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[11]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[10]
WARNING: [Synth 8-3331] design VIDEO_PIPELINE_imp_1COWDW3 has unconnected port ctrl_awaddr[9]
WARNING: [Synth 8-3331] design V_DMA_imp_QVYQ8K has unconnected port S_AXIS_S2MM_tkeep[2]
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1AA56YO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_KFERMP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1D0AVJ7 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_1VEF3SS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1VEF3SS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_1KI5VF has unconnected port S_AXI_awaddr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 505.410 ; gain = 142.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 505.410 ; gain = 142.145
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp57/zynq_soc_CLK_GEN_148MHZ_0_in_context.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp57/zynq_soc_CLK_GEN_148MHZ_0_in_context.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp59/zynq_soc_axi_gpio_0_0_in_context.xdc] for cell 'zynq_soc_i/axi_gpio_0'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp59/zynq_soc_axi_gpio_0_0_in_context.xdc] for cell 'zynq_soc_i/axi_gpio_0'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp61/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp61/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp63/zynq_soc_TIMMING_CONTROLELR_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp63/zynq_soc_TIMMING_CONTROLELR_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp65/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp65/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp67/zynq_soc_VIDEO_OUT_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp67/zynq_soc_VIDEO_OUT_0_in_context.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp69/zynq_soc_rst_PS7_150M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp69/zynq_soc_rst_PS7_150M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp71/zynq_soc_rst_PS7_25M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp71/zynq_soc_rst_PS7_25M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp73/zynq_soc_rst_PS7_75M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp73/zynq_soc_rst_PS7_75M_0_in_context.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp75/zynq_soc_VDMA1_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp75/zynq_soc_VDMA1_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp79/zynq_soc_Sine_0_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp79/zynq_soc_Sine_0_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp81/zynq_soc_xbar_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp81/zynq_soc_xbar_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp83/zynq_soc_xbar_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp83/zynq_soc_xbar_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp85/zynq_soc_videoProcess_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/D5M/videoProcess'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp85/zynq_soc_videoProcess_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/D5M/videoProcess'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp87/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp87/zynq_soc_GND_1_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp91/zynq_soc_HDMI_IIC_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp91/zynq_soc_HDMI_IIC_0_in_context.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp93/zynq_soc_D5M_IIC_0_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp93/zynq_soc_D5M_IIC_0_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp95/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp95/zynq_soc_VCC_1_in_context.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp97/zynq_soc_auto_pc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp97/zynq_soc_auto_pc_1_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp99/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp99/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp101/zynq_soc_auto_cc_4_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp101/zynq_soc_auto_cc_4_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp103/zynq_soc_auto_cc_3_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp103/zynq_soc_auto_cc_3_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp105/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp105/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp107/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp107/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp109/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp109/zynq_soc_auto_cc_5_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp111/zynq_soc_auto_pc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp111/zynq_soc_auto_pc_0_in_context.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/ZEDBOARD/constraints/d5m_camera.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/CLK_GEN_148MHZ/inst/mmcm_adv_inst/CLKOUT0'. [V:/ZEDBOARD/constraints/target_pins.xdc:63]
WARNING: [Vivado 12-508] No pins matched 'zynq_soc_i/HDMI_OUTPUT/HDMI/U0/V6_GEN.ODDR_hdmi_clk_o/C'. [V:/ZEDBOARD/constraints/target_pins.xdc:64]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_2'. [V:/ZEDBOARD/constraints/target_pins.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/ZEDBOARD/constraints/target_pins.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [V:/ZEDBOARD/constraints/target_pins.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [V:/ZEDBOARD/constraints/target_pins.xdc:69]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [V:/ZEDBOARD/constraints/target_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/ZEDBOARD/constraints/target_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 840.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/D5M_OUTPUT/D5M_IIC' at clock pin 's_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC' at clock pin 's_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc' at clock pin 'm_axi_aclk' is different from the actual clock period '12.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '13.000' specified during out-of-context synthesis of instance 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M' at clock pin 'slowest_sync_clk' is different from the actual clock period '12.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp77/zynq_soc_PS7_0_in_context.xdc, line 264).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_clk. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_clk. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_de. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_de. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_hsync. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_hsync. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_spdif. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_spdif. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[0]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[10]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[11]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[12]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[13]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[14]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[15]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[1]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[2]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[3]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[4]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[5]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[6]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[7]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[8]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_data[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_data[9]. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for io_hdmio_vsync. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for io_hdmio_vsync. (constraint file  V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/.Xil/Vivado-15928-DESKTOP-7G37KAP/dcp89/zynq_soc_HDMI_0_in_context.xdc, line 42).
Applied set_property DONT_TOUCH = true for zynq_soc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/CLK_GEN_148MHZ. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/D5M_OUTPUT/D5M_IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/D5M_OUTPUT/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/HDMI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/HDMI_OUTPUT/HDMI_IIC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/D5M/videoProcess. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/VCC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_soc_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_out1' to pin 'zynq_soc_i/CLK_GEN_148MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_out2' to pin 'zynq_soc_i/CLK_GEN_148MHZ/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' to 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK0' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK1' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK2' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/FCLK_CLK3' to pin 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |zynq_soc_CLK_GEN_148MHZ_0     |         1|
|2     |zynq_soc_axi_gpio_0_0         |         1|
|3     |zynq_soc_D5M_IIC_0            |         1|
|4     |zynq_soc_VCC_0                |         1|
|5     |zynq_soc_GND_0                |         1|
|6     |zynq_soc_HDMI_0               |         1|
|7     |zynq_soc_HDMI_IIC_0           |         1|
|8     |zynq_soc_videoProcess_0       |         1|
|9     |zynq_soc_xbar_0               |         1|
|10    |zynq_soc_auto_cc_0            |         1|
|11    |zynq_soc_auto_cc_1            |         1|
|12    |zynq_soc_auto_cc_2            |         1|
|13    |zynq_soc_auto_cc_3            |         1|
|14    |zynq_soc_auto_cc_4            |         1|
|15    |zynq_soc_auto_cc_5            |         1|
|16    |zynq_soc_auto_pc_0            |         1|
|17    |zynq_soc_xbar_1               |         1|
|18    |zynq_soc_auto_pc_1            |         1|
|19    |zynq_soc_PS7_0                |         1|
|20    |zynq_soc_Sine_0_0             |         1|
|21    |zynq_soc_VDMA1_0              |         1|
|22    |zynq_soc_rst_PS7_150M_0       |         1|
|23    |zynq_soc_rst_PS7_25M_0        |         1|
|24    |zynq_soc_rst_PS7_75M_0        |         1|
|25    |zynq_soc_GND_1                |         1|
|26    |zynq_soc_TIMMING_CONTROLELR_0 |         1|
|27    |zynq_soc_VCC_1                |         1|
|28    |zynq_soc_VIDEO_OUT_0          |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |zynq_soc_CLK_GEN_148MHZ_0_bbox     |     1|
|2     |zynq_soc_D5M_IIC_0_bbox            |     1|
|3     |zynq_soc_GND_0_bbox                |     1|
|4     |zynq_soc_GND_1_bbox                |     1|
|5     |zynq_soc_HDMI_0_bbox               |     1|
|6     |zynq_soc_HDMI_IIC_0_bbox           |     1|
|7     |zynq_soc_PS7_0_bbox                |     1|
|8     |zynq_soc_Sine_0_0_bbox             |     1|
|9     |zynq_soc_TIMMING_CONTROLELR_0_bbox |     1|
|10    |zynq_soc_VCC_0_bbox                |     1|
|11    |zynq_soc_VCC_1_bbox                |     1|
|12    |zynq_soc_VDMA1_0_bbox              |     1|
|13    |zynq_soc_VIDEO_OUT_0_bbox          |     1|
|14    |zynq_soc_auto_cc_0_bbox            |     1|
|15    |zynq_soc_auto_cc_1_bbox            |     1|
|16    |zynq_soc_auto_cc_2_bbox            |     1|
|17    |zynq_soc_auto_cc_3_bbox            |     1|
|18    |zynq_soc_auto_cc_4_bbox            |     1|
|19    |zynq_soc_auto_cc_5_bbox            |     1|
|20    |zynq_soc_auto_pc_0_bbox            |     1|
|21    |zynq_soc_auto_pc_1_bbox            |     1|
|22    |zynq_soc_axi_gpio_0_0_bbox         |     1|
|23    |zynq_soc_rst_PS7_150M_0_bbox       |     1|
|24    |zynq_soc_rst_PS7_25M_0_bbox        |     1|
|25    |zynq_soc_rst_PS7_75M_0_bbox        |     1|
|26    |zynq_soc_videoProcess_0_bbox       |     1|
|27    |zynq_soc_xbar_0_bbox               |     1|
|28    |zynq_soc_xbar_1_bbox               |     1|
|29    |IBUF                               |    15|
|30    |IOBUF                              |     4|
|31    |OBUF                               |    11|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------+------+
|      |Instance                   |Module                      |Cells |
+------+---------------------------+----------------------------+------+
|1     |top                        |                            |  3254|
|2     |  zynq_soc_i               |zynq_soc                    |  3224|
|3     |    D5M_OUTPUT             |D5M_OUTPUT_imp_KZVKLU       |    48|
|4     |    HDMI_OUTPUT            |HDMI_OUTPUT_imp_13QHMTJ     |    69|
|5     |    PS_VIDEO               |PS_VIDEO_imp_PVWY4M         |  2932|
|6     |      D5M                  |D5M_imp_H6UO12              |    88|
|7     |      PS                   |PS_imp_1YJSW6I              |  2844|
|8     |        TO_PS              |TO_PS_imp_1M0D9Z7           |  2585|
|9     |          PS7_axi_periph   |zynq_soc_PS7_axi_periph_0   |  1623|
|10    |            m01_couplers   |m01_couplers_imp_1RENW4F    |   106|
|11    |            m02_couplers   |m02_couplers_imp_3VVN0D     |   106|
|12    |            m03_couplers   |m03_couplers_imp_1QIO7VG    |   106|
|13    |            m04_couplers   |m04_couplers_imp_4ULRS      |   102|
|14    |            m05_couplers   |m05_couplers_imp_1UD4Y8P    |   102|
|15    |            m06_couplers   |m06_couplers_imp_1KI5VF     |   106|
|16    |            s00_couplers   |s00_couplers_imp_1VEF3SS    |   177|
|17    |          axi_mem_intercon |zynq_soc_axi_mem_intercon_0 |   619|
|18    |            m00_couplers   |m00_couplers_imp_1D0AVJ7    |   265|
|19    |        V_DMA              |V_DMA_imp_QVYQ8K            |   259|
|20    |    SYSTEM_RESETS          |SYSTEM_RESETS_imp_5I36KH    |    15|
|21    |    VIDEO_PIPELINE         |VIDEO_PIPELINE_imp_1COWDW3  |   109|
+------+---------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 840.012 ; gain = 476.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 840.012 ; gain = 142.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 840.012 ; gain = 476.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

141 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:03 . Memory (MB): peak = 851.844 ; gain = 494.219
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/synth_1/zynq_soc_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 852.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 03:28:02 2018...
[Sat Nov  3 03:28:04 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:17 ; elapsed = 00:17:24 . Memory (MB): peak = 822.102 ; gain = 0.000
[Sat Nov  3 03:28:06 2018] Launched impl_1...
Run output will be captured here: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/runme.log
[Sat Nov  3 03:28:06 2018] Waiting for impl_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log zynq_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_soc_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ZEDBOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 357.930 ; gain = 56.520
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.dcp' for cell 'zynq_soc_i/CLK_GEN_148MHZ'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.dcp' for cell 'zynq_soc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0.dcp' for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VCC_0/zynq_soc_VCC_0.dcp' for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_GND_0/zynq_soc_GND_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_0/zynq_soc_HDMI_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_videoProcess_0/zynq_soc_videoProcess_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/D5M/videoProcess'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0_0/zynq_soc_Sine_0_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_0/zynq_soc_xbar_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_1/zynq_soc_xbar_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_GND_1/zynq_soc_GND_1.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VCC_1/zynq_soc_VCC_1.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
INFO: [Netlist 29-17] Analyzing 914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zynq_soc_i/CLK_GEN_148MHZ/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-10872-DESKTOP-7G37KAP/dcp7/zynq_soc_CLK_GEN_148MHZ_0.edf:296]
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_board.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_board.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.777 ; gain = 572.586
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0_board.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0_board.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc:27]
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0_board.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0_board.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0_board.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0_board.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0'
Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.dcp'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1390.363 ; gain = 1032.434
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17cff2bb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 524 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa454996

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 446 cells and removed 1204 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18528bb60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2062 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pixclk_IBUF_BUFG_inst to drive 193 load(s) on clock net pixclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f8ae07c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f8ae07c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1390.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f8ae07c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 46 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 6f8c112f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1697.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: 6f8c112f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.301 ; gain = 306.938
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1697.301 ; gain = 306.938
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.301 ; gain = 0.000
Command: report_drc -file zynq_soc_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55590118

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pixclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y42
	pixclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17cbf54b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: cf966dd2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cf966dd2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6f3918c9

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ac9db4fb

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8914a635

Time (s): cpu = 00:01:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 88d8e0d0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: eb45a26c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19a4958d9

Time (s): cpu = 00:01:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18662ed50

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b95ecb3a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 252cf6cf9

Time (s): cpu = 00:01:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 252cf6cf9

Time (s): cpu = 00:01:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f2c46c5d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/o1Data_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f2c46c5d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-22.513. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 172be07ca

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 172be07ca

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 172be07ca

Time (s): cpu = 00:02:40 ; elapsed = 00:01:33 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 172be07ca

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 96d10428

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 96d10428

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
Ending Placer Task | Checksum: 707c8263

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
90 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:40 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1697.301 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pixclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y42
	pixclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6a96101e ConstDB: 0 ShapeSum: 5e67245 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 74928939

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 74928939

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 74928939

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 74928939

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1022db0ea

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.549| TNS=-136.074| WHS=-0.351 | THS=-316.363|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a0a1b686

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.434 ; gain = 71.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.549| TNS=-134.677| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 133f2875b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.434 ; gain = 71.133
Phase 2 Router Initialization | Checksum: 1d36a92a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d25026f5

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1755
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.946| TNS=-5933.650| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d6d1c45e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.991| TNS=-5624.384| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f4451395

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1768.434 ; gain = 71.133
Phase 4 Rip-up And Reroute | Checksum: f4451395

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 184470aa6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1768.434 ; gain = 71.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.831| TNS=-5872.001| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824
Phase 5 Delay and Skew Optimization | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 146d8f74a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.793| TNS=-5041.100| WHS=-0.028 | THS=-0.028 |

Phase 6.1 Hold Fix Iter | Checksum: 1ae2b383d

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824
Phase 6 Post Hold Fix | Checksum: 18d3ffe04

Time (s): cpu = 00:02:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35793 %
  Global Horizontal Routing Utilization  = 4.61579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1e6af4ca1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6af4ca1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a63efdb6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f7f11152

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=-23.793| TNS=-5041.100| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f7f11152

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824

Routing Is Done.
105 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.125 ; gain = 0.000
Command: report_drc -file zynq_soc_wrapper_drc_routed.rpt -pb zynq_soc_wrapper_drc_routed.pb -rpx zynq_soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.125 ; gain = 0.000
Command: report_methodology -file zynq_soc_wrapper_methodology_drc_routed.rpt -rpx zynq_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 1821.852 ; gain = 36.727
Command: report_power -file zynq_soc_wrapper_power_routed.rpt -pb zynq_soc_wrapper_power_summary_routed.pb -rpx zynq_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1876.270 ; gain = 54.418
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 03:33:49 2018...
[Sat Nov  3 03:33:51 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:05:46 . Memory (MB): peak = 822.102 ; gain = 0.000
[Sat Nov  3 03:33:52 2018] Launched impl_1...
Run output will be captured here: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/runme.log
[Sat Nov  3 03:33:52 2018] Waiting for impl_1 to finish (timeout in 120 minutes)...

*** Running vivado
    with args -log zynq_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_soc_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ZEDBOARD/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 357.930 ; gain = 56.520
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.dcp' for cell 'zynq_soc_i/CLK_GEN_148MHZ'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.dcp' for cell 'zynq_soc_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0.dcp' for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VCC_0/zynq_soc_VCC_0.dcp' for cell 'zynq_soc_i/D5M_OUTPUT/VCC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_GND_0/zynq_soc_GND_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/GND'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_0/zynq_soc_HDMI_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0.dcp' for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_videoProcess_0/zynq_soc_videoProcess_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/D5M/videoProcess'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_Sine_0_0/zynq_soc_Sine_0_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/Sine_0'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_0/zynq_soc_xbar_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_xbar_1/zynq_soc_xbar_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.dcp' for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.dcp' for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_GND_1/zynq_soc_GND_1.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/GND'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VCC_1/zynq_soc_VCC_1.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/VCC'
INFO: [Project 1-454] Reading design checkpoint 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0.dcp' for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT'
INFO: [Netlist 29-17] Analyzing 914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zynq_soc_i/CLK_GEN_148MHZ/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-10872-DESKTOP-7G37KAP/dcp7/zynq_soc_CLK_GEN_148MHZ_0.edf:296]
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_board.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0_board.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1369.777 ; gain = 572.586
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc] for cell 'zynq_soc_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0_board.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0_board.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_axi_gpio_0_0/zynq_soc_axi_gpio_0_0.xdc] for cell 'zynq_soc_i/axi_gpio_0/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_150M_0/zynq_soc_rst_PS7_150M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_25M_0/zynq_soc_rst_PS7_25M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_25M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0_board.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_rst_PS7_75M_0/zynq_soc_rst_PS7_75M_0.xdc] for cell 'zynq_soc_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.389970 which will be rounded to 0.390 to ensure it is an integer multiple of 1 picosecond [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc:27]
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_PS7_0/zynq_soc_PS7_0.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0_board.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_HDMI_IIC_0/zynq_soc_HDMI_IIC_0_board.xdc] for cell 'zynq_soc_i/HDMI_OUTPUT/HDMI_IIC/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0_board.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_D5M_IIC_0/zynq_soc_D5M_IIC_0_board.xdc] for cell 'zynq_soc_i/D5M_OUTPUT/D5M_IIC/U0'
Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/d5m_camera.xdc]
Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/constraints/target_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0.dcp'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_TIMMING_CONTROLELR_0/zynq_soc_TIMMING_CONTROLELR_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VIDEO_OUT_0/zynq_soc_VIDEO_OUT_0_clocks.xdc] for cell 'zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_VDMA1_0/zynq_soc_VDMA1_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_5/zynq_soc_auto_cc_5_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_4/zynq_soc_auto_cc_4_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/zynq_soc_auto_cc_3_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_2/zynq_soc_auto_cc_2_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_clocks.xdc] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_soc_i/PS_VIDEO/PS/TO_PS/PS7_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1390.363 ; gain = 1032.434
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17cff2bb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 524 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa454996

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 446 cells and removed 1204 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18528bb60

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 2062 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pixclk_IBUF_BUFG_inst to drive 193 load(s) on clock net pixclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f8ae07c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f8ae07c7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1390.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f8ae07c7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1390.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 46 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 6f8c112f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1697.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: 6f8c112f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.301 ; gain = 306.938
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 1697.301 ; gain = 306.938
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.301 ; gain = 0.000
Command: report_drc -file zynq_soc_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55590118

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pixclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y42
	pixclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17cbf54b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e7eef6f5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: cf966dd2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cf966dd2

Time (s): cpu = 00:01:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6f3918c9

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ac9db4fb

Time (s): cpu = 00:01:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 8914a635

Time (s): cpu = 00:01:34 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 88d8e0d0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: eb45a26c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19a4958d9

Time (s): cpu = 00:01:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18662ed50

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b95ecb3a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 252cf6cf9

Time (s): cpu = 00:01:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 252cf6cf9

Time (s): cpu = 00:01:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f2c46c5d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/SHARP_inst/MAC_B_inst/o1Data_reg[0]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net zynq_soc_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f2c46c5d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-22.513. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 172be07ca

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 172be07ca

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 172be07ca

Time (s): cpu = 00:02:40 ; elapsed = 00:01:33 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 172be07ca

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 96d10428

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 96d10428

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
Ending Placer Task | Checksum: 707c8263

Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 1697.301 ; gain = 0.000
90 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:50 ; elapsed = 00:01:40 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1697.301 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1697.301 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pixclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y42
	pixclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6a96101e ConstDB: 0 ShapeSum: 5e67245 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 74928939

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 74928939

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 74928939

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 74928939

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1697.301 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1022db0ea

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.549| TNS=-136.074| WHS=-0.351 | THS=-316.363|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a0a1b686

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.434 ; gain = 71.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.549| TNS=-134.677| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 133f2875b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.434 ; gain = 71.133
Phase 2 Router Initialization | Checksum: 1d36a92a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d25026f5

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1755
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.946| TNS=-5933.650| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d6d1c45e

Time (s): cpu = 00:01:50 ; elapsed = 00:01:02 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.991| TNS=-5624.384| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f4451395

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1768.434 ; gain = 71.133
Phase 4 Rip-up And Reroute | Checksum: f4451395

Time (s): cpu = 00:01:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1768.434 ; gain = 71.133

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 184470aa6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:05 . Memory (MB): peak = 1768.434 ; gain = 71.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.831| TNS=-5872.001| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824
Phase 5 Delay and Skew Optimization | Checksum: 164f87abe

Time (s): cpu = 00:02:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 146d8f74a

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-23.793| TNS=-5041.100| WHS=-0.028 | THS=-0.028 |

Phase 6.1 Hold Fix Iter | Checksum: 1ae2b383d

Time (s): cpu = 00:02:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824
Phase 6 Post Hold Fix | Checksum: 18d3ffe04

Time (s): cpu = 00:02:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35793 %
  Global Horizontal Routing Utilization  = 4.61579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1e6af4ca1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6af4ca1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a63efdb6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1785.125 ; gain = 87.824

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f7f11152

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=-23.793| TNS=-5041.100| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f7f11152

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1785.125 ; gain = 87.824

Routing Is Done.
105 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:18 . Memory (MB): peak = 1785.125 ; gain = 87.824
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.125 ; gain = 0.000
Command: report_drc -file zynq_soc_wrapper_drc_routed.rpt -pb zynq_soc_wrapper_drc_routed.pb -rpx zynq_soc_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1785.125 ; gain = 0.000
Command: report_methodology -file zynq_soc_wrapper_methodology_drc_routed.rpt -rpx zynq_soc_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 1821.852 ; gain = 36.727
Command: report_power -file zynq_soc_wrapper_power_routed.rpt -pb zynq_soc_wrapper_power_summary_routed.pb -rpx zynq_soc_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1876.270 ; gain = 54.418
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 03:33:49 2018...

*** Running vivado
    with args -log zynq_soc_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zynq_soc_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_wrapper.tcl -notrace
Command: open_checkpoint zynq_soc_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 225.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-10872-DESKTOP-7G37KAP/dcp7/zynq_soc_CLK_GEN_148MHZ_0.edf:296]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_board.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_board.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.531 ; gain = 565.871
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_early.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_late.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-7636-DESKTOP-7G37KAP/dcp3/zynq_soc_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.438 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1304.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1304.438 ; gain = 1086.223
Command: write_bitstream -force zynq_soc_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0 input zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 input pin zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPIR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_b0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_g0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cb_r0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_g0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/cr_r0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_g0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/mod6_inst/y_r0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[mx]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0 multiplier stage zynq_soc_i/PS_VIDEO/D5M/videoProcess/U0/modx_inst/sobel_reg[my]0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg) which is driven by a register (zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 36 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/V_DMA/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_soc_i/PS_VIDEO/PS/TO_PS/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_aful
l_i... and (the first 15 of 36 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 195 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_soc_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
17 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 1810.840 ; gain = 506.402
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 03:35:27 2018...
[Sat Nov  3 03:35:32 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:40 . Memory (MB): peak = 822.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zynq_soc_i/CLK_GEN_148MHZ/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/.Xil/Vivado-10872-DESKTOP-7G37KAP/dcp7/zynq_soc_CLK_GEN_148MHZ_0.edf:296]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_board.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_board.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_CLK_GEN_148MHZ_0/zynq_soc_CLK_GEN_148MHZ_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1584.801 ; gain = 564.563
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_early.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper.xdc]
Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_late.xdc]
Finished Parsing XDC File [V:/ZEDBOARD/vivado/zynq_soc/.Xil/Vivado-12292-DESKTOP-7G37KAP/dcp5/zynq_soc_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1605.160 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1605.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1605.160 ; gain = 783.059
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1605.160 ; gain = 0.000
Info:(ZQ) V:/ZEDBOARD/prebuilt/hardware/zed/ZEDBOARD.bit is replaced with new one.
Info:(ZQ) V:/ZEDBOARD/prebuilt/hardware/zed/ZEDBOARD.lpr is replaced with new one.
Info:(ZQ) V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/debug_nets.ltx not found
Info:(ZQ) V:/ZEDBOARD/prebuilt/hardware/zed/ZEDBOARD.hdf is replaced with new one.
Info:(ZQ) V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper.mmi not found
Info:(ZQ) V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/impl_1/zynq_soc_wrapper.mcs not found
Warning:(ZQ) Xilinx Devicetree git clone path not found ().
Info:(ZQ) Run "exec hsi -source V:/ZEDBOARD/scripts/script_hsi.tcl -tclargs {--sw_list {{id appname steps OS-Name UART data01_file data01_load data01_offset data02_file data02_load data02_offset} {0 zynq_fsbl FSBL standalone NA NA NA NA NA NA NA} {2 hello_world 0 standalone NA NA NA NA NA NA NA} {3 u-boot 1 petalinux NA NA NA NA NA NA NA}} --lib V:/ZEDBOARD/sw_lib --vivrun}" in V:/ZEDBOARD/workspace/hsi
Info:(ZQ) Please Wait..
Info:(ZQ) Commands from batch.......................................

****** hsi v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

start_gui
invalid command name "common::start_gui"
source V:/ZEDBOARD/scripts/script_hsi.tcl
# namespace eval ZQ {
#   namespace eval HSI {
#     # -----------------------------------------
#     # ZQ HSI variablen declaration
#     # -----------------------------------------
#     variable HDF_NAME
#     variable LIB_PATH
#     variable SW_APPLIST
#     # -----------------------------------------
#     # finished ZQ HSI variablen declaration
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi hw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --open_project: 
#     proc open_project {} {
#       if {[catch {set ZQ::HSI::HDF_NAME [glob -join -dir [pwd] *.hdf]} result]} { puts "Error:(ZQ) Script (ZQ::HSI::hsi_open_project) failed: $result."; return -code error}
#       #todo: eventuell mal extra verzeichnis erstellen, wie sdk
#       open_hw_design ${ZQ::HSI::HDF_NAME}
#     }
#     # -----------------------------------------
#     # --set_repopath: 
#     proc set_repopath {} {
#       set_repo_path ${ZQ::HSI::LIB_PATH}
#     } 
#     # -----------------------------------------
#     # --close_project: 
#     proc close_project {} {
#       close_hw_design [current_hw_design]
#     }  
#     # -----------------------------------------
#     # --get_processors:
#     proc get_processors {PROCESSOR_ID} {
#       set proc [get_cells  -filter {IP_TYPE==PROCESSOR}]
#       if {[llength $proc] == 0} {
#         return -code error "Error:(ZQ) No Processor found in design ${ZQ::HSI::HDF_NAME}";
#       } else {
#         if {[llength $proc] > 1} {
#           puts "Info:(ZQ) Multiple Processors found."
#         }
#         if {[llength $proc] > $PROCESSOR_ID} {
#           puts "Info:(ZQ)  Processor [lindex $proc $PROCESSOR_ID] is used."
#           return [lindex $proc $PROCESSOR_ID]
#         } else {
#           return -code error "Error:(ZQ) No Processor ID $PROCESSOR_ID not found in design ${ZQ::HSI::HDF_NAME}";
#         }
#       }
#     }
#     # -----------------------------------------
#     # finished hw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi sw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --create_sw_project: 
#     proc create_sw_project {app_name os uart} {
#       set cpu [get_processors 0]
#       set hwdesign [current_hw_design]
#       set swdesign [hsi::create_sw_design system -proc $cpu -app $app_name -os $os]
#       set os [hsi::get_os]
#       if {$uart ne "NA"} {
#         #workaround to change uart -> currently generate_app will delete bsp and write default one
#         generate_app -hw $hwdesign -sw $swdesign -app $app_name -proc $cpu -dir $app_name -os $os
#         hsi::close_sw_design $swdesign
#         hsi::open_sw_design ${app_name}/${app_name}_bsp/system.mss
#         #reset old variables
#         set swdesign [get_sw_designs]
#         set os [hsi::get_os]
#         #set uart properties
#         common::set_property CONFIG.stdin $uart $os
#         common::set_property CONFIG.stdout $uart $os
#         #generate bsp
#         hsi::generate_bsp -dir ${app_name}/${app_name}_bsp/ -compile
#         cd ${app_name}
#         set result ""
#         #run make
#         if {[catch {set result [eval exec make]}]} {puts "Info:(ZQ) $result"}
#         cd ..
#       } else {
#         generate_app -hw $hwdesign -sw $swdesign -app $app_name -proc $cpu -os $os -dir $app_name -verbose -compile
#       }
#       close_sw_design $swdesign
#     }  
#     # -----------------------------------------
#     # --create_devicetree_project: 
#     proc create_devicetree_project {app_name os} {
#       set cpu [get_processors 0]
#       set hwdesign [current_hw_design]
#       set swdesign [hsi::create_sw_design $app_name -proc $cpu -os $os]
#       generate_target -dir $app_name
#       close_sw_design $swdesign
#     }  
#     # -----------------------------------------
#     # finished sw functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi run functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # --run_sw_apps: 
#     proc run_sw_apps {} {
#       #search and generate fsbl and device tree
#       foreach sw_applist_line ${ZQ::HSI::SW_APPLIST} {
#         #generate fsbl only
#         if {[lindex $sw_applist_line 2] eq "FSBL" } {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           set uart [lindex $sw_applist_line 4]
#           puts "Info:(ZQ) generate FSBL: $name os: $os Uart: $uart"
#           create_sw_project $name $os $uart
#         }
#         #generate device tree only
#         if {[lindex $sw_applist_line 2] eq "DTS" } {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           puts "Info:(ZQ) generate Device-Tree: $name os: $os"
#           create_devicetree_project $name $os
#         }
#       }
#       #search and generate software apps
#       foreach sw_applist_line ${ZQ::HSI::SW_APPLIST} {
#         #generate *.bin only if app_list.csv->steps=0(generate all) or steps=3(*.elf only )
#         if {[lindex $sw_applist_line 2] == 0 || [lindex $sw_applist_line 2] == 3} {
#           set name [lindex $sw_applist_line 1]
#           set os [lindex $sw_applist_line 3]
#           set uart [lindex $sw_applist_line 4]
#           puts "Info:(ZQ) generate app: $name os: $os Uart: $uart"
#           create_sw_project $name $os $uart
#         }
#       }
#     }
#     # -----------------------------------------
#     # --debug_sw_app_list:
#     proc debug_sw_app_list {} {
#       set ZQ::HSI::SW_APPLIST [list]
#       foreach lpath ${ZQ::HSI::LIB_PATH} {
#         if {[file exists  ${lpath}/apps_list.csv]} { 
#           puts "Info:(ZQ) Read Software list from ${lpath}/apps_list.csv"
#           set fp [open "${lpath}/apps_list.csv" r]
#           set file_data [read $fp]
#           close $fp
#           set data [split $file_data "\n"]
#           # set fsbl_name ""
#           foreach line $data {
#             #  check file version ignore comments and empty lines
#             if {[string match *#* $line] != 1 && [string match *CSV_VERSION* $line] } {
#               #remove spaces
#               set line [string map {" " ""} $line]
#               #remove tabs
#               set line [string map {"\t" ""} $line]
#               #check version
#               set tmp [split $line "="]
#               #version is ignored for debug only
#             } elseif {[string match *#* $line] != 1 && [string length $line] > 0} {
#               #remove spaces
#               set line [string map {" " ""} $line]
#               #remove tabs
#               set line [string map {"\t" ""} $line]
#               #splitt and append
#               set tmp [split $line ","]
#               lappend ZQ::HSI::SW_APPLIST $tmp
#             }
#           }
#         }
#       }
#       puts "------------------------------------------"
#     }
#     # -----------------------------------------
#     # --run_all:
#     proc run_all {} {
#       #todo: run all als option und hsi auch über batch separat startbar
#       puts "Info:(ZQ) HSI...run all..."
#       if {[catch {open_project} result]} { puts "Error:(ZQ) Script (ZQ::HSI::open_project) failed: $result.";  return -code error}
#       if {[catch {set_repopath} result]} { puts "Error:(ZQ) Script (ZQ::HSI::set_repopath) failed: $result.";  return -code error}
#       # ---------------------------------------------
#       if {[catch {run_sw_apps} result]} { puts "Error:(ZQ) Script (ZQ::HSI::run_sw_apps) failed: $result.";  return -code error}
#       # ---------------------------------------------
#       if {[catch {close_project} result]} { puts "Error:(ZQ) Script (ZQ::HSI::close_project) failed: $result.";  return -code error}
#     }
#     # -----------------------------------------
#     # --return_option: 
#     proc return_option {option argc argv} {
#       if { $argc <= [expr $option + 1]} { 
#         return -code error "Error:(ZQ) Read parameter failed"
#       } else {  
#         puts "Info:(ZQ) Parameter Option Value: [lindex $argv [expr $option + 1]]"
#         return [lindex $argv [expr $option + 1]]
#       }
#     }    
#     # -----------------------------------------
#     # --hsi_main: 
#     proc hsi_main {} {
#       global argc
#       global argv
#       set tmp_argc 0
#       set tmp_argv 0
#       if {$argc >= 1 } {
#         set tmp_argv [lindex $argv 0]
#         set tmp_argc [llength $tmp_argv]
#       }
#       set vivrun false
#       variable SW_APPLIST 
#       variable LIB_PATH 
#       for {set option 0} {$option < $tmp_argc} {incr option} {
#         puts "Info:(ZQ) Parameter Index: $option"
#         puts "Info:(ZQ) Parameter Option: [lindex $tmp_argv $option]"
#         switch [lindex $tmp_argv $option] {
#           "--sw_list"	        { set SW_APPLIST [return_option $option $tmp_argc $tmp_argv];incr option }    
#           "--lib"	            { set LIB_PATH [return_option $option $tmp_argc $tmp_argv];incr option }    
#           "--vivrun"		      { set vivrun true }
#           default             { puts "" }
#         }
#       }
#       if {$vivrun==true} {
#         if {[catch {run_all} result]} { puts "Error:(ZQ) Script (ZQ::HSI::run_all) failed: $result."; exit}
#         exit
#       }
#     }
#     # -----------------------------------------
#     # finished run functions
#     # -----------------------------------------
#     # -----------------------------------------
#     # hsi run scripts
#     # -----------------------------------------
#     if {[catch {hsi_main} result]} { puts "Error:(ZQ) Script (ZQ::HSI::hsi_main) failed: $result."; exit}
#     # -----------------------------------------
#     # finished hsi run scripts
#     # -----------------------------------------
#   # -----------------------------------------
#   }
#  puts "Info: Load HSI scripts finished"
# }
Info:(ZQ) Parameter Index: 0
Info:(ZQ) Parameter Option: --sw_list
Info:(ZQ) Parameter Option Value: {id appname steps OS-Name UART data01_file data01_load data01_offset data02_file data02_load data02_offset} {0 zynq_fsbl FSBL standalone NA NA NA NA NA NA NA} {2 hello_world 0 standalone NA NA NA NA NA NA NA} {3 u-boot 1 petalinux NA NA NA NA NA NA NA}
Info:(ZQ) Parameter Index: 2
Info:(ZQ) Parameter Option: --lib
Info:(ZQ) Parameter Option Value: V:/ZEDBOARD/sw_lib
Info:(ZQ) Parameter Index: 4
Info:(ZQ) Parameter Option: --vivrun
Info:(ZQ) HSI...run all...
INFO: [Hsi 55-1698] elapsed time for repository loading 0 seconds
Info:(ZQ) generate FSBL: zynq_fsbl os: standalone Uart: NA
Info:(ZQ) Multiple Processors found.
Info:(ZQ)  Processor ps7_cortexa9_0 is used.
"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/scugic_v3_7/src"

"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/Sine_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/standalone_v6_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/videoProcess_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/vtc_v7_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v3_6/src"

"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_3/src"

"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_3/src"

"Compiling axivdma"

arm-none-eabi-ar: creating ../../../lib/libxil.a

"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_4/src"

"Compiling coresightps_dcc"

"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_4/src"

"Compiling cpu_cortexa9"

"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Compiling ddrps"

"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Compiling devcfg"

"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_3/src"

"Compiling dmaps"

"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_4/src"

"Compiling emacps"

"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_3/src"

"Compiling gpio"

"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_3/src"

"Compiling gpiops"

"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_4/src"

"Compiling iic"

"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Compiling qspips"

"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v3_7/src"

"Compiling scugic"

xscugic_g.c:53:2: warning: missing initializer for field 'HandlerTable' of 'XScuGic_Config {aka struct <anonymous>}' [-Wmissing-field-initializers]

  }

  ^

In file included from xscugic_g.c:41:0:

xscugic.h:218:27: note: 'HandlerTable' declared here

  XScuGic_VectorTableEntry HandlerTable[XSCUGIC_MAX_NUM_INTR_INPUTS];/**<

                           ^~~~~~~~~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Compiling scutimer"

"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Compiling scuwdt"

"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_2/src"

"Compiling sdps"

"Running Make libs in ps7_cortexa9_0/libsrc/Sine_v1_0/src"

"Compiling Sine..."

Sine_selftest.c: In function 'SINE_Reg_SelfTest':

Sine_selftest.c:52:53: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]

    if ( SINE_mReadReg (baseaddr, read_loop_index*4) != (read_loop_index+1)*READ_WRITE_MUL_FACTOR){

                                                     ^~

Sine_selftest.c:36:6: warning: unused variable 'Index' [-Wunused-variable]

  int Index;

      ^~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v6_3/src"

"Compiling standalone"

"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_4/src"

"Compiling uartps"

"Running Make libs in ps7_cortexa9_0/libsrc/videoProcess_v1_0/src"

"Compiling videoProcess..."

videoProcess_selftest.c: In function 'VIDEOPROCESS_Reg_SelfTest':

videoProcess_selftest.c:52:61: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]

    if ( VIDEOPROCESS_mReadReg (baseaddr, read_loop_index*4) != (read_loop_index+1)*READ_WRITE_MUL_FACTOR){

                                                             ^~

videoProcess_selftest.c:36:6: warning: unused variable 'Index' [-Wunused-variable]

  int Index;

      ^~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v7_2/src"

"Compiling video timing controller"

"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Compiling xadcps"

"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v3_6/src"

"Compiling XilFFs Library"

diskio.c:135:11: warning: 'ExtCsd' defined but not used [-Wunused-variable]

 static u8 ExtCsd[512] __attribute__ ((aligned(32)));

           ^~~~~~

ff.c: In function 'find_volume':

ff.c:2610:4: warning: dereferencing type-punned pointer will break strict-aliasing rules [-Wstrict-aliasing]

    && (LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252U)

    ^~

"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_3/src"

'Finished building libraries'

generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 129.535 ; gain = 4.371
arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -o executable.elf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa.o  sd.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

generate_app: Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 129.535 ; gain = 4.371
Info:(ZQ) generate app: hello_world os: standalone Uart: NA
Info:(ZQ) Multiple Processors found.
Info:(ZQ)  Processor ps7_cortexa9_0 is used.
"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/scugic_v3_7/src"

"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/Sine_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/standalone_v6_3/src"

"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_4/src"

"Running Make include in ps7_cortexa9_0/libsrc/videoProcess_v1_0/src"

"Running Make include in ps7_cortexa9_0/libsrc/vtc_v7_2/src"

"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_3/src"

"Compiling axivdma"

arm-none-eabi-ar: creating ../../../lib/libxil.a

"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_4/src"

"Compiling coresightps_dcc"

"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_4/src"

"Compiling cpu_cortexa9"

"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

"Compiling ddrps"

"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_4/src"

"Compiling devcfg"

"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_3/src"

"Compiling dmaps"

"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_4/src"

"Compiling emacps"

"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_3/src"

"Compiling gpio"

"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_3/src"

"Compiling gpiops"

"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_4/src"

"Compiling iic"

"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_3/src"

"Compiling qspips"

"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v3_7/src"

"Compiling scugic"

xscugic_g.c:53:2: warning: missing initializer for field 'HandlerTable' of 'XScuGic_Config {aka struct <anonymous>}' [-Wmissing-field-initializers]

  }

  ^

In file included from xscugic_g.c:41:0:

xscugic.h:218:27: note: 'HandlerTable' declared here

  XScuGic_VectorTableEntry HandlerTable[XSCUGIC_MAX_NUM_INTR_INPUTS];/**<

                           ^~~~~~~~~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

"Compiling scutimer"

"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

"Compiling scuwdt"

"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_2/src"

"Compiling sdps"

"Running Make libs in ps7_cortexa9_0/libsrc/Sine_v1_0/src"

"Compiling Sine..."

Sine_selftest.c: In function 'SINE_Reg_SelfTest':

Sine_selftest.c:52:53: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]

    if ( SINE_mReadReg (baseaddr, read_loop_index*4) != (read_loop_index+1)*READ_WRITE_MUL_FACTOR){

                                                     ^~

Sine_selftest.c:36:6: warning: unused variable 'Index' [-Wunused-variable]

  int Index;

      ^~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v6_3/src"

"Compiling standalone"

"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_4/src"

"Compiling uartps"

"Running Make libs in ps7_cortexa9_0/libsrc/videoProcess_v1_0/src"

"Compiling videoProcess..."

videoProcess_selftest.c: In function 'VIDEOPROCESS_Reg_SelfTest':

videoProcess_selftest.c:52:61: warning: comparison between signed and unsigned integer expressions [-Wsign-compare]

    if ( VIDEOPROCESS_mReadReg (baseaddr, read_loop_index*4) != (read_loop_index+1)*READ_WRITE_MUL_FACTOR){

                                                             ^~

videoProcess_selftest.c:36:6: warning: unused variable 'Index' [-Wunused-variable]

  int Index;

      ^~~~~

"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v7_2/src"

"Compiling video timing controller"

"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_2/src"

"Compiling xadcps"

'Finished building libraries'

arm-none-eabi-gcc -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c helloworld.c -o helloworld.o -Ihello_world_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c platform.c -o platform.o -Ihello_world_bsp/ps7_cortexa9_0/include -I.

arm-none-eabi-gcc -o executable.elf  helloworld.o  platform.o  -MMD -MP     -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,--start-group,-lxil,-lgcc,-lc,--end-group  -Wl,--gc-sections -Lhello_world_bsp/ps7_cortexa9_0/lib -Tlscript.ld

generate_app: Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 129.535 ; gain = 0.000
INFO: [Common 17-206] Exiting hsi at Sat Nov  3 03:38:14 2018...
.......................................finished
Info:(ZQ) V:/ZEDBOARD/prebuilt/software/zed/hello_world.elf is replaced with new one.
Info:(ZQ) V:/ZEDBOARD/prebuilt/software/zed/zynq_fsbl.elf is replaced with new one.
Info:(ZQ) Use FSBL from: ../../../software/zed/zynq_fsbl.elf
Info:(ZQ) generate bif-file for: hello_world
INT FILE NOT DEFINED...
SSBL FILE NOT DEFINED...
DTB FILE NOT DEFINED...
FILE01 LOAD NOT DEFINED...
FILE01 OFFSET NOT DEFINED...
FILE01 FILE NOT DEFINED...
Info:(ZQ) generate bif-file for: u-boot
Error:(ZQ) Script (ZQ::EXT::generate_bif_files) failed: Error:(ZQ) No App elf-File found (V:/ZEDBOARD/prebuilt/os/petalinux/zed/u-boot.elf or V:/ZEDBOARD/prebuilt/os/petalinux/default/u-boot.elf) .
Error:(ZQ) Script (ZQ::sw_run_hsi) failed: .
Error:(ZQ) Script (ZQ::INIT::run_project) failed: .
Error:(ZQ) Script (ZQ::main) failed: .
INFO: [Common 17-206] Exiting Vivado at Sat Nov  3 03:38:16 2018...
