// Seed: 3887269001
`timescale 1ps / 1 ps
module module_0;
  always
    if (1'b0);
    else id_1 <= id_1;
  logic id_2, id_3;
  always if (id_2);
  logic id_4;
  assign id_3 = id_1 ? id_3 : 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_2 = 32'd84,
    parameter id_3 = 32'd37,
    parameter id_4 = 32'd98,
    parameter id_5 = 32'd24,
    parameter id_7 = 32'd15
);
  logic _id_1;
  type_10 _id_2 (
      .id_0(id_1[1 : id_3]),
      .id_1(1 | 1),
      .id_2(id_3[id_1 : 1]),
      .id_3(""),
      .id_4(),
      .id_5(1)
  );
  logic _id_4;
  assign id_1 = "";
  task _id_5;
    begin
      @(posedge id_5) id_1 <= 1;
      id_2[id_4-1] <= 1;
      if (id_5) id_4 <= 1;
      else id_3 = 1 - 1;
      if (1'b0) id_4 = 1'b0 | "";
      id_4 = 1;
      id_2 <= id_3[id_1][id_3&id_5 : id_3<id_2][id_3 : !id_5[1+1]][1 : id_1];
      id_3[id_3] <= id_2;
    end
    id_1 = id_3;
    integer id_6, _id_7;
  endtask
  always id_6[id_7] = id_5;
  logic id_8;
  assign id_3 = 1;
  logic id_9;
endmodule
