{
  "design": {
    "design_info": {
      "boundary_crc": "0xF728B8534402309E",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "ADC": {
        "const_1": "",
        "clk_wiz_ADC": ""
      },
      "PS_ZYNQ": {
        "axi_gpio_regAddr": "",
        "xlslice": "",
        "axi_gpio_WrtEn": "",
        "proc_sys_reset_AXI": "",
        "proc_sys_reset_125": "",
        "axi_gpio_regVal": "",
        "processing_system7": "",
        "axi_interconnect": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {
            "auto_cc": ""
          },
          "m01_couplers": {
            "auto_cc": ""
          },
          "m02_couplers": {
            "auto_cc": ""
          }
        }
      },
      "DAC": {
        "DAC_core": "",
        "clk_wiz_DAC": ""
      },
      "sync_digitalIn": "",
      "convertType_14_32_ADC1": "",
      "convertType_14_32_ADC2": "",
      "convertType_32_14_DAC1": "",
      "convertType_32_14_DAC2": "",
      "DSP_core": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "adc_data1_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_data2_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "dac_data_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_wrt_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_rst_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "adc_clk_p_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "adc_clk_n_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "digital_i": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "digital_o": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "adc_cdcs_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_sel_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O"
      }
    },
    "components": {
      "ADC": {
        "ports": {
          "adc_cdcs_o": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_clk_p_i": {
            "type": "clk",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "adc_clk_n_i": {
            "type": "clk",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "const_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1"
          },
          "clk_wiz_ADC": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_1",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "112.261"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "89.430"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "125"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "-45"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "124.615"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT2_REQUESTED_DUTY_CYCLE": {
                "value": "50"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "250"
              },
              "CLKOUT2_REQUESTED_PHASE": {
                "value": "-150"
              },
              "CLKOUT2_USED": {
                "value": "false"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "JITTER_SEL": {
                "value": "Min_O_Jitter"
              },
              "MMCM_BANDWIDTH": {
                "value": "HIGH"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "9.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "9.000"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "-45.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "1"
              },
              "MMCM_CLKOUT1_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT1_PHASE": {
                "value": "-150.000"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "1"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIM_IN_FREQ": {
                "value": "125"
              },
              "PRIM_SOURCE": {
                "value": "Differential_clock_capable_pin"
              }
            }
          }
        },
        "nets": {
          "ADC_clk_adc_cdcs_o": {
            "ports": [
              "const_1/dout",
              "adc_cdcs_o"
            ]
          },
          "PS_ZYNQ_peripheral_reset": {
            "ports": [
              "reset",
              "clk_wiz_ADC/reset"
            ]
          },
          "ADC_and_DAC_clk_clk_out1": {
            "ports": [
              "clk_wiz_ADC/clk_out1",
              "clk"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "clk_wiz_ADC/clk_in1_p"
            ]
          },
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "clk_wiz_ADC/clk_in1_n"
            ]
          }
        }
      },
      "PS_ZYNQ": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          }
        },
        "ports": {
          "M01_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "regAddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "regWrtEn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "regVal": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_regAddr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_1"
          },
          "xlslice": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_0"
          },
          "axi_gpio_WrtEn": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_4"
          },
          "proc_sys_reset_AXI": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0"
          },
          "proc_sys_reset_125": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1_0"
          },
          "axi_gpio_regVal": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_2"
          },
          "processing_system7": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "design_1_processing_system7_0_0",
            "parameters": {
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              }
            }
          },
          "axi_interconnect": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_interconnect_0_2",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_1"
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_2"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "axi_interconnect/M02_AXI",
              "axi_gpio_WrtEn/S_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect/M00_AXI",
              "axi_gpio_regAddr/S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect/M01_AXI",
              "axi_gpio_regVal/S_AXI"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7/M_AXI_GP0",
              "axi_interconnect/S00_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7/DDR"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "proc_sys_reset_125/peripheral_aresetn",
              "axi_gpio_WrtEn/s_axi_aresetn",
              "axi_gpio_regVal/s_axi_aresetn",
              "axi_gpio_regAddr/s_axi_aresetn",
              "axi_interconnect/M00_ARESETN",
              "axi_interconnect/M01_ARESETN",
              "axi_interconnect/M02_ARESETN"
            ]
          },
          "axi_gpio_regValWrtEn_gpio_io_o": {
            "ports": [
              "axi_gpio_WrtEn/gpio_io_o",
              "xlslice/Din"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7/FCLK_CLK0",
              "processing_system7/M_AXI_GP0_ACLK",
              "proc_sys_reset_AXI/slowest_sync_clk",
              "axi_interconnect/S00_ACLK",
              "axi_interconnect/ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7/FCLK_RESET0_N",
              "proc_sys_reset_AXI/ext_reset_in",
              "proc_sys_reset_125/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_AXI/peripheral_aresetn",
              "axi_interconnect/ARESETN",
              "axi_interconnect/S00_ARESETN"
            ]
          },
          "ADC_and_DAC_clk_clk_out1": {
            "ports": [
              "M01_ACLK",
              "axi_interconnect/M01_ACLK",
              "axi_interconnect/M02_ACLK",
              "axi_interconnect/M00_ACLK",
              "axi_gpio_regVal/s_axi_aclk",
              "axi_gpio_WrtEn/s_axi_aclk",
              "proc_sys_reset_125/slowest_sync_clk",
              "axi_gpio_regAddr/s_axi_aclk"
            ]
          },
          "PS_ZYNQ_gpio_io_o": {
            "ports": [
              "axi_gpio_regAddr/gpio_io_o",
              "regAddr"
            ]
          },
          "PS_ZYNQ_Dout": {
            "ports": [
              "xlslice/Dout",
              "regWrtEn"
            ]
          },
          "PS_ZYNQ_peripheral_reset": {
            "ports": [
              "proc_sys_reset_AXI/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "PS_ZYNQ_gpio_io_o1": {
            "ports": [
              "axi_gpio_regVal/gpio_io_o",
              "regVal"
            ]
          }
        }
      },
      "DAC": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_data1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "dac_data2": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "dac_data_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "dac_clk_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_rst_o": {
            "direction": "O"
          }
        },
        "components": {
          "DAC_core": {
            "vlnv": "xilinx.com:module_ref:DAC_core:1.0",
            "xci_name": "design_1_DAC_core_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DAC_core",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_clk": {
                "type": "clk",
                "direction": "I"
              },
              "dac_data1": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "dac_data2": {
                "direction": "I",
                "left": "13",
                "right": "0"
              },
              "dac_dat_o": {
                "direction": "O",
                "left": "13",
                "right": "0"
              },
              "dac_clk_o": {
                "direction": "O"
              },
              "dac_wrt_o": {
                "direction": "O"
              },
              "dac_sel_o": {
                "direction": "O"
              },
              "dac_rst_o": {
                "direction": "O"
              }
            }
          },
          "clk_wiz_DAC": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "112.962"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "112.379"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "-165"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "6.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "3.000"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "-165.000"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PRIM_IN_FREQ": {
                "value": "125"
              }
            }
          }
        },
        "nets": {
          "ADC_and_DAC_clk_clk_out1": {
            "ports": [
              "clk",
              "DAC_core/clk",
              "clk_wiz_DAC/clk_in1"
            ]
          },
          "dac_data1_1": {
            "ports": [
              "dac_data1",
              "DAC_core/dac_data1"
            ]
          },
          "dac_data2_1": {
            "ports": [
              "dac_data2",
              "DAC_core/dac_data2"
            ]
          },
          "clk_wiz_DAC_clk_out1": {
            "ports": [
              "clk_wiz_DAC/clk_out1",
              "DAC_core/dac_clk"
            ]
          },
          "DAC_core_0_dac_dat_o": {
            "ports": [
              "DAC_core/dac_dat_o",
              "dac_data_o"
            ]
          },
          "DAC_core_0_dac_clk_o": {
            "ports": [
              "DAC_core/dac_clk_o",
              "dac_clk_o"
            ]
          },
          "DAC_core_0_dac_wrt_o": {
            "ports": [
              "DAC_core/dac_wrt_o",
              "dac_wrt_o"
            ]
          },
          "DAC_core_0_dac_sel_o": {
            "ports": [
              "DAC_core/dac_sel_o",
              "dac_sel_o"
            ]
          },
          "DAC_core_0_dac_rst_o": {
            "ports": [
              "DAC_core/dac_rst_o",
              "dac_rst_o"
            ]
          }
        }
      },
      "sync_digitalIn": {
        "vlnv": "xilinx.com:module_ref:sync:1.0",
        "xci_name": "design_1_sync_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sync",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "convertType_14_32_ADC1": {
        "vlnv": "xilinx.com:module_ref:convertType_14_32:1.0",
        "xci_name": "design_1_convertType_14_32_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "convertType_14_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "convertType_14_32_ADC2": {
        "vlnv": "xilinx.com:module_ref:convertType_14_32:1.0",
        "xci_name": "design_1_convertType_14_32_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "convertType_14_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "convertType_32_14_DAC1": {
        "vlnv": "xilinx.com:module_ref:convertType_32_14:1.0",
        "xci_name": "design_1_convertType_32_14_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "convertType_32_14",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "convertType_32_14_DAC2": {
        "vlnv": "xilinx.com:module_ref:convertType_32_14:1.0",
        "xci_name": "design_1_convertType_32_14_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "convertType_32_14",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dataIn": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "DSP_core": {
        "vlnv": "xilinx.com:module_ref:DSP_core:1.0",
        "xci_name": "design_1_DSP_core_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DSP_core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "regAddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "regVal": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "regWrtEn": {
            "direction": "I"
          },
          "adc1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "adc2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "digitalIn": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "dac1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dac2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "digitalOut": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "led": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS_ZYNQ/FIXED_IO"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS_ZYNQ/DDR"
        ]
      }
    },
    "nets": {
      "ADC_clk_adc_cdcs_o": {
        "ports": [
          "ADC/adc_cdcs_o",
          "adc_cdcs_o"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "ADC/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "ADC/adc_clk_p_i"
        ]
      },
      "ADC_and_DAC_clk_clk_out1": {
        "ports": [
          "ADC/clk",
          "PS_ZYNQ/M01_ACLK",
          "DAC/clk",
          "sync_digitalIn/clk",
          "convertType_14_32_ADC1/clk",
          "convertType_14_32_ADC2/clk",
          "convertType_32_14_DAC1/clk",
          "convertType_32_14_DAC2/clk",
          "DSP_core/clk"
        ]
      },
      "PS_ZYNQ_peripheral_reset": {
        "ports": [
          "PS_ZYNQ/peripheral_reset",
          "ADC/reset"
        ]
      },
      "NET2FPGA_base_DAC_dac_dat_o": {
        "ports": [
          "DAC/dac_data_o",
          "dac_data_o"
        ]
      },
      "NET2FPGA_base_DAC_dac_clk_o": {
        "ports": [
          "DAC/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "NET2FPGA_base_DAC_dac_wrt_o": {
        "ports": [
          "DAC/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "NET2FPGA_base_DAC_dac_sel_o": {
        "ports": [
          "DAC/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "NET2FPGA_base_DAC_dac_rst_o": {
        "ports": [
          "DAC/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "adc_data1_i_1": {
        "ports": [
          "adc_data1_i",
          "convertType_14_32_ADC1/dataIn"
        ]
      },
      "adc_data2_i_1": {
        "ports": [
          "adc_data2_i",
          "convertType_14_32_ADC2/dataIn"
        ]
      },
      "digital_i_1": {
        "ports": [
          "digital_i",
          "sync_digitalIn/dataIn"
        ]
      },
      "PS_ZYNQ_regAddr": {
        "ports": [
          "PS_ZYNQ/regAddr",
          "DSP_core/regAddr"
        ]
      },
      "PS_ZYNQ_regWrtEn": {
        "ports": [
          "PS_ZYNQ/regWrtEn",
          "DSP_core/regWrtEn"
        ]
      },
      "PS_ZYNQ_regVal": {
        "ports": [
          "PS_ZYNQ/regVal",
          "DSP_core/regVal"
        ]
      },
      "convertType_14_32_ADC1_dataOut": {
        "ports": [
          "convertType_14_32_ADC1/dataOut",
          "DSP_core/adc1"
        ]
      },
      "convertType_14_32_ADC2_dataOut": {
        "ports": [
          "convertType_14_32_ADC2/dataOut",
          "DSP_core/adc2"
        ]
      },
      "sync_digitalIn_dataOut": {
        "ports": [
          "sync_digitalIn/dataOut",
          "DSP_core/digitalIn"
        ]
      },
      "DSP_core_0_led": {
        "ports": [
          "DSP_core/led",
          "led_o"
        ]
      },
      "DSP_core_0_digitalOut": {
        "ports": [
          "DSP_core/digitalOut",
          "digital_o"
        ]
      },
      "DSP_core_0_dac1": {
        "ports": [
          "DSP_core/dac1",
          "convertType_32_14_DAC1/dataIn"
        ]
      },
      "DSP_core_0_dac2": {
        "ports": [
          "DSP_core/dac2",
          "convertType_32_14_DAC2/dataIn"
        ]
      },
      "convertType_32_14_DAC2_dataOut": {
        "ports": [
          "convertType_32_14_DAC2/dataOut",
          "DAC/dac_data2"
        ]
      },
      "convertType_32_14_DAC1_dataOut": {
        "ports": [
          "convertType_32_14_DAC1/dataOut",
          "DAC/dac_data1"
        ]
      }
    },
    "addressing": {
      "/PS_ZYNQ/processing_system7": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_regAddr_Reg": {
                "address_block": "/PS_ZYNQ/axi_gpio_regAddr/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_regValLow_Reg": {
                "address_block": "/PS_ZYNQ/axi_gpio_regVal/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_regValWrtEn_Reg": {
                "address_block": "/PS_ZYNQ/axi_gpio_WrtEn/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}