# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/alu.v" \
"../../../../../../../../Documents/cpuexfpu/1st/fpu/fadd.v" \
"../../../../../src/fpu.v" \
"../../../../../src/multi_control_unit.v" \
"../../../../../src/rams_dp_wf.v" \
"../../../../../src/rams_sp_rf.v" \
"../../../../../src/multicycle_1st.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
