-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_solveNextPatchPair is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches_i : IN STD_LOGIC_VECTOR (31 downto 0);
    n_patches_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_patches_o_ap_vld : OUT STD_LOGIC;
    GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    GDarray_ce0 : OUT STD_LOGIC;
    GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
    GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    GDn_points_ce0 : OUT STD_LOGIC;
    GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    patches_superpoints_ce0 : OUT STD_LOGIC;
    patches_superpoints_we0 : OUT STD_LOGIC;
    patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
    patches_superpoints_ce1 : OUT STD_LOGIC;
    patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce0 : OUT STD_LOGIC;
    patches_parameters_we0 : OUT STD_LOGIC;
    patches_parameters_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_ce1 : OUT STD_LOGIC;
    patches_parameters_we1 : OUT STD_LOGIC;
    patches_parameters_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
    ppl : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
    z_top_max_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_solveNextPatchPair is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (50 downto 0) := "000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (50 downto 0) := "000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (50 downto 0) := "000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (50 downto 0) := "000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (50 downto 0) := "000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (50 downto 0) := "000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (50 downto 0) := "000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (50 downto 0) := "000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (50 downto 0) := "000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (50 downto 0) := "001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (50 downto 0) := "010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (50 downto 0) := "100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv64_FFFFFFFFC4747840 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111000100011101000111100001000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_4014000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000010100000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_3D : STD_LOGIC_VECTOR (11 downto 0) := "000000111101";
    constant ap_const_lv12_43 : STD_LOGIC_VECTOR (11 downto 0) := "000001000011";
    constant ap_const_lv15_63 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100011";
    constant ap_const_lv15_2A3 : STD_LOGIC_VECTOR (14 downto 0) := "000001010100011";
    constant ap_const_lv12_3C : STD_LOGIC_VECTOR (11 downto 0) := "000000111100";
    constant ap_const_lv12_31 : STD_LOGIC_VECTOR (11 downto 0) := "000000110001";
    constant ap_const_lv12_48 : STD_LOGIC_VECTOR (11 downto 0) := "000001001000";
    constant ap_const_lv12_54 : STD_LOGIC_VECTOR (11 downto 0) := "000001010100";
    constant ap_const_lv12_5A : STD_LOGIC_VECTOR (11 downto 0) := "000001011010";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFD050F1C : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111101000001010000111100011100";
    constant ap_const_lv64_E4E1C0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000111001001110000111000000";
    constant ap_const_lv64_FFFFFFFFFD050F80 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111101000001010000111110000000";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_37 : STD_LOGIC_VECTOR (11 downto 0) := "000000110111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv15_2D0 : STD_LOGIC_VECTOR (14 downto 0) := "000001011010000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal temp_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal temp_ce0 : STD_LOGIC;
    signal temp_we0 : STD_LOGIC;
    signal temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal temp_ce1 : STD_LOGIC;
    signal temp_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_640 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal reg_646 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ppl_assign3_reg_1295 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal nPatchesAtOriginal_reg_1302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln512_fu_652_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln512_reg_1308 : STD_LOGIC_VECTOR (4 downto 0);
    signal lastPatchIndex_fu_656_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal lastPatchIndex_reg_1313 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln549_fu_684_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln549_reg_1325 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln505_fu_712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln505_reg_1356 : STD_LOGIC_VECTOR (31 downto 0);
    signal patches_superpoints_addr_reg_1361 : STD_LOGIC_VECTOR (14 downto 0);
    signal patches_superpoints_addr_1_reg_1366 : STD_LOGIC_VECTOR (14 downto 0);
    signal patches_parameters_addr_2_reg_1371 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_3_reg_1376 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_4_reg_1381 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_5_reg_1386 : STD_LOGIC_VECTOR (11 downto 0);
    signal patches_parameters_addr_6_reg_1391 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln569_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln569_reg_1396 : STD_LOGIC_VECTOR (0 downto 0);
    signal thirdLastPatchIndex_fu_793_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal thirdLastPatchIndex_reg_1400 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln574_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln574_reg_1405 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln574_fu_804_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln574_reg_1409 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_reg_1414 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln586_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln586_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal notChoppedPatch_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notChoppedPatch_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal and_ln598_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln598_reg_1427 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal patches_superpoints_load_reg_1431 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal select_ln601_fu_882_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln601_reg_1438 : STD_LOGIC_VECTOR (63 downto 0);
    signal ppl_assign_s_reg_1444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal lastPatchIndex_1_fu_894_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal lastPatchIndex_1_reg_1450 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal white_space_height_fu_972_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal lnot_i_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_i_reg_1470 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln666_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln666_reg_1480 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal bitcast_ln521_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln666_1_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_1_reg_1489 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_2_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_2_reg_1494 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln666_1_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln666_1_reg_1499 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal or_ln667_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln667_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal lastPatchIndex_3_fu_1125_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal lastPatchIndex_3_reg_1515 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal and_ln669_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_61_fu_1187_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal xor_ln637_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_reg_1570 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_makeThirdPatch_fu_509_ap_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_ap_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_ap_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_ap_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_n_patches_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_509_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_GDarray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makeThirdPatch_fu_509_GDarray_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_509_GDn_points_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_superpoints_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_superpoints_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_superpoints_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_superpoints_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_parameters_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_parameters_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_parameters_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makeThirdPatch_fu_509_patches_parameters_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_parameters_we1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_patches_parameters_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_temp_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_makeThirdPatch_fu_509_temp_ce0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_temp_we0 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_temp_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_makeThirdPatch_fu_509_temp_ce1 : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ready : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_done : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_idle : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_fu_631_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_631_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_631_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_631_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_631_p_ce : STD_LOGIC;
    signal grp_makeThirdPatch_fu_509_grp_fu_636_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_636_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeThirdPatch_fu_509_grp_fu_636_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_ap_start : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_ap_done : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_ap_idle : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_ap_ready : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_n_patches_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_GDarray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_GDarray_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_GDn_points_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_patches_parameters_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_temp_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_temp_ce0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_temp_we0 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_temp_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_temp_ce1 : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_5 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_6 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_ap_return_7 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ready : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_done : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_idle : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_dout0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_ce : STD_LOGIC;
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_dout0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_ce : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_ap_start : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_ap_done : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_ap_idle : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_ap_ready : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_n_patches_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_GDarray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_GDarray_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_GDn_points_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_patches_superpoints_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_patches_superpoints_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_patches_superpoints_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_patches_superpoints_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_patches_parameters_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_patches_parameters_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_patches_parameters_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_patches_parameters_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_apexZ0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_z_top : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_p_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_leftRight : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_temp_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_temp_ce0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_temp_we0 : STD_LOGIC;
    signal grp_makePatch_alignedToLine_fu_573_temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_temp_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_makePatch_alignedToLine_fu_573_temp_ce1 : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_start : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_done : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_idle : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_ready : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce0 : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce1 : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_i : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_j : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_i : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_j : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal i_reg_328 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_phi_mux_repeat_original_ph_phi_fu_344_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal repeat_original_ph_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal repeat_original_reg_353 : STD_LOGIC_VECTOR (0 downto 0);
    signal lastPatchIndex_0_reg_366 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_x_assign_reg_376 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_ln666_reg_386 : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_0_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal counterUpshift_0_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_z_top_index_0_reg_421 : STD_LOGIC_VECTOR (31 downto 0);
    signal previous_z_top_min_0_reg_433 : STD_LOGIC_VECTOR (63 downto 0);
    signal z_top_min_0_reg_445 : STD_LOGIC_VECTOR (63 downto 0);
    signal ppl_assign_0_reg_455 : STD_LOGIC_VECTOR (31 downto 0);
    signal complementary_apexZ0_0_reg_467 : STD_LOGIC_VECTOR (63 downto 0);
    signal z_top_min_1_reg_479 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_madeComplementaryPatch_phi_fu_497_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal madeComplementaryPatch_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_makeThirdPatch_fu_509_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_solveComplmentaryPatch_fu_538_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_makePatch_alignedToLine_fu_573_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_NS_fsm_state15 : STD_LOGIC;
    signal ap_NS_fsm_state39 : STD_LOGIC;
    signal grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm_state9 : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal zext_ln549_2_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln550_fu_707_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln600_1_fu_723_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln610_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln549_1_fu_743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln586_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln586_1_fu_763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln589_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln601_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln627_1_fu_938_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln628_fu_949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln667_1_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln646_2_fu_1174_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln646_1_fu_1163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_631_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_636_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_666_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln549_fu_680_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln549_1_fu_690_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln550_fu_701_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1269_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln600_fu_718_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln600_fu_718_p2 : signal is "no";
    signal add_ln610_fu_728_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of add_ln610_fu_728_p2 : signal is "no";
    signal add_ln549_fu_738_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln586_fu_748_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln586_1_fu_758_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln589_fu_768_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln601_fu_778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln589_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln589_1_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln586_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln598_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln598_1_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln601_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln610_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln601_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln610_fu_874_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln617_fu_890_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_908_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_900_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln627_fu_916_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln627_fu_920_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln627_fu_926_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln627_fu_932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln628_fu_943_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln630_fu_954_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln630_1_fu_960_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln630_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_V_fu_998_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln368_fu_1002_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_s_fu_1010_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_1023_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln666_fu_1006_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal or_ln666_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_1063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1055_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln667_fu_1071_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln667_fu_1075_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln667_fu_1081_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln667_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln668_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln669_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln645_fu_1121_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_fu_1139_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1131_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln646_fu_1147_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln646_fu_1151_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln646_fu_1157_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln646_1_fu_1168_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_fu_1215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1269_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1269_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_631_ce : STD_LOGIC;
    signal grp_fu_631_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_636_ce : STD_LOGIC;
    signal grp_fu_1575_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1575_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1575_ce : STD_LOGIC;
    signal grp_fu_1578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1578_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1578_ce : STD_LOGIC;
    signal ap_block_state51_on_subcall_done : BOOLEAN;
    signal grp_fu_1269_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_makeThirdPatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarray_ce0 : OUT STD_LOGIC;
        GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        patches_superpoints_ce1 : OUT STD_LOGIC;
        patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce1 : OUT STD_LOGIC;
        patches_parameters_we1 : OUT STD_LOGIC;
        patches_parameters_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        lastPatchIndex : IN STD_LOGIC_VECTOR (4 downto 0);
        z_top_min : IN STD_LOGIC_VECTOR (63 downto 0);
        z_top_max : IN STD_LOGIC_VECTOR (63 downto 0);
        complementary_apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_we0 : OUT STD_LOGIC;
        temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce1 : OUT STD_LOGIC;
        temp_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_idle : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_idle : IN STD_LOGIC;
        grp_fu_631_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_631_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_631_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_631_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_631_p_ce : OUT STD_LOGIC;
        grp_fu_636_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_636_p_ce : OUT STD_LOGIC );
    end component;


    component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarray_ce0 : OUT STD_LOGIC;
        GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        patches_superpoints_ce1 : OUT STD_LOGIC;
        patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce1 : OUT STD_LOGIC;
        patches_parameters_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        nPatchesAtOriginal : IN STD_LOGIC_VECTOR (31 downto 0);
        previous_z_top_min_read : IN STD_LOGIC_VECTOR (63 downto 0);
        complementary_apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
        white_space_height_read : IN STD_LOGIC_VECTOR (63 downto 0);
        original_c : IN STD_LOGIC_VECTOR (63 downto 0);
        original_d : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top_min_read : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_we0 : OUT STD_LOGIC;
        temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce1 : OUT STD_LOGIC;
        temp_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start : OUT STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ready : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_done : IN STD_LOGIC;
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_idle : IN STD_LOGIC;
        grp_fu_1575_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1575_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1575_p_ce : OUT STD_LOGIC;
        grp_fu_1578_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1578_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1578_p_ce : OUT STD_LOGIC;
        grp_fu_631_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_631_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_631_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_631_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_631_p_ce : OUT STD_LOGIC;
        grp_fu_636_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_636_p_ce : OUT STD_LOGIC );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches_i : IN STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_patches_o_ap_vld : OUT STD_LOGIC;
        GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarray_ce0 : OUT STD_LOGIC;
        GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        patches_superpoints_ce0 : OUT STD_LOGIC;
        patches_superpoints_we0 : OUT STD_LOGIC;
        patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        patches_parameters_ce0 : OUT STD_LOGIC;
        patches_parameters_we0 : OUT STD_LOGIC;
        patches_parameters_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
        z_top : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        temp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_we0 : OUT STD_LOGIC;
        temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        temp_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce1 : OUT STD_LOGIC;
        temp_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (63 downto 0);
        z_j : IN STD_LOGIC_VECTOR (63 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (31 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wsp1_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        wsp1_2_ce0 : OUT STD_LOGIC;
        wsp1_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wsp1_2_address1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        wsp1_2_ce1 : OUT STD_LOGIC;
        wsp1_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wsp1 : IN STD_LOGIC_VECTOR (4 downto 0);
        wsp11 : IN STD_LOGIC_VECTOR (2 downto 0);
        wsp2 : IN STD_LOGIC_VECTOR (4 downto 0);
        wsp25 : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_mul_mul_5ns_11ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    temp_U : component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp
    generic map (
        DataWidth => 64,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_address0,
        ce0 => temp_ce0,
        we0 => temp_we0,
        d0 => temp_d0,
        q0 => temp_q0,
        address1 => temp_address1,
        ce1 => temp_ce1,
        q1 => temp_q1);

    grp_makeThirdPatch_fu_509 : component makePatches_ShadowQuilt_fromEdges_makeThirdPatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makeThirdPatch_fu_509_ap_start,
        ap_done => grp_makeThirdPatch_fu_509_ap_done,
        ap_idle => grp_makeThirdPatch_fu_509_ap_idle,
        ap_ready => grp_makeThirdPatch_fu_509_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_makeThirdPatch_fu_509_n_patches_o,
        n_patches_o_ap_vld => grp_makeThirdPatch_fu_509_n_patches_o_ap_vld,
        GDarray_address0 => grp_makeThirdPatch_fu_509_GDarray_address0,
        GDarray_ce0 => grp_makeThirdPatch_fu_509_GDarray_ce0,
        GDarray_q0 => GDarray_q0,
        GDn_points_address0 => grp_makeThirdPatch_fu_509_GDn_points_address0,
        GDn_points_ce0 => grp_makeThirdPatch_fu_509_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_makeThirdPatch_fu_509_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_makeThirdPatch_fu_509_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_makeThirdPatch_fu_509_patches_superpoints_we0,
        patches_superpoints_d0 => grp_makeThirdPatch_fu_509_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_superpoints_address1 => grp_makeThirdPatch_fu_509_patches_superpoints_address1,
        patches_superpoints_ce1 => grp_makeThirdPatch_fu_509_patches_superpoints_ce1,
        patches_superpoints_q1 => patches_superpoints_q1,
        patches_parameters_address0 => grp_makeThirdPatch_fu_509_patches_parameters_address0,
        patches_parameters_ce0 => grp_makeThirdPatch_fu_509_patches_parameters_ce0,
        patches_parameters_we0 => grp_makeThirdPatch_fu_509_patches_parameters_we0,
        patches_parameters_d0 => grp_makeThirdPatch_fu_509_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        patches_parameters_address1 => grp_makeThirdPatch_fu_509_patches_parameters_address1,
        patches_parameters_ce1 => grp_makeThirdPatch_fu_509_patches_parameters_ce1,
        patches_parameters_we1 => grp_makeThirdPatch_fu_509_patches_parameters_we1,
        patches_parameters_d1 => grp_makeThirdPatch_fu_509_patches_parameters_d1,
        patches_parameters_q1 => patches_parameters_q1,
        lastPatchIndex => lastPatchIndex_3_reg_1515,
        z_top_min => z_top_min_1_reg_479,
        z_top_max => z_top_max_read,
        complementary_apexZ0 => complementary_apexZ0_0_reg_467,
        apexZ0 => apexZ0,
        ppl => ppl_assign_0_reg_455,
        temp_address0 => grp_makeThirdPatch_fu_509_temp_address0,
        temp_ce0 => grp_makeThirdPatch_fu_509_temp_ce0,
        temp_we0 => grp_makeThirdPatch_fu_509_temp_we0,
        temp_d0 => grp_makeThirdPatch_fu_509_temp_d0,
        temp_q0 => temp_q0,
        temp_address1 => grp_makeThirdPatch_fu_509_temp_address1,
        temp_ce1 => grp_makeThirdPatch_fu_509_temp_ce1,
        temp_q1 => temp_q1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din1 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din2 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din3 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din4 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din5 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_dout0 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ready => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_done => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_idle => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_idle,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din1 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din2 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din3 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din4 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din5 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_dout0 => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ready => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_done => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_idle => grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_idle,
        grp_fu_631_p_din0 => grp_makeThirdPatch_fu_509_grp_fu_631_p_din0,
        grp_fu_631_p_din1 => grp_makeThirdPatch_fu_509_grp_fu_631_p_din1,
        grp_fu_631_p_opcode => grp_makeThirdPatch_fu_509_grp_fu_631_p_opcode,
        grp_fu_631_p_dout0 => grp_makeThirdPatch_fu_509_grp_fu_631_p_dout0,
        grp_fu_631_p_ce => grp_makeThirdPatch_fu_509_grp_fu_631_p_ce,
        grp_fu_636_p_din0 => grp_makeThirdPatch_fu_509_grp_fu_636_p_din0,
        grp_fu_636_p_dout0 => grp_makeThirdPatch_fu_509_grp_fu_636_p_dout0,
        grp_fu_636_p_ce => grp_makeThirdPatch_fu_509_grp_fu_636_p_ce);

    grp_solveComplmentaryPatch_fu_538 : component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_solveComplmentaryPatch_fu_538_ap_start,
        ap_done => grp_solveComplmentaryPatch_fu_538_ap_done,
        ap_idle => grp_solveComplmentaryPatch_fu_538_ap_idle,
        ap_ready => grp_solveComplmentaryPatch_fu_538_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_solveComplmentaryPatch_fu_538_n_patches_o,
        n_patches_o_ap_vld => grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld,
        GDarray_address0 => grp_solveComplmentaryPatch_fu_538_GDarray_address0,
        GDarray_ce0 => grp_solveComplmentaryPatch_fu_538_GDarray_ce0,
        GDarray_q0 => GDarray_q0,
        GDn_points_address0 => grp_solveComplmentaryPatch_fu_538_GDn_points_address0,
        GDn_points_ce0 => grp_solveComplmentaryPatch_fu_538_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_we0,
        patches_superpoints_d0 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_superpoints_address1 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_address1,
        patches_superpoints_ce1 => grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce1,
        patches_superpoints_q1 => patches_superpoints_q1,
        patches_parameters_address0 => grp_solveComplmentaryPatch_fu_538_patches_parameters_address0,
        patches_parameters_ce0 => grp_solveComplmentaryPatch_fu_538_patches_parameters_ce0,
        patches_parameters_we0 => grp_solveComplmentaryPatch_fu_538_patches_parameters_we0,
        patches_parameters_d0 => grp_solveComplmentaryPatch_fu_538_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        patches_parameters_address1 => grp_solveComplmentaryPatch_fu_538_patches_parameters_address1,
        patches_parameters_ce1 => grp_solveComplmentaryPatch_fu_538_patches_parameters_ce1,
        patches_parameters_q1 => patches_parameters_q1,
        ppl => ppl_assign_s_reg_1444,
        nPatchesAtOriginal => nPatchesAtOriginal_reg_1302,
        previous_z_top_min_read => previous_z_top_min_0_reg_433,
        complementary_apexZ0 => patches_superpoints_load_reg_1431,
        white_space_height_read => p_x_assign_reg_376,
        original_c => reg_640,
        original_d => reg_646,
        p_read12 => counter_0_reg_397,
        p_read13 => counterUpshift_0_reg_409,
        z_top_min_read => z_top_min_0_reg_445,
        temp_address0 => grp_solveComplmentaryPatch_fu_538_temp_address0,
        temp_ce0 => grp_solveComplmentaryPatch_fu_538_temp_ce0,
        temp_we0 => grp_solveComplmentaryPatch_fu_538_temp_we0,
        temp_d0 => grp_solveComplmentaryPatch_fu_538_temp_d0,
        temp_q0 => temp_q0,
        temp_address1 => grp_solveComplmentaryPatch_fu_538_temp_address1,
        temp_ce1 => grp_solveComplmentaryPatch_fu_538_temp_ce1,
        temp_q1 => temp_q1,
        ap_return_0 => grp_solveComplmentaryPatch_fu_538_ap_return_0,
        ap_return_1 => grp_solveComplmentaryPatch_fu_538_ap_return_1,
        ap_return_2 => grp_solveComplmentaryPatch_fu_538_ap_return_2,
        ap_return_3 => grp_solveComplmentaryPatch_fu_538_ap_return_3,
        ap_return_4 => grp_solveComplmentaryPatch_fu_538_ap_return_4,
        ap_return_5 => grp_solveComplmentaryPatch_fu_538_ap_return_5,
        ap_return_6 => grp_solveComplmentaryPatch_fu_538_ap_return_6,
        ap_return_7 => grp_solveComplmentaryPatch_fu_538_ap_return_7,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_dout0 => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_dout0,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ready => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ready,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_done => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_done,
        grp_straightLineProjectorFromLayerIJtoK_fu_602_p_idle => grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_idle,
        grp_fu_1575_p_din0 => grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_din0,
        grp_fu_1575_p_dout0 => grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_dout0,
        grp_fu_1575_p_ce => grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_ce,
        grp_fu_1578_p_din0 => grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_din0,
        grp_fu_1578_p_dout0 => grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_dout0,
        grp_fu_1578_p_ce => grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_ce,
        grp_fu_631_p_din0 => grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din0,
        grp_fu_631_p_din1 => grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din1,
        grp_fu_631_p_opcode => grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_opcode,
        grp_fu_631_p_dout0 => grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_dout0,
        grp_fu_631_p_ce => grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_ce,
        grp_fu_636_p_din0 => grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_din0,
        grp_fu_636_p_dout0 => grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_dout0,
        grp_fu_636_p_ce => grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_ce);

    grp_makePatch_alignedToLine_fu_573 : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makePatch_alignedToLine_fu_573_ap_start,
        ap_done => grp_makePatch_alignedToLine_fu_573_ap_done,
        ap_idle => grp_makePatch_alignedToLine_fu_573_ap_idle,
        ap_ready => grp_makePatch_alignedToLine_fu_573_ap_ready,
        n_patches_i => n_patches_i,
        n_patches_o => grp_makePatch_alignedToLine_fu_573_n_patches_o,
        n_patches_o_ap_vld => grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld,
        GDarray_address0 => grp_makePatch_alignedToLine_fu_573_GDarray_address0,
        GDarray_ce0 => grp_makePatch_alignedToLine_fu_573_GDarray_ce0,
        GDarray_q0 => GDarray_q0,
        GDn_points_address0 => grp_makePatch_alignedToLine_fu_573_GDn_points_address0,
        GDn_points_ce0 => grp_makePatch_alignedToLine_fu_573_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        patches_superpoints_address0 => grp_makePatch_alignedToLine_fu_573_patches_superpoints_address0,
        patches_superpoints_ce0 => grp_makePatch_alignedToLine_fu_573_patches_superpoints_ce0,
        patches_superpoints_we0 => grp_makePatch_alignedToLine_fu_573_patches_superpoints_we0,
        patches_superpoints_d0 => grp_makePatch_alignedToLine_fu_573_patches_superpoints_d0,
        patches_superpoints_q0 => patches_superpoints_q0,
        patches_parameters_address0 => grp_makePatch_alignedToLine_fu_573_patches_parameters_address0,
        patches_parameters_ce0 => grp_makePatch_alignedToLine_fu_573_patches_parameters_ce0,
        patches_parameters_we0 => grp_makePatch_alignedToLine_fu_573_patches_parameters_we0,
        patches_parameters_d0 => grp_makePatch_alignedToLine_fu_573_patches_parameters_d0,
        patches_parameters_q0 => patches_parameters_q0,
        apexZ0 => grp_makePatch_alignedToLine_fu_573_apexZ0,
        z_top => grp_makePatch_alignedToLine_fu_573_z_top,
        p_read => grp_makePatch_alignedToLine_fu_573_p_read,
        leftRight => grp_makePatch_alignedToLine_fu_573_leftRight,
        temp_address0 => grp_makePatch_alignedToLine_fu_573_temp_address0,
        temp_ce0 => grp_makePatch_alignedToLine_fu_573_temp_ce0,
        temp_we0 => grp_makePatch_alignedToLine_fu_573_temp_we0,
        temp_d0 => grp_makePatch_alignedToLine_fu_573_temp_d0,
        temp_q0 => temp_q0,
        temp_address1 => grp_makePatch_alignedToLine_fu_573_temp_address1,
        temp_ce1 => grp_makePatch_alignedToLine_fu_573_temp_ce1,
        temp_q1 => temp_q1,
        ap_return => grp_makePatch_alignedToLine_fu_573_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_602 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_602_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_602_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_602_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_return);

    grp_areWedgeSuperPointsEqual_fu_619 : component makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_areWedgeSuperPointsEqual_fu_619_ap_start,
        ap_done => grp_areWedgeSuperPointsEqual_fu_619_ap_done,
        ap_idle => grp_areWedgeSuperPointsEqual_fu_619_ap_idle,
        ap_ready => grp_areWedgeSuperPointsEqual_fu_619_ap_ready,
        wsp1_2_address0 => grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address0,
        wsp1_2_ce0 => grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce0,
        wsp1_2_q0 => patches_superpoints_q0,
        wsp1_2_address1 => grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address1,
        wsp1_2_ce1 => grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce1,
        wsp1_2_q1 => patches_superpoints_q1,
        wsp1 => lastPatchIndex_reg_1313,
        wsp11 => i_reg_328,
        wsp2 => thirdLastPatchIndex_reg_1400,
        wsp25 => i_reg_328,
        ap_return => grp_areWedgeSuperPointsEqual_fu_619_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1581 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_1581_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1581_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_1581_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_return);

    grp_straightLineProjectorFromLayerIJtoK_fu_1590 : component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_start,
        ap_done => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_done,
        ap_idle => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_idle,
        ap_ready => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ready,
        ap_ce => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ce,
        z_i => grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_i,
        z_j => grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_j,
        i => grp_straightLineProjectorFromLayerIJtoK_fu_1590_i,
        j => grp_straightLineProjectorFromLayerIJtoK_fu_1590_j,
        k => grp_straightLineProjectorFromLayerIJtoK_fu_1590_k,
        ap_return => grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_return);

    dcmp_64ns_64ns_1_2_no_dsp_1_U157 : component makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_631_p0,
        din1 => grp_fu_631_p1,
        ce => grp_fu_631_ce,
        opcode => grp_fu_631_opcode,
        dout => grp_fu_631_p2);

    sitodp_64ns_64_2_no_dsp_1_U158 : component makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_636_p0,
        ce => grp_fu_636_ce,
        dout => grp_fu_636_p1);

    mul_mul_5ns_11ns_15_4_1_U159 : component makePatches_ShadowQuilt_fromEdges_mul_mul_5ns_11ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 5,
        din1_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1269_p0,
        din1 => grp_fu_1269_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1269_p2);

    sitofp_32ns_32_2_no_dsp_1_U160 : component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1575_p0,
        ce => grp_fu_1575_ce,
        dout => grp_fu_1575_p1);

    sitofp_32ns_32_2_no_dsp_1_U161 : component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1578_p0,
        ce => grp_fu_1578_ce,
        dout => grp_fu_1578_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state9) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_areWedgeSuperPointsEqual_fu_619_ap_ready = ap_const_logic_1)) then 
                    grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makePatch_alignedToLine_fu_573_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makePatch_alignedToLine_fu_573_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state28) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_makePatch_alignedToLine_fu_573_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makePatch_alignedToLine_fu_573_ap_ready = ap_const_logic_1)) then 
                    grp_makePatch_alignedToLine_fu_573_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makeThirdPatch_fu_509_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makeThirdPatch_fu_509_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_phi_mux_madeComplementaryPatch_phi_fu_497_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                    grp_makeThirdPatch_fu_509_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makeThirdPatch_fu_509_ap_ready = ap_const_logic_1)) then 
                    grp_makeThirdPatch_fu_509_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_solveComplmentaryPatch_fu_538_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_solveComplmentaryPatch_fu_538_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
                    grp_solveComplmentaryPatch_fu_538_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_solveComplmentaryPatch_fu_538_ap_ready = ap_const_logic_1)) then 
                    grp_solveComplmentaryPatch_fu_538_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_NS_fsm_state39) and (ap_const_logic_1 = ap_CS_fsm_state36)) or ((ap_const_logic_1 = ap_NS_fsm_state15) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    complementary_apexZ0_0_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) and (((((or_ln667_reg_1508 = ap_const_lv1_0) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427)) or ((ap_const_lv1_0 = and_ln669_fu_1116_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln666_reg_1480) and (ap_const_lv1_1 = and_ln598_reg_1427))))) then 
                complementary_apexZ0_0_reg_467 <= patches_superpoints_load_reg_1431;
            elsif ((((ap_const_lv1_0 = and_ln598_fu_850_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((notChoppedPatch_reg_1423 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
                complementary_apexZ0_0_reg_467 <= p_read7;
            end if; 
        end if;
    end process;

    counterUpshift_0_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                counterUpshift_0_reg_409 <= grp_solveComplmentaryPatch_fu_538_ap_return_4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                counterUpshift_0_reg_409 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    counter_0_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                counter_0_reg_397 <= grp_solveComplmentaryPatch_fu_538_ap_return_3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                counter_0_reg_397 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_z_top_index_0_reg_421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                current_z_top_index_0_reg_421 <= grp_solveComplmentaryPatch_fu_538_ap_return_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                current_z_top_index_0_reg_421 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    i_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp4_reg_1414 = ap_const_lv1_1) and (icmp_ln574_reg_1405 = ap_const_lv1_0) and (icmp_ln569_reg_1396 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_reg_328 <= add_ln574_reg_1409;
            elsif (((icmp_ln569_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_reg_328 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    lastPatchIndex_0_reg_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                lastPatchIndex_0_reg_366 <= empty_61_fu_1187_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                lastPatchIndex_0_reg_366 <= lastPatchIndex_1_reg_1450;
            end if; 
        end if;
    end process;

    madeComplementaryPatch_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) and (((((or_ln667_reg_1508 = ap_const_lv1_0) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427)) or ((ap_const_lv1_0 = and_ln669_fu_1116_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln666_reg_1480) and (ap_const_lv1_1 = and_ln598_reg_1427))))) then 
                madeComplementaryPatch_reg_492 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_0 = and_ln598_fu_850_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((notChoppedPatch_reg_1423 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
                madeComplementaryPatch_reg_492 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_x_assign_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                p_x_assign_reg_376 <= grp_solveComplmentaryPatch_fu_538_ap_return_6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                p_x_assign_reg_376 <= white_space_height_fu_972_p3;
            end if; 
        end if;
    end process;

    phi_ln666_reg_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                phi_ln666_reg_386 <= xor_ln637_fu_1223_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                phi_ln666_reg_386 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    ppl_assign_0_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) and (((((or_ln667_reg_1508 = ap_const_lv1_0) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427)) or ((ap_const_lv1_0 = and_ln669_fu_1116_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln666_reg_1480) and (ap_const_lv1_1 = and_ln598_reg_1427))))) then 
                ppl_assign_0_reg_455 <= ppl_assign_s_reg_1444;
            elsif ((((ap_const_lv1_0 = and_ln598_fu_850_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((notChoppedPatch_reg_1423 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
                ppl_assign_0_reg_455 <= ppl_assign3_reg_1295;
            end if; 
        end if;
    end process;

    previous_z_top_min_0_reg_433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                previous_z_top_min_0_reg_433 <= grp_solveComplmentaryPatch_fu_538_ap_return_5;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                previous_z_top_min_0_reg_433 <= ap_const_lv64_FFFFFFFFC4747840;
            end if; 
        end if;
    end process;

    repeat_original_ph_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp4_reg_1414 = ap_const_lv1_0) and (icmp_ln574_reg_1405 = ap_const_lv1_0) and (icmp_ln569_reg_1396 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                repeat_original_ph_reg_340 <= ap_const_lv1_0;
            elsif (((icmp_ln574_fu_798_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                repeat_original_ph_reg_340 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    repeat_original_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (((icmp_ln574_reg_1405 = ap_const_lv1_1) and (icmp_ln569_reg_1396 = ap_const_lv1_1)) or ((tmp4_reg_1414 = ap_const_lv1_0) and (icmp_ln569_reg_1396 = ap_const_lv1_1))))) then 
                repeat_original_reg_353 <= ap_phi_mux_repeat_original_ph_phi_fu_344_p4;
            elsif (((icmp_ln569_fu_788_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                repeat_original_reg_353 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    z_top_min_0_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                z_top_min_0_reg_445 <= grp_solveComplmentaryPatch_fu_538_ap_return_7;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                z_top_min_0_reg_445 <= select_ln601_reg_1438;
            end if; 
        end if;
    end process;

    z_top_min_1_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) and (((((or_ln667_reg_1508 = ap_const_lv1_0) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427)) or ((ap_const_lv1_0 = and_ln669_fu_1116_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_reg_1427))) or ((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln666_reg_1480) and (ap_const_lv1_1 = and_ln598_reg_1427))))) then 
                z_top_min_1_reg_479 <= z_top_min_0_reg_445;
            elsif ((((ap_const_lv1_0 = and_ln598_fu_850_p2) and (notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26)) or ((notChoppedPatch_reg_1423 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
                z_top_min_1_reg_479 <= p_read4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln505_reg_1356 <= add_ln505_fu_712_p2;
                icmp_ln569_reg_1396 <= icmp_ln569_fu_788_p2;
                    patches_parameters_addr_2_reg_1371(11 downto 3) <= zext_ln549_1_fu_743_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_3_reg_1376(11 downto 3) <= zext_ln586_fu_753_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_4_reg_1381(11 downto 3) <= zext_ln586_1_fu_763_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_5_reg_1386(11 downto 3) <= zext_ln589_fu_773_p1(12 - 1 downto 0)(11 downto 3);
                    patches_parameters_addr_6_reg_1391(11 downto 3) <= zext_ln601_fu_783_p1(12 - 1 downto 0)(11 downto 3);
                patches_superpoints_addr_1_reg_1366 <= zext_ln610_fu_733_p1(15 - 1 downto 0);
                patches_superpoints_addr_reg_1361 <= zext_ln600_1_fu_723_p1(15 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln574_reg_1409 <= add_ln574_fu_804_p2;
                icmp_ln574_reg_1405 <= icmp_ln574_fu_798_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                and_ln598_reg_1427 <= and_ln598_fu_850_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                and_ln666_1_reg_1499 <= and_ln666_1_fu_1049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                and_ln666_reg_1480 <= and_ln666_fu_992_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                icmp_ln586_reg_1418 <= icmp_ln586_fu_810_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                icmp_ln666_1_reg_1489 <= icmp_ln666_1_fu_1033_p2;
                icmp_ln666_2_reg_1494 <= icmp_ln666_2_fu_1039_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                lastPatchIndex_1_reg_1450 <= lastPatchIndex_1_fu_894_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state36) and ((notChoppedPatch_reg_1423 = ap_const_lv1_1) or ((ap_const_lv1_0 = and_ln598_reg_1427) or ((ap_const_lv1_1 = and_ln666_reg_1480) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) or ((or_ln667_reg_1508 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln669_fu_1116_p2)))))))) then
                lastPatchIndex_3_reg_1515 <= lastPatchIndex_3_fu_1125_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                lastPatchIndex_reg_1313 <= lastPatchIndex_fu_656_p2;
                nPatchesAtOriginal_reg_1302 <= n_patches_i;
                trunc_ln512_reg_1308 <= trunc_ln512_fu_652_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                lnot_i_reg_1470 <= lnot_i_fu_980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                notChoppedPatch_reg_1423 <= notChoppedPatch_fu_832_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                or_ln667_reg_1508 <= or_ln667_fu_1104_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                patches_superpoints_load_reg_1431 <= patches_superpoints_q1;
                select_ln601_reg_1438 <= select_ln601_fu_882_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                ppl_assign3_reg_1295 <= grp_makePatch_alignedToLine_fu_573_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                ppl_assign_s_reg_1444 <= grp_makePatch_alignedToLine_fu_573_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state6))) then
                reg_640 <= patches_parameters_q1;
                reg_646 <= patches_parameters_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    sub_ln549_reg_1325(11 downto 3) <= sub_ln549_fu_684_p2(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln569_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                thirdLastPatchIndex_reg_1400 <= thirdLastPatchIndex_fu_793_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                tmp4_reg_1414 <= grp_areWedgeSuperPointsEqual_fu_619_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                tmp_s_reg_1570 <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_return;
            end if;
        end if;
    end process;
    sub_ln549_reg_1325(2 downto 0) <= "000";
    patches_parameters_addr_2_reg_1371(2 downto 0) <= "100";
    patches_parameters_addr_3_reg_1376(2 downto 0) <= "001";
    patches_parameters_addr_4_reg_1381(2 downto 0) <= "000";
    patches_parameters_addr_5_reg_1386(2 downto 0) <= "100";
    patches_parameters_addr_6_reg_1391(2 downto 0) <= "010";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, icmp_ln569_fu_788_p2, icmp_ln569_reg_1396, icmp_ln574_fu_798_p2, icmp_ln574_reg_1405, ap_CS_fsm_state7, tmp4_reg_1414, notChoppedPatch_reg_1423, and_ln598_fu_850_p2, and_ln598_reg_1427, ap_CS_fsm_state26, ap_CS_fsm_state29, and_ln666_fu_992_p2, and_ln666_reg_1480, ap_CS_fsm_state32, and_ln666_1_fu_1049_p2, and_ln666_1_reg_1499, ap_CS_fsm_state34, or_ln667_reg_1508, ap_CS_fsm_state36, and_ln669_fu_1116_p2, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_ap_done, grp_makePatch_alignedToLine_fu_573_ap_done, ap_CS_fsm_state14, ap_CS_fsm_state51, ap_block_state51_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_makePatch_alignedToLine_fu_573_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln569_fu_788_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln574_fu_798_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and ((icmp_ln569_reg_1396 = ap_const_lv1_0) or ((tmp4_reg_1414 = ap_const_lv1_0) or (icmp_ln574_reg_1405 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((notChoppedPatch_reg_1423 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln598_fu_850_p2) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_makePatch_alignedToLine_fu_573_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_lv1_1 = and_ln666_fu_992_p2) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_lv1_0 = and_ln666_1_fu_1049_p2) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and ((notChoppedPatch_reg_1423 = ap_const_lv1_1) or ((ap_const_lv1_0 = and_ln598_reg_1427) or ((ap_const_lv1_1 = and_ln666_reg_1480) or ((ap_const_lv1_0 = and_ln666_1_reg_1499) or ((or_ln667_reg_1508 = ap_const_lv1_0) or (ap_const_lv1_0 = and_ln669_fu_1116_p2)))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((grp_solveComplmentaryPatch_fu_538_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_boolean_0 = ap_block_state51_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    GDarray_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_GDarray_address0, grp_solveComplmentaryPatch_fu_538_GDarray_address0, grp_makePatch_alignedToLine_fu_573_GDarray_address0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarray_address0 <= grp_makePatch_alignedToLine_fu_573_GDarray_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            GDarray_address0 <= grp_solveComplmentaryPatch_fu_538_GDarray_address0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            GDarray_address0 <= grp_makeThirdPatch_fu_509_GDarray_address0;
        else 
            GDarray_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    GDarray_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_GDarray_ce0, grp_solveComplmentaryPatch_fu_538_GDarray_ce0, grp_makePatch_alignedToLine_fu_573_GDarray_ce0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDarray_ce0 <= grp_makePatch_alignedToLine_fu_573_GDarray_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            GDarray_ce0 <= grp_solveComplmentaryPatch_fu_538_GDarray_ce0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            GDarray_ce0 <= grp_makeThirdPatch_fu_509_GDarray_ce0;
        else 
            GDarray_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    GDn_points_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state35, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_GDn_points_address0, grp_solveComplmentaryPatch_fu_538_GDn_points_address0, grp_makePatch_alignedToLine_fu_573_GDn_points_address0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            GDn_points_address0 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDn_points_address0 <= grp_makePatch_alignedToLine_fu_573_GDn_points_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            GDn_points_address0 <= grp_solveComplmentaryPatch_fu_538_GDn_points_address0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            GDn_points_address0 <= grp_makeThirdPatch_fu_509_GDn_points_address0;
        else 
            GDn_points_address0 <= "XXX";
        end if; 
    end process;


    GDn_points_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state35, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_GDn_points_ce0, grp_solveComplmentaryPatch_fu_538_GDn_points_ce0, grp_makePatch_alignedToLine_fu_573_GDn_points_ce0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            GDn_points_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            GDn_points_ce0 <= grp_makePatch_alignedToLine_fu_573_GDn_points_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            GDn_points_ce0 <= grp_solveComplmentaryPatch_fu_538_GDn_points_ce0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            GDn_points_ce0 <= grp_makeThirdPatch_fu_509_GDn_points_ce0;
        else 
            GDn_points_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln505_fu_712_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_1));
    add_ln549_1_fu_690_p2 <= std_logic_vector(unsigned(sub_ln549_fu_684_p2) + unsigned(ap_const_lv12_3D));
    add_ln549_fu_738_p2 <= std_logic_vector(unsigned(sub_ln549_reg_1325) + unsigned(ap_const_lv12_3C));
    add_ln550_fu_701_p2 <= std_logic_vector(unsigned(sub_ln549_fu_684_p2) + unsigned(ap_const_lv12_43));
    add_ln574_fu_804_p2 <= std_logic_vector(unsigned(i_reg_328) + unsigned(ap_const_lv3_1));
    add_ln586_1_fu_758_p2 <= std_logic_vector(unsigned(sub_ln549_reg_1325) + unsigned(ap_const_lv12_48));
    add_ln586_fu_748_p2 <= std_logic_vector(unsigned(sub_ln549_reg_1325) + unsigned(ap_const_lv12_31));
    add_ln589_fu_768_p2 <= std_logic_vector(unsigned(sub_ln549_reg_1325) + unsigned(ap_const_lv12_54));
    add_ln600_fu_718_p2 <= std_logic_vector(unsigned(grp_fu_1269_p2) + unsigned(ap_const_lv15_63));
    add_ln601_fu_778_p2 <= std_logic_vector(unsigned(sub_ln549_reg_1325) + unsigned(ap_const_lv12_5A));
    add_ln610_fu_728_p2 <= std_logic_vector(unsigned(grp_fu_1269_p2) + unsigned(ap_const_lv15_2A3));
    add_ln627_fu_926_p2 <= std_logic_vector(unsigned(sub_ln627_fu_920_p2) + unsigned(ap_const_lv12_30));
    add_ln628_fu_943_p2 <= std_logic_vector(unsigned(sub_ln627_fu_920_p2) + unsigned(ap_const_lv12_37));
    add_ln646_1_fu_1168_p2 <= std_logic_vector(unsigned(sub_ln646_fu_1151_p2) + unsigned(ap_const_lv12_3D));
    add_ln646_fu_1157_p2 <= std_logic_vector(unsigned(sub_ln646_fu_1151_p2) + unsigned(ap_const_lv12_3C));
    add_ln667_fu_1081_p2 <= std_logic_vector(unsigned(sub_ln667_fu_1075_p2) + unsigned(ap_const_lv12_3D));
    and_ln586_fu_821_p2 <= (icmp_ln589_fu_815_p2 and icmp_ln586_reg_1418);
    and_ln598_fu_850_p2 <= (icmp_ln598_fu_838_p2 and icmp_ln598_1_fu_844_p2);
    and_ln666_1_fu_1049_p2 <= (or_ln666_fu_1045_p2 and grp_fu_631_p2);
    and_ln666_fu_992_p2 <= (phi_ln666_reg_386 and icmp_ln666_fu_986_p2);
    and_ln669_fu_1116_p2 <= (lnot_i_reg_1470 and icmp_ln669_fu_1110_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state15 <= ap_NS_fsm(14);
    ap_NS_fsm_state39 <= ap_NS_fsm(38);
    ap_NS_fsm_state9 <= ap_NS_fsm(8);

    ap_block_state51_on_subcall_done_assign_proc : process(grp_makeThirdPatch_fu_509_ap_done, madeComplementaryPatch_reg_492)
    begin
                ap_block_state51_on_subcall_done <= ((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (grp_makeThirdPatch_fu_509_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state51, ap_block_state51_on_subcall_done)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_boolean_0 = ap_block_state51_on_subcall_done)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_madeComplementaryPatch_phi_fu_497_p6 <= madeComplementaryPatch_reg_492;

    ap_phi_mux_repeat_original_ph_phi_fu_344_p4_assign_proc : process(icmp_ln569_reg_1396, icmp_ln574_reg_1405, tmp4_reg_1414, ap_CS_fsm_state14, repeat_original_ph_reg_340)
    begin
        if (((tmp4_reg_1414 = ap_const_lv1_0) and (icmp_ln574_reg_1405 = ap_const_lv1_0) and (icmp_ln569_reg_1396 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_phi_mux_repeat_original_ph_phi_fu_344_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_repeat_original_ph_phi_fu_344_p4 <= repeat_original_ph_reg_340;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state51, ap_block_state51_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_const_boolean_0 = ap_block_state51_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= reg_646;
    ap_return_1 <= add_ln505_reg_1356;
    ap_return_2 <= reg_640;
    ap_return_3 <= tmp_s_reg_1570;
    ap_return_4 <= complementary_apexZ0_0_reg_467;
    ap_return_5 <= reg_640;
    ap_return_6 <= z_top_min_1_reg_479;
    bitcast_ln521_fu_1018_p1 <= p_Result_s_fu_1010_p3;
    data_V_fu_998_p1 <= grp_fu_636_p1;
    empty_61_fu_1187_p1 <= grp_solveComplmentaryPatch_fu_538_ap_return_1(5 - 1 downto 0);
    grp_areWedgeSuperPointsEqual_fu_619_ap_start <= grp_areWedgeSuperPointsEqual_fu_619_ap_start_reg;
    grp_fu_1269_p0 <= grp_fu_1269_p00(5 - 1 downto 0);
    grp_fu_1269_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lastPatchIndex_fu_656_p2),15));
    grp_fu_1269_p1 <= ap_const_lv15_2D0(11 - 1 downto 0);

    grp_fu_1575_ce_assign_proc : process(ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_ce, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1575_ce <= grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_ce;
        else 
            grp_fu_1575_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1575_p0 <= grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_din0;

    grp_fu_1578_ce_assign_proc : process(ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_ce, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_1578_ce <= grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_ce;
        else 
            grp_fu_1578_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1578_p0 <= grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_din0;

    grp_fu_631_ce_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_631_p_ce, grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_ce, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_631_ce <= grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_631_ce <= grp_makeThirdPatch_fu_509_grp_fu_631_p_ce;
        else 
            grp_fu_631_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_631_opcode_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_631_p_opcode, grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_opcode, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_631_opcode <= grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_631_opcode <= grp_makeThirdPatch_fu_509_grp_fu_631_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_631_opcode <= ap_const_lv5_2;
        else 
            grp_fu_631_opcode <= ap_const_lv5_2;
        end if; 
    end process;


    grp_fu_631_p0_assign_proc : process(bitcast_ln521_fu_1018_p1, ap_CS_fsm_state33, ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_631_p_din0, grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din0, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_631_p0 <= grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_631_p0 <= grp_makeThirdPatch_fu_509_grp_fu_631_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_631_p0 <= bitcast_ln521_fu_1018_p1;
        else 
            grp_fu_631_p0 <= bitcast_ln521_fu_1018_p1;
        end if; 
    end process;


    grp_fu_631_p1_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_631_p_din1, grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din1, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_631_p1 <= grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_631_p1 <= grp_makeThirdPatch_fu_509_grp_fu_631_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_631_p1 <= ap_const_lv64_4014000000000000;
        else 
            grp_fu_631_p1 <= ap_const_lv64_4014000000000000;
        end if; 
    end process;


    grp_fu_636_ce_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_636_p_ce, grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_ce, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_636_ce <= grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_636_ce <= grp_makeThirdPatch_fu_509_grp_fu_636_p_ce;
        else 
            grp_fu_636_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_636_p0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_fu_636_p_din0, grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_din0, p_x_assign_reg_376, ap_CS_fsm_state51, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_fu_636_p0 <= grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_fu_636_p0 <= grp_makeThirdPatch_fu_509_grp_fu_636_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fu_636_p0 <= p_x_assign_reg_376;
        else 
            grp_fu_636_p0 <= p_x_assign_reg_376;
        end if; 
    end process;

    grp_makePatch_alignedToLine_fu_573_ap_start <= grp_makePatch_alignedToLine_fu_573_ap_start_reg;

    grp_makePatch_alignedToLine_fu_573_apexZ0_assign_proc : process(apexZ0, ap_CS_fsm_state2, patches_superpoints_load_reg_1431, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_makePatch_alignedToLine_fu_573_apexZ0 <= patches_superpoints_load_reg_1431;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_573_apexZ0 <= apexZ0;
        else 
            grp_makePatch_alignedToLine_fu_573_apexZ0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_573_leftRight_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_makePatch_alignedToLine_fu_573_leftRight <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_573_leftRight <= ap_const_lv1_0;
        else 
            grp_makePatch_alignedToLine_fu_573_leftRight <= "X";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_573_p_read_assign_proc : process(ppl, ppl_assign3_reg_1295, ap_CS_fsm_state2, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_makePatch_alignedToLine_fu_573_p_read <= ppl_assign3_reg_1295;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_573_p_read <= ppl;
        else 
            grp_makePatch_alignedToLine_fu_573_p_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_makePatch_alignedToLine_fu_573_z_top_assign_proc : process(z_top_max_read, ap_CS_fsm_state2, select_ln601_reg_1438, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_makePatch_alignedToLine_fu_573_z_top <= select_ln601_reg_1438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_makePatch_alignedToLine_fu_573_z_top <= z_top_max_read;
        else 
            grp_makePatch_alignedToLine_fu_573_z_top <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_makeThirdPatch_fu_509_ap_start <= grp_makeThirdPatch_fu_509_ap_start_reg;
    grp_makeThirdPatch_fu_509_grp_fu_631_p_dout0 <= grp_fu_631_p2;
    grp_makeThirdPatch_fu_509_grp_fu_636_p_dout0 <= grp_fu_636_p1;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_done;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_return;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_idle;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ready;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_done;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_return;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_idle;
    grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ready;
    grp_solveComplmentaryPatch_fu_538_ap_start <= grp_solveComplmentaryPatch_fu_538_ap_start_reg;
    grp_solveComplmentaryPatch_fu_538_grp_fu_1575_p_dout0 <= grp_fu_1575_p1;
    grp_solveComplmentaryPatch_fu_538_grp_fu_1578_p_dout0 <= grp_fu_1578_p1;
    grp_solveComplmentaryPatch_fu_538_grp_fu_631_p_dout0 <= grp_fu_631_p2;
    grp_solveComplmentaryPatch_fu_538_grp_fu_636_p_dout0 <= grp_fu_636_p1;
    grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_done <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_done;
    grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_dout0 <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_return;
    grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_idle;
    grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ready;

    grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ce_assign_proc : process(ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ce <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_start_assign_proc : process(ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_start <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1581_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1581_i <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din3;
    grp_straightLineProjectorFromLayerIJtoK_fu_1581_j <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din4;
    grp_straightLineProjectorFromLayerIJtoK_fu_1581_k <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_i <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1581_z_j <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1581_p_din2;

    grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ce_assign_proc : process(ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ce <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_start_assign_proc : process(ap_CS_fsm_state50, grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_start <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1590_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1590_i <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din3;
    grp_straightLineProjectorFromLayerIJtoK_fu_1590_j <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din4;
    grp_straightLineProjectorFromLayerIJtoK_fu_1590_k <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_i <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1590_z_j <= grp_makeThirdPatch_fu_509_grp_straightLineProjectorFromLayerIJtoK_fu_1590_p_din2;

    grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ce_assign_proc : process(ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ce <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_ce;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_assign_proc : process(ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start, ap_CS_fsm_state37, grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_start;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_start_reg;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_i_assign_proc : process(ap_CS_fsm_state39, ap_CS_fsm_state15, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_i <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_i <= ap_const_lv3_5;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_i <= ap_const_lv3_5;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_j_assign_proc : process(ap_CS_fsm_state39, ap_CS_fsm_state15, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_j <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_j <= ap_const_lv32_1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_j <= ap_const_lv32_1;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_k_assign_proc : process(ap_CS_fsm_state39, ap_CS_fsm_state15, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_k <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_k <= ap_const_lv3_0;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_k <= ap_const_lv3_0;
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i_assign_proc : process(patches_parameters_q1, reg_640, ap_CS_fsm_state39, ap_CS_fsm_state15, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i <= patches_parameters_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i <= reg_640;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j_assign_proc : process(patches_parameters_q0, patches_parameters_q1, ap_CS_fsm_state39, ap_CS_fsm_state15, ap_CS_fsm_state38, grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j <= grp_solveComplmentaryPatch_fu_538_grp_straightLineProjectorFromLayerIJtoK_fu_602_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j <= patches_parameters_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j <= patches_parameters_q1;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_602_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln569_fu_788_p2 <= "1" when (signed(nPatchesAtOriginal_reg_1302) > signed(ap_const_lv32_2)) else "0";
    icmp_ln574_fu_798_p2 <= "1" when (i_reg_328 = ap_const_lv3_5) else "0";
    icmp_ln586_fu_810_p2 <= "1" when (signed(patches_parameters_q0) > signed(z_top_max_read)) else "0";
    icmp_ln589_1_fu_826_p2 <= "0" when (patches_parameters_q0 = ap_const_lv64_0) else "1";
    icmp_ln589_fu_815_p2 <= "0" when (patches_parameters_q1 = ap_const_lv64_0) else "1";
    icmp_ln598_1_fu_844_p2 <= "1" when (signed(grp_straightLineProjectorFromLayerIJtoK_fu_602_ap_return) < signed(ap_const_lv64_E4E1C0)) else "0";
    icmp_ln598_fu_838_p2 <= "1" when (signed(reg_640) > signed(ap_const_lv64_FFFFFFFFFD050F1C)) else "0";
    icmp_ln601_fu_856_p2 <= "1" when (patches_parameters_q0 = ap_const_lv64_0) else "0";
    icmp_ln610_fu_868_p2 <= "1" when (signed(patches_superpoints_q0) > signed(ap_const_lv64_FFFFFFFFFD050F80)) else "0";
    icmp_ln630_fu_966_p2 <= "1" when (signed(sub_ln630_fu_954_p2) < signed(sub_ln630_1_fu_960_p2)) else "0";
    icmp_ln666_1_fu_1033_p2 <= "0" when (tmp_6_fu_1023_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln666_2_fu_1039_p2 <= "1" when (trunc_ln666_fu_1006_p1 = ap_const_lv52_0) else "0";
    icmp_ln666_fu_986_p2 <= "1" when (signed(p_x_assign_reg_376) < signed(ap_const_lv64_1)) else "0";
    icmp_ln667_fu_1092_p2 <= "1" when (signed(patches_parameters_q1) > signed(ap_const_lv64_FFFFFFFFFD050F1C)) else "0";
    icmp_ln668_fu_1098_p2 <= "1" when (signed(p_x_assign_reg_376) > signed(ap_const_lv64_5)) else "0";
    icmp_ln669_fu_1110_p2 <= "1" when (signed(current_z_top_index_0_reg_421) < signed(GDn_points_q0)) else "0";
    lastPatchIndex_1_fu_894_p2 <= std_logic_vector(unsigned(trunc_ln617_fu_890_p1) + unsigned(ap_const_lv5_1F));
    lastPatchIndex_3_fu_1125_p2 <= std_logic_vector(unsigned(trunc_ln645_fu_1121_p1) + unsigned(ap_const_lv5_1F));
    lastPatchIndex_fu_656_p2 <= std_logic_vector(unsigned(trunc_ln512_fu_652_p1) + unsigned(ap_const_lv5_1F));
    lnot_i_fu_980_p2 <= (repeat_original_reg_353 xor ap_const_lv1_1);

    n_patches_o_assign_proc : process(n_patches_i, ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_n_patches_o, grp_makeThirdPatch_fu_509_n_patches_o_ap_vld, grp_solveComplmentaryPatch_fu_538_n_patches_o, grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld, grp_makePatch_alignedToLine_fu_573_n_patches_o, grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if ((((grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            n_patches_o <= grp_makePatch_alignedToLine_fu_573_n_patches_o;
        elsif (((grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            n_patches_o <= grp_solveComplmentaryPatch_fu_538_n_patches_o;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (grp_makeThirdPatch_fu_509_n_patches_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            n_patches_o <= grp_makeThirdPatch_fu_509_n_patches_o;
        else 
            n_patches_o <= n_patches_i;
        end if; 
    end process;


    n_patches_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_n_patches_o_ap_vld, grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld, grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            n_patches_o_ap_vld <= grp_makePatch_alignedToLine_fu_573_n_patches_o_ap_vld;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            n_patches_o_ap_vld <= grp_solveComplmentaryPatch_fu_538_n_patches_o_ap_vld;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            n_patches_o_ap_vld <= grp_makeThirdPatch_fu_509_n_patches_o_ap_vld;
        else 
            n_patches_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    notChoppedPatch_fu_832_p2 <= (icmp_ln589_1_fu_826_p2 or and_ln586_fu_821_p2);
    or_ln601_fu_862_p2 <= (repeat_original_reg_353 or icmp_ln601_fu_856_p2);
    or_ln627_fu_932_p2 <= (ap_const_lv12_1 or add_ln627_fu_926_p2);
    or_ln666_fu_1045_p2 <= (icmp_ln666_2_reg_1494 or icmp_ln666_1_reg_1489);
    or_ln667_fu_1104_p2 <= (icmp_ln668_fu_1098_p2 or icmp_ln667_fu_1092_p2);
    p_Result_s_fu_1010_p3 <= (ap_const_lv1_0 & trunc_ln368_fu_1002_p1);

    patches_parameters_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, patches_parameters_addr_3_reg_1376, patches_parameters_addr_5_reg_1386, patches_parameters_addr_6_reg_1391, ap_CS_fsm_state15, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state36, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_address0, grp_solveComplmentaryPatch_fu_538_patches_parameters_address0, grp_makePatch_alignedToLine_fu_573_patches_parameters_address0, ap_CS_fsm_state14, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, zext_ln550_fu_707_p1, zext_ln627_1_fu_938_p1, zext_ln646_1_fu_1163_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            patches_parameters_address0 <= zext_ln646_1_fu_1163_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            patches_parameters_address0 <= zext_ln627_1_fu_938_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_parameters_address0 <= patches_parameters_addr_6_reg_1391;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            patches_parameters_address0 <= patches_parameters_addr_5_reg_1386;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            patches_parameters_address0 <= patches_parameters_addr_3_reg_1376;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_parameters_address0 <= zext_ln550_fu_707_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_address0 <= grp_makePatch_alignedToLine_fu_573_patches_parameters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_address0 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_address0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_address0 <= grp_makeThirdPatch_fu_509_patches_parameters_address0;
        else 
            patches_parameters_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_address1_assign_proc : process(ap_CS_fsm_state5, patches_parameters_addr_2_reg_1371, patches_parameters_addr_4_reg_1381, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_address1, grp_solveComplmentaryPatch_fu_538_patches_parameters_address1, ap_CS_fsm_state14, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, zext_ln549_2_fu_696_p1, zext_ln628_fu_949_p1, zext_ln667_1_fu_1087_p1, zext_ln646_2_fu_1174_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            patches_parameters_address1 <= zext_ln646_2_fu_1174_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            patches_parameters_address1 <= zext_ln667_1_fu_1087_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            patches_parameters_address1 <= zext_ln628_fu_949_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            patches_parameters_address1 <= patches_parameters_addr_4_reg_1381;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            patches_parameters_address1 <= patches_parameters_addr_2_reg_1371;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            patches_parameters_address1 <= zext_ln549_2_fu_696_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_address1 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_address1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_address1 <= grp_makeThirdPatch_fu_509_patches_parameters_address1;
        else 
            patches_parameters_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state36, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_ce0, grp_solveComplmentaryPatch_fu_538_patches_parameters_ce0, grp_makePatch_alignedToLine_fu_573_patches_parameters_ce0, ap_CS_fsm_state14, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            patches_parameters_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_ce0 <= grp_makePatch_alignedToLine_fu_573_patches_parameters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_ce0 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_ce0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_ce0 <= grp_makeThirdPatch_fu_509_patches_parameters_ce0;
        else 
            patches_parameters_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_ce1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_ce1, grp_solveComplmentaryPatch_fu_538_patches_parameters_ce1, ap_CS_fsm_state14, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            patches_parameters_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_ce1 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_ce1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_ce1 <= grp_makeThirdPatch_fu_509_patches_parameters_ce1;
        else 
            patches_parameters_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_d0, grp_solveComplmentaryPatch_fu_538_patches_parameters_d0, grp_makePatch_alignedToLine_fu_573_patches_parameters_d0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_d0 <= grp_makePatch_alignedToLine_fu_573_patches_parameters_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_d0 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_d0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_d0 <= grp_makeThirdPatch_fu_509_patches_parameters_d0;
        else 
            patches_parameters_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    patches_parameters_d1 <= grp_makeThirdPatch_fu_509_patches_parameters_d1;

    patches_parameters_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_parameters_we0, grp_solveComplmentaryPatch_fu_538_patches_parameters_we0, grp_makePatch_alignedToLine_fu_573_patches_parameters_we0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_parameters_we0 <= grp_makePatch_alignedToLine_fu_573_patches_parameters_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_parameters_we0 <= grp_solveComplmentaryPatch_fu_538_patches_parameters_we0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_we0 <= grp_makeThirdPatch_fu_509_patches_parameters_we0;
        else 
            patches_parameters_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_we1_assign_proc : process(grp_makeThirdPatch_fu_509_patches_parameters_we1, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_parameters_we1 <= grp_makeThirdPatch_fu_509_patches_parameters_we1;
        else 
            patches_parameters_we1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_address0_assign_proc : process(ap_CS_fsm_state2, patches_superpoints_addr_1_reg_1366, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_address0, grp_solveComplmentaryPatch_fu_538_patches_superpoints_address0, grp_makePatch_alignedToLine_fu_573_patches_superpoints_address0, grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_superpoints_address0 <= patches_superpoints_addr_1_reg_1366;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            patches_superpoints_address0 <= grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_address0 <= grp_makePatch_alignedToLine_fu_573_patches_superpoints_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_address0 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_address0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_address0 <= grp_makeThirdPatch_fu_509_patches_superpoints_address0;
        else 
            patches_superpoints_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_address1_assign_proc : process(patches_superpoints_addr_reg_1361, ap_CS_fsm_state26, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_address1, grp_solveComplmentaryPatch_fu_538_patches_superpoints_address1, grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address1, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_superpoints_address1 <= patches_superpoints_addr_reg_1361;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            patches_superpoints_address1 <= grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_address1 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_address1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_address1 <= grp_makeThirdPatch_fu_509_patches_superpoints_address1;
        else 
            patches_superpoints_address1 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_ce0, grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce0, grp_makePatch_alignedToLine_fu_573_patches_superpoints_ce0, grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_superpoints_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            patches_superpoints_ce0 <= grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_ce0 <= grp_makePatch_alignedToLine_fu_573_patches_superpoints_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_ce0 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_ce0 <= grp_makeThirdPatch_fu_509_patches_superpoints_ce0;
        else 
            patches_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_ce1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_ce1, grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce1, grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce1, madeComplementaryPatch_reg_492, ap_CS_fsm_state51, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            patches_superpoints_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            patches_superpoints_ce1 <= grp_areWedgeSuperPointsEqual_fu_619_wsp1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_ce1 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_ce1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_ce1 <= grp_makeThirdPatch_fu_509_patches_superpoints_ce1;
        else 
            patches_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_d0, grp_solveComplmentaryPatch_fu_538_patches_superpoints_d0, grp_makePatch_alignedToLine_fu_573_patches_superpoints_d0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_d0 <= grp_makePatch_alignedToLine_fu_573_patches_superpoints_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_d0 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_d0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_d0 <= grp_makeThirdPatch_fu_509_patches_superpoints_d0;
        else 
            patches_superpoints_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_patches_superpoints_we0, grp_solveComplmentaryPatch_fu_538_patches_superpoints_we0, grp_makePatch_alignedToLine_fu_573_patches_superpoints_we0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patches_superpoints_we0 <= grp_makePatch_alignedToLine_fu_573_patches_superpoints_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            patches_superpoints_we0 <= grp_solveComplmentaryPatch_fu_538_patches_superpoints_we0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            patches_superpoints_we0 <= grp_makeThirdPatch_fu_509_patches_superpoints_we0;
        else 
            patches_superpoints_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln601_fu_882_p3 <= 
        select_ln610_fu_874_p3 when (or_ln601_fu_862_p2(0) = '1') else 
        reg_646;
    select_ln610_fu_874_p3 <= 
        patches_superpoints_q0 when (icmp_ln610_fu_868_p2(0) = '1') else 
        ap_const_lv64_FFFFFFFFFD050F80;
    sub_ln549_fu_684_p2 <= std_logic_vector(unsigned(tmp_fu_666_p3) - unsigned(zext_ln549_fu_680_p1));
    sub_ln627_fu_920_p2 <= std_logic_vector(unsigned(tmp_2_fu_900_p3) - unsigned(zext_ln627_fu_916_p1));
    sub_ln630_1_fu_960_p2 <= std_logic_vector(unsigned(reg_646) - unsigned(patches_parameters_q1));
    sub_ln630_fu_954_p2 <= std_logic_vector(unsigned(reg_640) - unsigned(patches_parameters_q0));
    sub_ln646_fu_1151_p2 <= std_logic_vector(unsigned(tmp_9_fu_1131_p3) - unsigned(zext_ln646_fu_1147_p1));
    sub_ln667_fu_1075_p2 <= std_logic_vector(unsigned(tmp_4_fu_1055_p3) - unsigned(zext_ln667_fu_1071_p1));

    temp_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_address0, grp_solveComplmentaryPatch_fu_538_temp_address0, grp_makePatch_alignedToLine_fu_573_temp_address0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_address0 <= grp_makePatch_alignedToLine_fu_573_temp_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_address0 <= grp_solveComplmentaryPatch_fu_538_temp_address0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_address0 <= grp_makeThirdPatch_fu_509_temp_address0;
        else 
            temp_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    temp_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_address1, grp_solveComplmentaryPatch_fu_538_temp_address1, grp_makePatch_alignedToLine_fu_573_temp_address1, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_address1 <= grp_makePatch_alignedToLine_fu_573_temp_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_address1 <= grp_solveComplmentaryPatch_fu_538_temp_address1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_address1 <= grp_makeThirdPatch_fu_509_temp_address1;
        else 
            temp_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    temp_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_ce0, grp_solveComplmentaryPatch_fu_538_temp_ce0, grp_makePatch_alignedToLine_fu_573_temp_ce0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_ce0 <= grp_makePatch_alignedToLine_fu_573_temp_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_ce0 <= grp_solveComplmentaryPatch_fu_538_temp_ce0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_ce0 <= grp_makeThirdPatch_fu_509_temp_ce0;
        else 
            temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_ce1, grp_solveComplmentaryPatch_fu_538_temp_ce1, grp_makePatch_alignedToLine_fu_573_temp_ce1, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_ce1 <= grp_makePatch_alignedToLine_fu_573_temp_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_ce1 <= grp_solveComplmentaryPatch_fu_538_temp_ce1;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_ce1 <= grp_makeThirdPatch_fu_509_temp_ce1;
        else 
            temp_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_d0, grp_solveComplmentaryPatch_fu_538_temp_d0, grp_makePatch_alignedToLine_fu_573_temp_d0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_d0 <= grp_makePatch_alignedToLine_fu_573_temp_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_d0 <= grp_solveComplmentaryPatch_fu_538_temp_d0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_d0 <= grp_makeThirdPatch_fu_509_temp_d0;
        else 
            temp_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_we0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state29, ap_CS_fsm_state38, grp_makeThirdPatch_fu_509_temp_we0, grp_solveComplmentaryPatch_fu_538_temp_we0, grp_makePatch_alignedToLine_fu_573_temp_we0, madeComplementaryPatch_reg_492, ap_CS_fsm_state51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            temp_we0 <= grp_makePatch_alignedToLine_fu_573_temp_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            temp_we0 <= grp_solveComplmentaryPatch_fu_538_temp_we0;
        elsif (((madeComplementaryPatch_reg_492 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            temp_we0 <= grp_makeThirdPatch_fu_509_temp_we0;
        else 
            temp_we0 <= ap_const_logic_0;
        end if; 
    end process;

    thirdLastPatchIndex_fu_793_p2 <= std_logic_vector(unsigned(trunc_ln512_reg_1308) + unsigned(ap_const_lv5_1D));
    tmp_10_fu_1139_p3 <= (lastPatchIndex_3_fu_1125_p2 & ap_const_lv3_0);
    tmp_13_fu_1215_p3 <= grp_solveComplmentaryPatch_fu_538_ap_return_0(63 downto 63);
    tmp_1_fu_673_p3 <= (lastPatchIndex_reg_1313 & ap_const_lv3_0);
    tmp_2_fu_900_p3 <= (lastPatchIndex_1_fu_894_p2 & ap_const_lv7_0);
    tmp_3_fu_908_p3 <= (lastPatchIndex_1_fu_894_p2 & ap_const_lv3_0);
    tmp_4_fu_1055_p3 <= (lastPatchIndex_0_reg_366 & ap_const_lv7_0);
    tmp_5_fu_1063_p3 <= (lastPatchIndex_0_reg_366 & ap_const_lv3_0);
    tmp_6_fu_1023_p4 <= data_V_fu_998_p1(62 downto 52);
    tmp_9_fu_1131_p3 <= (lastPatchIndex_3_fu_1125_p2 & ap_const_lv7_0);
    tmp_fu_666_p3 <= (lastPatchIndex_reg_1313 & ap_const_lv7_0);
    trunc_ln368_fu_1002_p1 <= data_V_fu_998_p1(63 - 1 downto 0);
    trunc_ln512_fu_652_p1 <= n_patches_i(5 - 1 downto 0);
    trunc_ln617_fu_890_p1 <= n_patches_i(5 - 1 downto 0);
    trunc_ln645_fu_1121_p1 <= n_patches_i(5 - 1 downto 0);
    trunc_ln666_fu_1006_p1 <= data_V_fu_998_p1(52 - 1 downto 0);
    white_space_height_fu_972_p3 <= 
        sub_ln630_1_fu_960_p2 when (icmp_ln630_fu_966_p2(0) = '1') else 
        sub_ln630_fu_954_p2;
    xor_ln637_fu_1223_p2 <= (tmp_13_fu_1215_p3 xor ap_const_lv1_1);
    zext_ln549_1_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_fu_738_p2),64));
    zext_ln549_2_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_1_fu_690_p2),64));
    zext_ln549_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_673_p3),12));
    zext_ln550_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln550_fu_701_p2),64));
    zext_ln586_1_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln586_1_fu_758_p2),64));
    zext_ln586_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln586_fu_748_p2),64));
    zext_ln589_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln589_fu_768_p2),64));
    zext_ln600_1_fu_723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln600_fu_718_p2),64));
    zext_ln601_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln601_fu_778_p2),64));
    zext_ln610_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln610_fu_728_p2),64));
    zext_ln627_1_fu_938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln627_fu_932_p2),64));
    zext_ln627_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_908_p3),12));
    zext_ln628_fu_949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln628_fu_943_p2),64));
    zext_ln646_1_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln646_fu_1157_p2),64));
    zext_ln646_2_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln646_1_fu_1168_p2),64));
    zext_ln646_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_1139_p3),12));
    zext_ln667_1_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln667_fu_1081_p2),64));
    zext_ln667_fu_1071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1063_p3),12));
end behav;
