#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 22 08:37:21 2020
# Process ID: 8884
# Current directory: C:/Users/linh9/Desktop/dc11m_27_3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6392 C:\Users\linh9\Desktop\dc11m_27_3\project_1\project_1.xpr
# Log file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/vivado.log
# Journal file: C:/Users/linh9/Desktop/dc11m_27_3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 877.918 ; gain = 226.938
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:encoder:1.0 - encoder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_0
Adding cell -- xilinx.com:module_ref:srcClk:1.0 - srcClk_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_1
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_2
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:fix_clk_i_w:1.0 - fix_clk_i_w_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_1
Adding cell -- xilinx.com:module_ref:SwitchCOntroller:1.0 - SwitchCOntroller_0
Adding cell -- xilinx.com:module_ref:protect_van:1.0 - protect_van_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_3
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_4
Adding cell -- xilinx.com:module_ref:input_ctrl:1.0 - input_ctrl_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_5
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_6
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_7
Adding cell -- xilinx.com:module_ref:ADC:1.0 - ADC_0
Adding cell -- xilinx.com:module_ref:Controler:1.0 - Controler_0
Adding cell -- xilinx.com:module_ref:ab2alphabeta:1.0 - ab2alphabeta_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /encoder_0/clk_100M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /protect_van_0/err(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ADC_0/i_rs(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst_w(undef) and /datalimit_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /protect_van_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /datalimit_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_3/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_4/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_5/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_6/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_7/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /datalimit_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 960.387 ; gain = 39.789
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:02:57 . Memory (MB): peak = 1027.891 ; gain = 817.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:53]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:37]
INFO: [Synth 8-3491] module 'design_1_ADC_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ADC_0_0_stub.vhdl:5' bound to instance 'ADC_0' of component 'design_1_ADC_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'design_1_ADC_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ADC_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_Controler_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:5' bound to instance 'Controler_0' of component 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:350]
INFO: [Synth 8-638] synthesizing module 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'design_1_SwitchCOntroller_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_SwitchCOntroller_0_0_stub.vhdl:5' bound to instance 'SwitchCOntroller_0' of component 'design_1_SwitchCOntroller_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:371]
INFO: [Synth 8-638] synthesizing module 'design_1_SwitchCOntroller_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_SwitchCOntroller_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_ab2alphabeta_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ab2alphabeta_0_0_stub.vhdl:5' bound to instance 'ab2alphabeta_0' of component 'design_1_ab2alphabeta_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:378]
INFO: [Synth 8-638] synthesizing module 'design_1_ab2alphabeta_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ab2alphabeta_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_datalimit_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_datalimit_0_0_stub.vhdl:5' bound to instance 'datalimit_0' of component 'design_1_datalimit_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:394]
INFO: [Synth 8-638] synthesizing module 'design_1_datalimit_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_datalimit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_datalimit_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_datalimit_1_0_stub.vhdl:5' bound to instance 'datalimit_1' of component 'design_1_datalimit_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:401]
INFO: [Synth 8-638] synthesizing module 'design_1_datalimit_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_datalimit_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_encoder_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_0_stub.vhdl:5' bound to instance 'encoder_0' of component 'design_1_encoder_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:408]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_fix_clk_i_w_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_fix_clk_i_w_0_0_stub.vhdl:5' bound to instance 'fix_clk_i_w_0' of component 'design_1_fix_clk_i_w_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:419]
INFO: [Synth 8-638] synthesizing module 'design_1_fix_clk_i_w_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_fix_clk_i_w_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:428]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_ila_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ila_1_0_stub.vhdl:5' bound to instance 'ila_1' of component 'design_1_ila_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:452]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_ila_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_input_ctrl_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_input_ctrl_0_0_stub.vhdl:5' bound to instance 'input_ctrl_0' of component 'design_1_input_ctrl_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:458]
INFO: [Synth 8-638] synthesizing module 'design_1_input_ctrl_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_input_ctrl_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_protect_van_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_protect_van_0_0_stub.vhdl:5' bound to instance 'protect_van_0' of component 'design_1_protect_van_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:468]
INFO: [Synth 8-638] synthesizing module 'design_1_protect_van_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_protect_van_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_srcClk_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:5' bound to instance 'srcClk_0' of component 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:480]
INFO: [Synth 8-638] synthesizing module 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_usample_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:5' bound to instance 'usample_0' of component 'design_1_usample_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:487]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_1_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:5' bound to instance 'usample_1' of component 'design_1_usample_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:493]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_1_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_2_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:5' bound to instance 'usample_2' of component 'design_1_usample_2_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:499]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_2_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_3_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_3_0_stub.vhdl:5' bound to instance 'usample_3' of component 'design_1_usample_3_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:505]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_3_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_4_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_4_0_stub.vhdl:5' bound to instance 'usample_4' of component 'design_1_usample_4_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:511]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_4_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_4_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_5_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_5_0_stub.vhdl:5' bound to instance 'usample_5' of component 'design_1_usample_5_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:517]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_5_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_5_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_6_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_6_0_stub.vhdl:5' bound to instance 'usample_6' of component 'design_1_usample_6_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:523]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_6_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_6_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_7_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_7_0_stub.vhdl:5' bound to instance 'usample_7' of component 'design_1_usample_7_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:529]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_7_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_usample_7_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:535]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/dc11m_27_3/project_1/.Xil/Vivado-8884-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1055.879 ; gain = 845.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:55 ; elapsed = 00:02:58 . Memory (MB): peak = 1055.879 ; gain = 845.691
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ADC_0_0/design_1_ADC_0_0.dcp' for cell 'design_1_i/ADC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/design_1_Controler_0_0.dcp' for cell 'design_1_i/Controler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/design_1_SwitchCOntroller_0_0.dcp' for cell 'design_1_i/SwitchCOntroller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/design_1_ab2alphabeta_0_0.dcp' for cell 'design_1_i/ab2alphabeta_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_0_0/design_1_datalimit_0_0.dcp' for cell 'design_1_i/datalimit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_1_0/design_1_datalimit_1_0.dcp' for cell 'design_1_i/datalimit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fix_clk_i_w_0_0/design_1_fix_clk_i_w_0_0.dcp' for cell 'design_1_i/fix_clk_i_w_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/design_1_input_ctrl_0_0.dcp' for cell 'design_1_i/input_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_protect_van_0_0/design_1_protect_van_0_0.dcp' for cell 'design_1_i/protect_van_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_srcClk_0_0/design_1_srcClk_0_0.dcp' for cell 'design_1_i/srcClk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_0_0/design_1_usample_0_0.dcp' for cell 'design_1_i/usample_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_1_0/design_1_usample_1_0.dcp' for cell 'design_1_i/usample_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_2_0/design_1_usample_2_0.dcp' for cell 'design_1_i/usample_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_3_0/design_1_usample_3_0.dcp' for cell 'design_1_i/usample_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_4_0/design_1_usample_4_0.dcp' for cell 'design_1_i/usample_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_5_0/design_1_usample_5_0.dcp' for cell 'design_1_i/usample_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_6_0/design_1_usample_6_0.dcp' for cell 'design_1_i/usample_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_7_0/design_1_usample_7_0.dcp' for cell 'design_1_i/usample_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 2545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 11 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 35 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:37 ; elapsed = 00:03:32 . Memory (MB): peak = 1617.816 ; gain = 1407.629
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1617.816 ; gain = 629.195
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CONST_VAL {4870}] [get_bd_cells xlconstant_0]
endgroup
update_module_reference design_1_input_ctrl_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_input_ctrl_0_0 from input_ctrl_v1_0 1.0 to input_ctrl_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe0(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /protect_van_0/err(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ADC_0/i_rs(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /datalimit_0/rst(rst) and /input_ctrl_0_upgraded_ipi/rst_w(undef)
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1617.816 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1617.816 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_clk_i_w_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ab2alphabeta_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block srcClk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SwitchCOntroller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block protect_van_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_7 .
Exporting to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/synth/design_1_input_ctrl_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/synth/design_1_input_ctrl_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/new/input_ctrl.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/new/input_ctrl.vhd:1]
[Fri May 22 08:53:24 2020] Launched design_1_xlconstant_0_0_synth_1, design_1_input_ctrl_0_0_synth_1...
Run output will be captured here:
design_1_xlconstant_0_0_synth_1: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_xlconstant_0_0_synth_1/runme.log
design_1_input_ctrl_0_0_synth_1: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_input_ctrl_0_0_synth_1/runme.log
[Fri May 22 08:53:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.094 ; gain = 11.277
launch_runs impl_1 -jobs 2
[Fri May 22 08:55:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri May 22 09:07:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 22 09:16:06 2020...
