LIBRARY ieee ;
USE ieee.std_logic_1164.all;
USE IEEE.numeric_std.all;

ENTITY byteToHex7Seg IS
	PORT ( 	byte : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
				HEX0, HEX1 : OUT STD_LOGIC_VECTOR(0 TO 6));
				
END byteToHex7Seg;

ARCHITECTURE Behavior OF byteToHex7Seg IS
BEGIN
	
	HEX0(0) <= ((not byte(3)) AND (not byte(2)) AND (not byte(1)) AND byte(0)) OR
				  ((not byte(3)) AND byte(2) AND (not byte(1)) AND (not byte(0))) OR
				  (byte(3) AND byte(2) AND (not byte(1)) AND byte(0)) OR
				  (byte(3) AND (not byte(2)) AND byte(1) AND byte(0));
				  
	HEX0(1) <= (byte(3) AND byte(2) AND (not byte(0))) OR
				  (byte(3) AND byte(2) AND byte(1)) OR
				  (byte(3) AND byte(1) AND byte(0)) OR
				  (byte(2) AND byte(1) AND (not byte(0))) OR
				  ((not byte(3)) AND byte(2) AND (not byte(1)) AND byte(0));
				  
	HEX0(1) <= (byte(3) AND byte(2) AND (not byte(0))) OR
				  (byte(3) AND byte(2) AND byte(1)) OR
				  (byte(3) AND byte(1) AND byte(0)) OR
				  (byte(2) AND byte(1) AND (not byte(0))) OR
				  ((not byte(3)) AND byte(2) AND (not byte(1)) AND byte(0));
				  
	
	
END Behavior;
