<dec f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='254' type='bool llvm::HexagonTargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2967' c='_ZNK4llvm14TargetLowering26getPostIndexedAddressPartsEPNS_6SDNodeES2_RNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='546' ll='573' type='bool llvm::HexagonTargetLowering::getPostIndexedAddressParts(llvm::SDNode * N, llvm::SDNode * Op, llvm::SDValue &amp; Base, llvm::SDValue &amp; Offset, ISD::MemIndexedMode &amp; AM, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='543'>/// Returns true by value, base pointer and offset pointer and addressing
/// mode by reference if this node can be combined with a load / store to
/// form a post-indexed load / store.</doc>
