xlnx_axi_dwidth_converter_dm_master.v,verilog,xil_defaultlib,../../../../../../ariane.srcs/sources_1/ip/xlnx_axi_dwidth_converter_dm_master/sim/xlnx_axi_dwidth_converter_dm_master.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
