#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x156e76060 .scope module, "TestBench" "TestBench" 2 4;
 .timescale 0 0;
P_0x156e23670 .param/l "num_cycles" 0 2 11, +C4<00000000000000000000000001000000>;
v0x156ea0070_0 .var "Clk", 0 0;
v0x156ea0100_0 .var "Reset", 0 0;
v0x156ea1850_0 .var "Start", 0 0;
v0x156ea18e0_0 .var/i "counter", 31 0;
v0x156ea1970_0 .var/i "flush", 31 0;
v0x156ea1a00_0 .var/i "i", 31 0;
v0x156ea1a90_0 .var/i "outfile", 31 0;
v0x156ea1b20_0 .var/i "stall", 31 0;
S_0x156e6bdb0 .scope module, "CPU" "CPU" 2 15, 3 1 0, S_0x156e76060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x156e9e570_0 .net "ALUParameter1", 31 0, L_0x156ea3e10;  1 drivers
v0x156e9e660_0 .net "ALUParameter2", 31 0, L_0x156ea3e80;  1 drivers
v0x156e9e6f0_0 .net "ALUParameter3", 31 0, L_0x156ea3f70;  1 drivers
v0x156e9e7c0_0 .net "Branch", 0 0, v0x156e920c0_0;  1 drivers
v0x156e9e890_0 .net "BranchPC", 31 0, L_0x156ea5390;  1 drivers
v0x156e9e9a0_0 .net "DMWriteData", 31 0, L_0x156ea44d0;  1 drivers
v0x156e9ea70_0 .net "EXALUCtrl", 2 0, L_0x156ea3fe0;  1 drivers
v0x156e9eb40_0 .net "EXALUOp", 1 0, L_0x156ea3740;  1 drivers
v0x156e9ec10_0 .net "EXALUResult", 31 0, L_0x156ea4050;  1 drivers
v0x156e9ed20_0 .net "EXALUSrc", 0 0, L_0x156ea36d0;  1 drivers
v0x156e9edf0_0 .net "EXFucnt", 9 0, L_0x156ea3a50;  1 drivers
v0x156e9eec0_0 .net "EXImm", 31 0, L_0x156ea3330;  1 drivers
v0x156e9ef50_0 .net "EXMemRead", 0 0, L_0x156ea3530;  1 drivers
v0x156e9efe0_0 .net "EXMemWrite", 0 0, L_0x156ea3620;  1 drivers
v0x156e9f0b0_0 .net "EXMemtoReg", 0 0, L_0x156ea3470;  1 drivers
v0x156e9f180_0 .net "EXRDaddr", 4 0, L_0x156ea3960;  1 drivers
v0x156e9f210_0 .net "EXRS1addr", 4 0, L_0x156ea3800;  1 drivers
v0x156e9f3e0_0 .net "EXRS1data", 31 0, L_0x156ea3230;  1 drivers
v0x156e9f470_0 .net "EXRS2addr", 4 0, L_0x156ea3890;  1 drivers
v0x156e9f500_0 .net "EXRS2data", 31 0, L_0x156ea32a0;  1 drivers
v0x156e9f5d0_0 .net "EXRegWrite", 0 0, L_0x156ea33e0;  1 drivers
v0x156e9f6a0_0 .net "Flush", 0 0, L_0x156ea51a0;  1 drivers
v0x156e9f730_0 .net "ForwardA", 1 0, L_0x156ea4e20;  1 drivers
v0x156e9f800_0 .net "ForwardB", 1 0, L_0x156ea4eb0;  1 drivers
v0x156e9f8d0_0 .net "IDALUOp", 1 0, L_0x156ea2e70;  1 drivers
v0x156e9f9a0_0 .net "IDALUSrc", 0 0, L_0x156ea2ee0;  1 drivers
v0x156e9fa70_0 .net "IDImm", 31 0, v0x156e996b0_0;  1 drivers
v0x156e9fb40_0 .net "IDInst", 31 0, v0x156e96700_0;  1 drivers
v0x156e9fc10_0 .net "IDMemRead", 0 0, L_0x156ea2fc0;  1 drivers
v0x156e9fce0_0 .net "IDMemWrite", 0 0, L_0x156ea3030;  1 drivers
v0x156e9fdb0_0 .net "IDMemtoReg", 0 0, L_0x156ea2f50;  1 drivers
v0x156e9fe80_0 .net "IDPC", 31 0, v0x156e990d0_0;  1 drivers
v0x156e9ff50_0 .net "IDRDaddr", 4 0, L_0x156ea1e70;  1 drivers
v0x156e9f2a0_0 .net "IDRS1addr", 4 0, L_0x156ea1bb0;  1 drivers
v0x156ea01e0_0 .net "IDRS1data", 31 0, L_0x156ea27c0;  1 drivers
v0x156ea0270_0 .net "IDRS2addr", 4 0, L_0x156ea1cd0;  1 drivers
v0x156ea0300_0 .net "IDRS2data", 31 0, L_0x156ea2ca0;  1 drivers
v0x156ea0390_0 .net "IDRegWrite", 0 0, L_0x156ea2e00;  1 drivers
v0x156ea0420_0 .net "IFInst", 31 0, L_0x156ea22a0;  1 drivers
v0x156ea04f0_0 .net "MEMALUResult", 31 0, v0x156e93ab0_0;  1 drivers
v0x156ea0580_0 .net "MEMMemRead", 0 0, v0x156e93ca0_0;  1 drivers
v0x156ea0650_0 .net "MEMMemWrite", 0 0, L_0x156ea4380;  1 drivers
v0x156ea0720_0 .net "MEMMemtoReg", 0 0, L_0x156ea4280;  1 drivers
v0x156ea07f0_0 .net "MEMRDaddr", 4 0, L_0x156ea4540;  1 drivers
v0x156ea0880_0 .net "MEMReadData", 31 0, L_0x156ea4990;  1 drivers
v0x156ea0950_0 .net "MEMRegWrite", 0 0, L_0x156ea4170;  1 drivers
v0x156ea09e0_0 .net "NoOp", 0 0, L_0x156ea5aa0;  1 drivers
v0x156ea0ab0_0 .net "PCAM", 31 0, L_0x156ea1f80;  1 drivers
v0x156ea0b80_0 .net "PCValueNew", 31 0, L_0x156ea1f10;  1 drivers
v0x156ea0c50_0 .net "PCValueOld", 31 0, v0x156e9c4b0_0;  1 drivers
v0x156ea0d60_0 .net "PCWrite", 0 0, L_0x156ea59a0;  1 drivers
v0x156ea0df0_0 .net "Stall", 0 0, L_0x156ea5a10;  1 drivers
v0x156ea0ec0_0 .net "WBMemtoReg", 0 0, L_0x156ea4b60;  1 drivers
v0x156ea0f90_0 .net "WBRDaddr", 4 0, v0x156e9aa70_0;  1 drivers
v0x156ea1020_0 .net "WBRegWrite", 0 0, v0x156e9aeb0_0;  1 drivers
v0x156ea10b0_0 .net "WBWriteData", 31 0, v0x156e9e450_0;  1 drivers
v0x156ea11c0_0 .net "WBWriteData0", 31 0, L_0x156ea4bd0;  1 drivers
v0x156ea1250_0 .net "WBWriteData1", 31 0, L_0x156ea4c60;  1 drivers
v0x156ea1320_0 .net "Zero", 0 0, L_0x156ea5040;  1 drivers
v0x156ea13f0_0 .net *"_ivl_11", 6 0, L_0x156ea3b30;  1 drivers
v0x156ea1480_0 .net *"_ivl_13", 2 0, L_0x156ea3cd0;  1 drivers
v0x156ea1510_0 .net *"_ivl_17", 30 0, L_0x156ea5510;  1 drivers
L_0x158050250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x156ea15a0_0 .net/2u *"_ivl_18", 0 0, L_0x158050250;  1 drivers
v0x156ea1630_0 .net "clk_i", 0 0, v0x156ea0070_0;  1 drivers
v0x156ea16c0_0 .net "rst_i", 0 0, v0x156ea0100_0;  1 drivers
v0x156e9ffe0_0 .net "start_i", 0 0, v0x156ea1850_0;  1 drivers
E_0x156e86670 .event edge, v0x156e931d0_0;
L_0x156ea1bb0 .part v0x156e96700_0, 15, 5;
L_0x156ea1cd0 .part v0x156e96700_0, 20, 5;
L_0x156ea1e70 .part v0x156e96700_0, 7, 5;
L_0x156ea3170 .part v0x156e96700_0, 0, 7;
L_0x156ea3b30 .part v0x156e96700_0, 25, 7;
L_0x156ea3cd0 .part v0x156e96700_0, 12, 3;
L_0x156ea3d70 .concat [ 3 7 0 0], L_0x156ea3cd0, L_0x156ea3b30;
L_0x156ea5510 .part v0x156e996b0_0, 0, 31;
L_0x156ea5630 .concat [ 1 31 0 0], L_0x158050250, L_0x156ea5510;
S_0x156e66a50 .scope module, "ALU" "ALU" 3 137, 4 10 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
L_0x156ea4050 .functor BUFZ 32, v0x156e8fdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea40c0 .functor BUFZ 1, v0x156e8fc60_0, C4<0>, C4<0>, C4<0>;
v0x156e8b260_0 .net "ALUCtrl_i", 2 0, L_0x156ea3fe0;  alias, 1 drivers
v0x156e8fc60_0 .var "Zero", 0 0;
v0x156e8fd00_0 .net "Zero_o", 0 0, L_0x156ea40c0;  1 drivers
v0x156e8fdb0_0 .var "data", 31 0;
v0x156e8fe60_0 .net/s "data1_i", 31 0, L_0x156ea3e10;  alias, 1 drivers
v0x156e8ff50_0 .net/s "data2_i", 31 0, L_0x156ea3f70;  alias, 1 drivers
v0x156e90000_0 .net "data_o", 31 0, L_0x156ea4050;  alias, 1 drivers
E_0x156e60460 .event edge, v0x156e8b260_0, v0x156e8fe60_0, v0x156e8ff50_0;
S_0x156e900f0 .scope module, "ALU_Control" "ALU_Control" 3 131, 5 9 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
L_0x156ea3fe0 .functor BUFZ 3, v0x156e90350_0, C4<000>, C4<000>, C4<000>;
v0x156e90350_0 .var "ALUCtrl", 2 0;
v0x156e90410_0 .net "ALUCtrl_o", 2 0, L_0x156ea3fe0;  alias, 1 drivers
v0x156e904d0_0 .net "ALUOp_i", 1 0, L_0x156ea3740;  alias, 1 drivers
v0x156e90580_0 .net "Funct_i", 9 0, L_0x156ea3a50;  alias, 1 drivers
E_0x156e90310 .event edge, v0x156e904d0_0, v0x156e90580_0;
S_0x156e90680 .scope module, "AND1" "AND" 3 208, 6 3 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x156ea51a0 .functor AND 1, v0x156e920c0_0, L_0x156ea5040, C4<1>, C4<1>;
v0x156e908b0_0 .net "data0_i", 0 0, v0x156e920c0_0;  alias, 1 drivers
v0x156e90950_0 .net "data1_i", 0 0, L_0x156ea5040;  alias, 1 drivers
v0x156e909f0_0 .net "data_o", 0 0, L_0x156ea51a0;  alias, 1 drivers
S_0x156e90af0 .scope module, "Add_PC" "Adder" 3 36, 7 1 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
L_0x158050010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x156e90d00_0 .net "data1_in", 31 0, L_0x158050010;  1 drivers
v0x156e90dc0_0 .net "data2_in", 31 0, v0x156e9c4b0_0;  alias, 1 drivers
v0x156e90e70_0 .net "data_o", 31 0, L_0x156ea1f80;  alias, 1 drivers
L_0x156ea1f80 .arith/sum 32, L_0x158050010, v0x156e9c4b0_0;
S_0x156e90f80 .scope module, "Adder" "Adder" 3 214, 7 1 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x156e911d0_0 .net "data1_in", 31 0, L_0x156ea5630;  1 drivers
v0x156e91270_0 .net "data2_in", 31 0, v0x156e990d0_0;  alias, 1 drivers
v0x156e91320_0 .net "data_o", 31 0, L_0x156ea5390;  alias, 1 drivers
L_0x156ea5390 .arith/sum 32, L_0x156ea5630, v0x156e990d0_0;
S_0x156e91430 .scope module, "Comparator" "Comparator" 3 202, 8 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
v0x156e91640_0 .net *"_ivl_0", 0 0, L_0x156ea4f40;  1 drivers
L_0x1580501c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x156e916f0_0 .net/2u *"_ivl_2", 0 0, L_0x1580501c0;  1 drivers
L_0x158050208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x156e917a0_0 .net/2u *"_ivl_4", 0 0, L_0x158050208;  1 drivers
v0x156e91860_0 .net "data0_i", 31 0, L_0x156ea27c0;  alias, 1 drivers
v0x156e91910_0 .net "data1_i", 31 0, L_0x156ea2ca0;  alias, 1 drivers
v0x156e91a00_0 .net "data_o", 0 0, L_0x156ea5040;  alias, 1 drivers
L_0x156ea4f40 .cmp/eq 32, L_0x156ea27c0, L_0x156ea2ca0;
L_0x156ea5040 .functor MUXZ 1, L_0x158050208, L_0x1580501c0, L_0x156ea4f40, C4<>;
S_0x156e91ad0 .scope module, "Control" "Control" 3 66, 9 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemtoReg_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
    .port_info 8 /INPUT 1 "NoOp_i";
    .port_info 9 /NODIR 0 "";
L_0x156ea2e00 .functor BUFZ 1, v0x156e927b0_0, C4<0>, C4<0>, C4<0>;
L_0x156ea2e70 .functor BUFZ 2, v0x156e91e20_0, C4<00>, C4<00>, C4<00>;
L_0x156ea2ee0 .functor BUFZ 1, v0x156e91f80_0, C4<0>, C4<0>, C4<0>;
L_0x156ea2f50 .functor BUFZ 1, v0x156e92520_0, C4<0>, C4<0>, C4<0>;
L_0x156ea2fc0 .functor BUFZ 1, v0x156e92230_0, C4<0>, C4<0>, C4<0>;
L_0x156ea3030 .functor BUFZ 1, v0x156e92360_0, C4<0>, C4<0>, C4<0>;
v0x156e91e20_0 .var "ALUOp", 1 0;
v0x156e91ee0_0 .net "ALUOp_o", 1 0, L_0x156ea2e70;  alias, 1 drivers
v0x156e91f80_0 .var "ALUSrc", 0 0;
v0x156e92030_0 .net "ALUSrc_o", 0 0, L_0x156ea2ee0;  alias, 1 drivers
v0x156e920c0_0 .var "Branch", 0 0;
v0x156e921a0_0 .net "Branch_o", 0 0, v0x156e920c0_0;  alias, 1 drivers
v0x156e92230_0 .var "MemRead", 0 0;
v0x156e922c0_0 .net "MemRead_o", 0 0, L_0x156ea2fc0;  alias, 1 drivers
v0x156e92360_0 .var "MemWrite", 0 0;
v0x156e92480_0 .net "MemWrite_o", 0 0, L_0x156ea3030;  alias, 1 drivers
v0x156e92520_0 .var "MemtoReg", 0 0;
v0x156e925c0_0 .net "MemtoReg_o", 0 0, L_0x156ea2f50;  alias, 1 drivers
v0x156e92660_0 .net "NoOp_i", 0 0, L_0x156ea5aa0;  alias, 1 drivers
v0x156e92700_0 .net "Op_i", 6 0, L_0x156ea3170;  1 drivers
v0x156e927b0_0 .var "RegWrite", 0 0;
v0x156e92850_0 .net "RegWrite_o", 0 0, L_0x156ea2e00;  alias, 1 drivers
E_0x156e91dd0 .event edge, v0x156e92660_0, v0x156e92700_0;
S_0x156e929d0 .scope module, "Data_Memory" "Data_Memory" 3 162, 10 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x156e92c10_0 .net "MemRead_i", 0 0, v0x156e93ca0_0;  alias, 1 drivers
v0x156e92cc0_0 .net "MemWrite_i", 0 0, L_0x156ea4380;  alias, 1 drivers
v0x156e92d60_0 .net *"_ivl_0", 31 0, L_0x156ea4650;  1 drivers
v0x156e92e20_0 .net *"_ivl_2", 31 0, L_0x156ea4830;  1 drivers
v0x156e92ed0_0 .net *"_ivl_4", 29 0, L_0x156ea4710;  1 drivers
L_0x158050130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156e92fc0_0 .net *"_ivl_6", 1 0, L_0x158050130;  1 drivers
L_0x158050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x156e93070_0 .net/2s *"_ivl_8", 31 0, L_0x158050178;  1 drivers
v0x156e93120_0 .net "addr_i", 31 0, v0x156e93ab0_0;  alias, 1 drivers
v0x156e931d0_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
v0x156e932e0_0 .net "data_i", 31 0, L_0x156ea44d0;  alias, 1 drivers
v0x156e93380_0 .net "data_o", 31 0, L_0x156ea4990;  alias, 1 drivers
v0x156e93430 .array/s "memory", 1023 0, 31 0;
E_0x156e92bd0 .event posedge, v0x156e931d0_0;
L_0x156ea4650 .array/port v0x156e93430, L_0x156ea4830;
L_0x156ea4710 .part v0x156e93ab0_0, 2, 30;
L_0x156ea4830 .concat [ 30 2 0 0], L_0x156ea4710, L_0x158050130;
L_0x156ea4990 .functor MUXZ 32, L_0x158050178, L_0x156ea4650, v0x156e93ca0_0, C4<>;
S_0x156e93560 .scope module, "EXMEM" "EXMEM" 3 144, 11 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /INPUT 32 "ALUResult_i";
    .port_info 9 /OUTPUT 32 "ALUResult_o";
    .port_info 10 /INPUT 32 "WriteData_i";
    .port_info 11 /OUTPUT 32 "WriteData_o";
    .port_info 12 /INPUT 5 "WriteReg_i";
    .port_info 13 /OUTPUT 5 "WriteReg_o";
    .port_info 14 /INPUT 1 "clk_i";
L_0x156ea4170 .functor BUFZ 1, v0x156e94290_0, C4<0>, C4<0>, C4<0>;
L_0x156ea4280 .functor BUFZ 1, v0x156e940b0_0, C4<0>, C4<0>, C4<0>;
L_0x156ea4380 .functor BUFZ 1, v0x156e93e70_0, C4<0>, C4<0>, C4<0>;
L_0x156ea44d0 .functor BUFZ 32, v0x156e94570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea4540 .functor BUFZ 5, v0x156e94720_0, C4<00000>, C4<00000>, C4<00000>;
v0x156e93990_0 .net "ALUResult_i", 31 0, L_0x156ea4050;  alias, 1 drivers
v0x156e93a20_0 .net "ALUResult_o", 31 0, v0x156e93ab0_0;  alias, 1 drivers
v0x156e93ab0_0 .var "ALUResult_r", 31 0;
v0x156e93b40_0 .net "MemRead_i", 0 0, L_0x156ea3530;  alias, 1 drivers
v0x156e93bd0_0 .net "MemRead_o", 0 0, v0x156e93ca0_0;  alias, 1 drivers
v0x156e93ca0_0 .var "MemRead_r", 0 0;
v0x156e93d30_0 .net "MemWrite_i", 0 0, L_0x156ea3620;  alias, 1 drivers
v0x156e93dc0_0 .net "MemWrite_o", 0 0, L_0x156ea4380;  alias, 1 drivers
v0x156e93e70_0 .var "MemWrite_r", 0 0;
v0x156e93f80_0 .net "MemtoReg_i", 0 0, L_0x156ea3470;  alias, 1 drivers
v0x156e94010_0 .net "MemtoReg_o", 0 0, L_0x156ea4280;  alias, 1 drivers
v0x156e940b0_0 .var "MemtoReg_r", 0 0;
v0x156e94150_0 .net "RegWrite_i", 0 0, L_0x156ea33e0;  alias, 1 drivers
v0x156e941f0_0 .net "RegWrite_o", 0 0, L_0x156ea4170;  alias, 1 drivers
v0x156e94290_0 .var "RegWrite_r", 0 0;
v0x156e94330_0 .net "WriteData_i", 31 0, L_0x156ea3e80;  alias, 1 drivers
v0x156e943e0_0 .net "WriteData_o", 31 0, L_0x156ea44d0;  alias, 1 drivers
v0x156e94570_0 .var "WriteData_r", 31 0;
v0x156e94600_0 .net "WriteReg_i", 4 0, L_0x156ea3960;  alias, 1 drivers
v0x156e94690_0 .net "WriteReg_o", 4 0, L_0x156ea4540;  alias, 1 drivers
v0x156e94720_0 .var "WriteReg_r", 4 0;
v0x156e947b0_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
S_0x156e949a0 .scope module, "EXMUX" "MUX1" 3 124, 12 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x156ea3f70 .functor BUFZ 32, v0x156e94eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e94c40_0 .net "ctrl_i", 0 0, L_0x156ea36d0;  alias, 1 drivers
v0x156e94cf0_0 .net "data0_i", 31 0, L_0x156ea3e80;  alias, 1 drivers
v0x156e94d90_0 .net "data1_i", 31 0, L_0x156ea3330;  alias, 1 drivers
v0x156e94e20_0 .net "data_o", 31 0, L_0x156ea3f70;  alias, 1 drivers
v0x156e94eb0_0 .var "data_r", 31 0;
E_0x156e94be0 .event edge, v0x156e94c40_0, v0x156e94d90_0, v0x156e94330_0;
S_0x156e94fc0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 191, 13 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "PRS1_i";
    .port_info 1 /INPUT 5 "PRS2_i";
    .port_info 2 /INPUT 5 "MEMRd_i";
    .port_info 3 /INPUT 1 "WBRegWrite_i";
    .port_info 4 /INPUT 5 "WBRd_i";
    .port_info 5 /INPUT 1 "MEMRegWrite_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
L_0x156ea4e20 .functor BUFZ 2, v0x156e953b0_0, C4<00>, C4<00>, C4<00>;
L_0x156ea4eb0 .functor BUFZ 2, v0x156e95500_0, C4<00>, C4<00>, C4<00>;
v0x156e952f0_0 .net "ForwardA_o", 1 0, L_0x156ea4e20;  alias, 1 drivers
v0x156e953b0_0 .var "ForwardA_r", 1 0;
v0x156e95450_0 .net "ForwardB_o", 1 0, L_0x156ea4eb0;  alias, 1 drivers
v0x156e95500_0 .var "ForwardB_r", 1 0;
v0x156e955b0_0 .net "MEMRd_i", 4 0, L_0x156ea4540;  alias, 1 drivers
v0x156e95690_0 .net "MEMRegWrite_i", 0 0, L_0x156ea4170;  alias, 1 drivers
v0x156e95740_0 .net "PRS1_i", 4 0, L_0x156ea3800;  alias, 1 drivers
v0x156e957d0_0 .net "PRS2_i", 4 0, L_0x156ea3890;  alias, 1 drivers
v0x156e95880_0 .net "WBRd_i", 4 0, v0x156e9aa70_0;  alias, 1 drivers
v0x156e959b0_0 .net "WBRegWrite_i", 0 0, v0x156e9aeb0_0;  alias, 1 drivers
E_0x156e95280/0 .event edge, v0x156e941f0_0, v0x156e94690_0, v0x156e95740_0, v0x156e957d0_0;
E_0x156e95280/1 .event edge, v0x156e959b0_0, v0x156e95880_0;
E_0x156e95280 .event/or E_0x156e95280/0, E_0x156e95280/1;
S_0x156e95ad0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 225, 14 1 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRead_i";
    .port_info 1 /INPUT 5 "PRD_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x156ea59a0 .functor BUFZ 1, v0x156e96050_0, C4<0>, C4<0>, C4<0>;
L_0x156ea5a10 .functor BUFZ 1, v0x156e96430_0, C4<0>, C4<0>, C4<0>;
L_0x156ea5aa0 .functor BUFZ 1, v0x156e95f10_0, C4<0>, C4<0>, C4<0>;
v0x156e95da0_0 .net "MemRead_i", 0 0, L_0x156ea3530;  alias, 1 drivers
v0x156e95e60_0 .net "NoOp_o", 0 0, L_0x156ea5aa0;  alias, 1 drivers
v0x156e95f10_0 .var "NoOp_r", 0 0;
v0x156e95fc0_0 .net "PCWrite_o", 0 0, L_0x156ea59a0;  alias, 1 drivers
v0x156e96050_0 .var "PCWrite_r", 0 0;
v0x156e96120_0 .net "PRD_i", 4 0, L_0x156ea3960;  alias, 1 drivers
v0x156e961c0_0 .net "RS1addr_i", 4 0, L_0x156ea1bb0;  alias, 1 drivers
v0x156e96260_0 .net "RS2addr_i", 4 0, L_0x156ea1cd0;  alias, 1 drivers
v0x156e96310_0 .net "Stall_o", 0 0, L_0x156ea5a10;  alias, 1 drivers
v0x156e96430_0 .var "Stall_r", 0 0;
E_0x156e95d40 .event edge, v0x156e93b40_0, v0x156e94600_0, v0x156e961c0_0, v0x156e96260_0;
S_0x156e96540 .scope module, "IDEX" "IDEX" 3 78, 15 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RS1data_i";
    .port_info 1 /INPUT 32 "RS2data_i";
    .port_info 2 /INPUT 32 "Imm_i";
    .port_info 3 /INPUT 10 "Funct_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemtoReg_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /INPUT 2 "ALUOp_i";
    .port_info 9 /INPUT 1 "ALUSrc_i";
    .port_info 10 /INPUT 5 "PRS1_i";
    .port_info 11 /INPUT 5 "PRS2_i";
    .port_info 12 /INPUT 5 "PRD_i";
    .port_info 13 /INPUT 1 "clk_i";
    .port_info 14 /OUTPUT 32 "RS1data_o";
    .port_info 15 /OUTPUT 32 "RS2data_o";
    .port_info 16 /OUTPUT 32 "Imm_o";
    .port_info 17 /OUTPUT 10 "Funct_o";
    .port_info 18 /OUTPUT 1 "RegWrite_o";
    .port_info 19 /OUTPUT 1 "MemtoReg_o";
    .port_info 20 /OUTPUT 1 "MemRead_o";
    .port_info 21 /OUTPUT 1 "MemWrite_o";
    .port_info 22 /OUTPUT 2 "ALUOp_o";
    .port_info 23 /OUTPUT 1 "ALUSrc_o";
    .port_info 24 /OUTPUT 5 "PRS1_o";
    .port_info 25 /OUTPUT 5 "PRS2_o";
    .port_info 26 /OUTPUT 5 "PRD_o";
L_0x156ea3230 .functor BUFZ 32, v0x156e98090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea32a0 .functor BUFZ 32, v0x156e983b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea3330 .functor BUFZ 32, v0x156e97260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea33e0 .functor BUFZ 1, v0x156e985b0_0, C4<0>, C4<0>, C4<0>;
L_0x156ea3470 .functor BUFZ 1, v0x156e978d0_0, C4<0>, C4<0>, C4<0>;
L_0x156ea3530 .functor BUFZ 1, v0x156e97450_0, C4<0>, C4<0>, C4<0>;
L_0x156ea3620 .functor BUFZ 1, v0x156e97720_0, C4<0>, C4<0>, C4<0>;
L_0x156ea36d0 .functor BUFZ 1, v0x156e96de0_0, C4<0>, C4<0>, C4<0>;
L_0x156ea3740 .functor BUFZ 2, v0x156e96bd0_0, C4<00>, C4<00>, C4<00>;
L_0x156ea3800 .functor BUFZ 5, v0x156e97c80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x156ea3890 .functor BUFZ 5, v0x156e97e90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x156ea3960 .functor BUFZ 5, v0x156e97a80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x156ea3a50 .functor BUFZ 10, v0x156e96fd0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x156e96a70_0 .net "ALUOp_i", 1 0, L_0x156ea2e70;  alias, 1 drivers
v0x156e96b40_0 .net "ALUOp_o", 1 0, L_0x156ea3740;  alias, 1 drivers
v0x156e96bd0_0 .var "ALUOp_r", 1 0;
v0x156e96c60_0 .net "ALUSrc_i", 0 0, L_0x156ea2ee0;  alias, 1 drivers
v0x156e96d10_0 .net "ALUSrc_o", 0 0, L_0x156ea36d0;  alias, 1 drivers
v0x156e96de0_0 .var "ALUSrc_r", 0 0;
v0x156e96e70_0 .net "Funct_i", 9 0, L_0x156ea3d70;  1 drivers
v0x156e96f10_0 .net "Funct_o", 9 0, L_0x156ea3a50;  alias, 1 drivers
v0x156e96fd0_0 .var "Funct_r", 9 0;
v0x156e970f0_0 .net "Imm_i", 31 0, v0x156e996b0_0;  alias, 1 drivers
v0x156e971a0_0 .net "Imm_o", 31 0, L_0x156ea3330;  alias, 1 drivers
v0x156e97260_0 .var "Imm_r", 31 0;
v0x156e972f0_0 .net "MemRead_i", 0 0, L_0x156ea2fc0;  alias, 1 drivers
v0x156e97380_0 .net "MemRead_o", 0 0, L_0x156ea3530;  alias, 1 drivers
v0x156e97450_0 .var "MemRead_r", 0 0;
v0x156e974e0_0 .net "MemWrite_i", 0 0, L_0x156ea3030;  alias, 1 drivers
v0x156e97570_0 .net "MemWrite_o", 0 0, L_0x156ea3620;  alias, 1 drivers
v0x156e97720_0 .var "MemWrite_r", 0 0;
v0x156e977b0_0 .net "MemtoReg_i", 0 0, L_0x156ea2f50;  alias, 1 drivers
v0x156e97840_0 .net "MemtoReg_o", 0 0, L_0x156ea3470;  alias, 1 drivers
v0x156e978d0_0 .var "MemtoReg_r", 0 0;
v0x156e97960_0 .net "PRD_i", 4 0, L_0x156ea1e70;  alias, 1 drivers
v0x156e979f0_0 .net "PRD_o", 4 0, L_0x156ea3960;  alias, 1 drivers
v0x156e97a80_0 .var "PRD_r", 4 0;
v0x156e97b30_0 .net "PRS1_i", 4 0, L_0x156ea1bb0;  alias, 1 drivers
v0x156e97bd0_0 .net "PRS1_o", 4 0, L_0x156ea3800;  alias, 1 drivers
v0x156e97c80_0 .var "PRS1_r", 4 0;
v0x156e97d20_0 .net "PRS2_i", 4 0, L_0x156ea1cd0;  alias, 1 drivers
v0x156e97de0_0 .net "PRS2_o", 4 0, L_0x156ea3890;  alias, 1 drivers
v0x156e97e90_0 .var "PRS2_r", 4 0;
v0x156e97f30_0 .net "RS1data_i", 31 0, L_0x156ea27c0;  alias, 1 drivers
v0x156e97ff0_0 .net "RS1data_o", 31 0, L_0x156ea3230;  alias, 1 drivers
v0x156e98090_0 .var "RS1data_r", 31 0;
v0x156e97620_0 .net "RS2data_i", 31 0, L_0x156ea2ca0;  alias, 1 drivers
v0x156e98320_0 .net "RS2data_o", 31 0, L_0x156ea32a0;  alias, 1 drivers
v0x156e983b0_0 .var "RS2data_r", 31 0;
v0x156e98450_0 .net "RegWrite_i", 0 0, L_0x156ea2e00;  alias, 1 drivers
v0x156e98500_0 .net "RegWrite_o", 0 0, L_0x156ea33e0;  alias, 1 drivers
v0x156e985b0_0 .var "RegWrite_r", 0 0;
v0x156e98640_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
S_0x156e98990 .scope module, "IFID" "IFID" 3 45, 16 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "Inst_i";
    .port_info 2 /OUTPUT 32 "Inst_o";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
    .port_info 5 /INPUT 1 "Stall_i";
    .port_info 6 /INPUT 1 "Flush_i";
v0x156e98c40_0 .net "Flush_i", 0 0, L_0x156ea51a0;  alias, 1 drivers
v0x156e96700_0 .var "Inst_R", 31 0;
v0x156e98cf0_0 .net "Inst_i", 31 0, L_0x156ea22a0;  alias, 1 drivers
v0x156e98d80_0 .net "Inst_o", 31 0, v0x156e96700_0;  alias, 1 drivers
v0x156e98e10_0 .net "Stall_i", 0 0, L_0x156ea5a10;  alias, 1 drivers
v0x156e98ee0_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
v0x156e98f70_0 .net "pc_i", 31 0, v0x156e9c4b0_0;  alias, 1 drivers
v0x156e99020_0 .net "pc_o", 31 0, v0x156e990d0_0;  alias, 1 drivers
v0x156e990d0_0 .var "pc_r", 31 0;
S_0x156e99260 .scope module, "ImmGen" "Sign_Extend" 3 220, 17 1 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x156e994c0_0 .var "Imm12", 11 0;
v0x156e99580_0 .net *"_ivl_3", 2 0, L_0x156ea57c0;  1 drivers
v0x156e99620_0 .net *"_ivl_5", 6 0, L_0x156ea5860;  1 drivers
v0x156e996b0_0 .var "data", 31 0;
v0x156e99760_0 .net "data_i", 31 0, v0x156e96700_0;  alias, 1 drivers
v0x156e99840_0 .net "data_o", 31 0, v0x156e996b0_0;  alias, 1 drivers
v0x156e998f0_0 .net "funct", 9 0, L_0x156ea5900;  1 drivers
E_0x156e99460 .event edge, v0x156e998f0_0, v0x156e98d80_0, v0x156e994c0_0;
L_0x156ea57c0 .part v0x156e96700_0, 12, 3;
L_0x156ea5860 .part v0x156e96700_0, 0, 7;
L_0x156ea5900 .concat [ 7 3 0 0], L_0x156ea5860, L_0x156ea57c0;
S_0x156e999c0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 18 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x156ea22a0 .functor BUFZ 32, L_0x156ea2080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e99bb0_0 .net *"_ivl_0", 31 0, L_0x156ea2080;  1 drivers
v0x156e99c70_0 .net *"_ivl_2", 31 0, L_0x156ea21c0;  1 drivers
v0x156e99d20_0 .net *"_ivl_4", 29 0, L_0x156ea2120;  1 drivers
L_0x158050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156e99de0_0 .net *"_ivl_6", 1 0, L_0x158050058;  1 drivers
v0x156e99e90_0 .net "addr_i", 31 0, v0x156e9c4b0_0;  alias, 1 drivers
v0x156e99fb0_0 .net "instr_o", 31 0, L_0x156ea22a0;  alias, 1 drivers
v0x156e9a040 .array "memory", 255 0, 31 0;
L_0x156ea2080 .array/port v0x156e9a040, L_0x156ea21c0;
L_0x156ea2120 .part v0x156e9c4b0_0, 2, 30;
L_0x156ea21c0 .concat [ 30 2 0 0], L_0x156ea2120, L_0x158050058;
S_0x156e9a0f0 .scope module, "MEMWB" "MEMWB" 3 170, 19 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 32 "ALUResult_i";
    .port_info 5 /OUTPUT 32 "ALUResult_o";
    .port_info 6 /INPUT 32 "ReadData_i";
    .port_info 7 /OUTPUT 32 "ReadData_o";
    .port_info 8 /INPUT 5 "PRD_i";
    .port_info 9 /OUTPUT 5 "PRD_o";
    .port_info 10 /INPUT 1 "clk_i";
L_0x156ea4b60 .functor BUFZ 1, v0x156e9a880_0, C4<0>, C4<0>, C4<0>;
L_0x156ea4bd0 .functor BUFZ 32, v0x156e9a690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x156ea4c60 .functor BUFZ 32, v0x156e9acc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e9a520_0 .net "ALUResult_i", 31 0, v0x156e93ab0_0;  alias, 1 drivers
v0x156e9a600_0 .net "ALUResult_o", 31 0, L_0x156ea4bd0;  alias, 1 drivers
v0x156e9a690_0 .var "ALUResult_r", 31 0;
v0x156e9a720_0 .net "MemtoReg_i", 0 0, L_0x156ea4280;  alias, 1 drivers
v0x156e9a7b0_0 .net "MemtoReg_o", 0 0, L_0x156ea4b60;  alias, 1 drivers
v0x156e9a880_0 .var "MemtoReg_r", 0 0;
v0x156e9a910_0 .net "PRD_i", 4 0, L_0x156ea4540;  alias, 1 drivers
v0x156e9a9e0_0 .net "PRD_o", 4 0, v0x156e9aa70_0;  alias, 1 drivers
v0x156e9aa70_0 .var "PRD_r", 4 0;
v0x156e9ab80_0 .net "ReadData_i", 31 0, L_0x156ea4990;  alias, 1 drivers
v0x156e9ac30_0 .net "ReadData_o", 31 0, L_0x156ea4c60;  alias, 1 drivers
v0x156e9acc0_0 .var "ReadData_r", 31 0;
v0x156e9ad50_0 .net "RegWrite_i", 0 0, L_0x156ea4170;  alias, 1 drivers
v0x156e9ae20_0 .net "RegWrite_o", 0 0, v0x156e9aeb0_0;  alias, 1 drivers
v0x156e9aeb0_0 .var "RegWrite_r", 0 0;
v0x156e9af40_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
S_0x156e9b150 .scope module, "MUX2A" "MUX2" 3 108, 20 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x156ea3e10 .functor BUFZ 32, v0x156e9b4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e9b3e0_0 .net "ALUParameter_o", 31 0, L_0x156ea3e10;  alias, 1 drivers
v0x156e9b4b0_0 .var "ALUParameter_r", 31 0;
v0x156e9b540_0 .net "ALUResult_i", 31 0, v0x156e93ab0_0;  alias, 1 drivers
v0x156e9b5d0_0 .net "Forward_i", 1 0, L_0x156ea4e20;  alias, 1 drivers
v0x156e9b660_0 .net "RSdata_i", 31 0, L_0x156ea3230;  alias, 1 drivers
v0x156e9b730_0 .net "WriteData_i", 31 0, v0x156e9e450_0;  alias, 1 drivers
E_0x156e9b390 .event edge, v0x156e952f0_0, v0x156e97ff0_0, v0x156e9b730_0, v0x156e93120_0;
S_0x156e9b850 .scope module, "MUX2B" "MUX2" 3 116, 20 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x156ea3e80 .functor BUFZ 32, v0x156e9bbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e9baf0_0 .net "ALUParameter_o", 31 0, L_0x156ea3e80;  alias, 1 drivers
v0x156e9bbe0_0 .var "ALUParameter_r", 31 0;
v0x156e9bc80_0 .net "ALUResult_i", 31 0, v0x156e93ab0_0;  alias, 1 drivers
v0x156e9bdb0_0 .net "Forward_i", 1 0, L_0x156ea4eb0;  alias, 1 drivers
v0x156e9be60_0 .net "RSdata_i", 31 0, L_0x156ea32a0;  alias, 1 drivers
v0x156e9bef0_0 .net "WriteData_i", 31 0, v0x156e9e450_0;  alias, 1 drivers
E_0x156e9ba90 .event edge, v0x156e95450_0, v0x156e98320_0, v0x156e9b730_0, v0x156e93120_0;
S_0x156e9c010 .scope module, "PC" "PC" 3 21, 21 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x156e9c2b0_0 .net "PCWrite_i", 0 0, L_0x156ea59a0;  alias, 1 drivers
v0x156e9c370_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
v0x156e9c400_0 .net "pc_i", 31 0, L_0x156ea1f10;  alias, 1 drivers
v0x156e9c4b0_0 .var "pc_o", 31 0;
v0x156e9c550_0 .net "rst_i", 0 0, v0x156ea0100_0;  alias, 1 drivers
v0x156e9c630_0 .net "start_i", 0 0, v0x156ea1850_0;  alias, 1 drivers
E_0x156e9c260 .event posedge, v0x156e9c550_0, v0x156e931d0_0;
S_0x156e9c760 .scope module, "PCMUX" "MUX1" 3 29, 12 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x156ea1f10 .functor BUFZ 32, v0x156e9ccb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x156e9c9b0_0 .net "ctrl_i", 0 0, L_0x156ea51a0;  alias, 1 drivers
v0x156e9ca90_0 .net "data0_i", 31 0, L_0x156ea1f80;  alias, 1 drivers
v0x156e9cb30_0 .net "data1_i", 31 0, L_0x156ea5390;  alias, 1 drivers
v0x156e9cc00_0 .net "data_o", 31 0, L_0x156ea1f10;  alias, 1 drivers
v0x156e9ccb0_0 .var "data_r", 31 0;
E_0x156e986d0 .event edge, v0x156e909f0_0, v0x156e91320_0, v0x156e90e70_0;
S_0x156e9cdc0 .scope module, "Registers" "Registers" 3 55, 22 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x156ea2550 .functor AND 1, L_0x156ea2430, v0x156e9aeb0_0, C4<1>, C4<1>;
L_0x156ea29f0 .functor AND 1, L_0x156ea2920, v0x156e9aeb0_0, C4<1>, C4<1>;
v0x156e9d080_0 .net "RDaddr_i", 4 0, v0x156e9aa70_0;  alias, 1 drivers
v0x156e9d170_0 .net "RDdata_i", 31 0, v0x156e9e450_0;  alias, 1 drivers
v0x156e9d240_0 .net "RS1addr_i", 4 0, L_0x156ea1bb0;  alias, 1 drivers
v0x156e9d310_0 .net "RS1data_o", 31 0, L_0x156ea27c0;  alias, 1 drivers
v0x156e9d3e0_0 .net "RS2addr_i", 4 0, L_0x156ea1cd0;  alias, 1 drivers
v0x156e9d4f0_0 .net "RS2data_o", 31 0, L_0x156ea2ca0;  alias, 1 drivers
v0x156e9d5c0_0 .net "RegWrite_i", 0 0, v0x156e9aeb0_0;  alias, 1 drivers
v0x156e9d690_0 .net *"_ivl_0", 0 0, L_0x156ea2430;  1 drivers
v0x156e9d720_0 .net *"_ivl_12", 0 0, L_0x156ea2920;  1 drivers
v0x156e9d830_0 .net *"_ivl_15", 0 0, L_0x156ea29f0;  1 drivers
v0x156e9d8c0_0 .net *"_ivl_16", 31 0, L_0x156ea2aa0;  1 drivers
v0x156e9d950_0 .net *"_ivl_18", 6 0, L_0x156ea2b40;  1 drivers
L_0x1580500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156e9d9e0_0 .net *"_ivl_21", 1 0, L_0x1580500e8;  1 drivers
v0x156e9da70_0 .net *"_ivl_3", 0 0, L_0x156ea2550;  1 drivers
v0x156e9db00_0 .net *"_ivl_4", 31 0, L_0x156ea2640;  1 drivers
v0x156e9db90_0 .net *"_ivl_6", 6 0, L_0x156ea26e0;  1 drivers
L_0x1580500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x156e9dc40_0 .net *"_ivl_9", 1 0, L_0x1580500a0;  1 drivers
v0x156e9ddd0_0 .net "clk_i", 0 0, v0x156ea0070_0;  alias, 1 drivers
v0x156e9de60 .array/s "register", 31 0, 31 0;
L_0x156ea2430 .cmp/eq 5, L_0x156ea1bb0, v0x156e9aa70_0;
L_0x156ea2640 .array/port v0x156e9de60, L_0x156ea26e0;
L_0x156ea26e0 .concat [ 5 2 0 0], L_0x156ea1bb0, L_0x1580500a0;
L_0x156ea27c0 .functor MUXZ 32, L_0x156ea2640, v0x156e9e450_0, L_0x156ea2550, C4<>;
L_0x156ea2920 .cmp/eq 5, L_0x156ea1cd0, v0x156e9aa70_0;
L_0x156ea2aa0 .array/port v0x156e9de60, L_0x156ea2b40;
L_0x156ea2b40 .concat [ 5 2 0 0], L_0x156ea1cd0, L_0x1580500e8;
L_0x156ea2ca0 .functor MUXZ 32, L_0x156ea2aa0, v0x156e9e450_0, L_0x156ea29f0, C4<>;
S_0x156e9dfa0 .scope module, "WBMUX" "MUX1" 3 184, 12 2 0, S_0x156e6bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x156e9e1c0_0 .net "ctrl_i", 0 0, L_0x156ea4b60;  alias, 1 drivers
v0x156e9e280_0 .net "data0_i", 31 0, L_0x156ea4bd0;  alias, 1 drivers
v0x156e9e310_0 .net "data1_i", 31 0, L_0x156ea4c60;  alias, 1 drivers
v0x156e9e3c0_0 .net "data_o", 31 0, v0x156e9e450_0;  alias, 1 drivers
v0x156e9e450_0 .var "data_r", 31 0;
E_0x156e9e170 .event edge, v0x156e9a7b0_0, v0x156e9ac30_0, v0x156e9a600_0;
    .scope S_0x156e9c010;
T_0 ;
    %wait E_0x156e9c260;
    %load/vec4 v0x156e9c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156e9c4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x156e9c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x156e9c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x156e9c400_0;
    %assign/vec4 v0x156e9c4b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x156e9c4b0_0;
    %assign/vec4 v0x156e9c4b0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x156e9c760;
T_1 ;
    %wait E_0x156e986d0;
    %load/vec4 v0x156e9c9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x156e9cb30_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x156e9ca90_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x156e9ccb0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x156e98990;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e96700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e990d0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x156e98990;
T_3 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e98c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156e96700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x156e990d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x156e98e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x156e98cf0_0;
    %assign/vec4 v0x156e96700_0, 0;
    %load/vec4 v0x156e98f70_0;
    %assign/vec4 v0x156e990d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x156e9cdc0;
T_4 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e9d5c0_0;
    %load/vec4 v0x156e9d080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x156e9d170_0;
    %load/vec4 v0x156e9d080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156e9de60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x156e91ad0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x156e91ad0;
T_6 ;
    %wait E_0x156e91dd0;
    %load/vec4 v0x156e92660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x156e92700_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x156e91e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e91f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e927b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e92360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e920c0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x156e96540;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e98090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e983b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e97260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e985b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e978d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e97450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e97720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e96de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e96bd0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x156e97c80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x156e97e90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x156e97a80_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x156e96fd0_0, 0, 10;
    %end;
    .thread T_7;
    .scope S_0x156e96540;
T_8 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e97f30_0;
    %assign/vec4 v0x156e98090_0, 0;
    %load/vec4 v0x156e97620_0;
    %assign/vec4 v0x156e983b0_0, 0;
    %load/vec4 v0x156e970f0_0;
    %assign/vec4 v0x156e97260_0, 0;
    %load/vec4 v0x156e98450_0;
    %assign/vec4 v0x156e985b0_0, 0;
    %load/vec4 v0x156e977b0_0;
    %assign/vec4 v0x156e978d0_0, 0;
    %load/vec4 v0x156e972f0_0;
    %assign/vec4 v0x156e97450_0, 0;
    %load/vec4 v0x156e974e0_0;
    %assign/vec4 v0x156e97720_0, 0;
    %load/vec4 v0x156e96c60_0;
    %assign/vec4 v0x156e96de0_0, 0;
    %load/vec4 v0x156e96a70_0;
    %assign/vec4 v0x156e96bd0_0, 0;
    %load/vec4 v0x156e97b30_0;
    %assign/vec4 v0x156e97c80_0, 0;
    %load/vec4 v0x156e97d20_0;
    %assign/vec4 v0x156e97e90_0, 0;
    %load/vec4 v0x156e97960_0;
    %assign/vec4 v0x156e97a80_0, 0;
    %load/vec4 v0x156e96e70_0;
    %assign/vec4 v0x156e96fd0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x156e9b150;
T_9 ;
    %wait E_0x156e9b390;
    %load/vec4 v0x156e9b5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x156e9b660_0;
    %store/vec4 v0x156e9b4b0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x156e9b730_0;
    %store/vec4 v0x156e9b4b0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x156e9b540_0;
    %store/vec4 v0x156e9b4b0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x156e9b850;
T_10 ;
    %wait E_0x156e9ba90;
    %load/vec4 v0x156e9bdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x156e9be60_0;
    %store/vec4 v0x156e9bbe0_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x156e9bef0_0;
    %store/vec4 v0x156e9bbe0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x156e9bc80_0;
    %store/vec4 v0x156e9bbe0_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x156e949a0;
T_11 ;
    %wait E_0x156e94be0;
    %load/vec4 v0x156e94c40_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x156e94d90_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x156e94cf0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x156e94eb0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x156e900f0;
T_12 ;
    %wait E_0x156e90310;
    %load/vec4 v0x156e904d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x156e90580_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x156e90580_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x156e90350_0, 0, 3;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x156e66a50;
T_13 ;
    %wait E_0x156e60460;
    %load/vec4 v0x156e8b260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %and;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %xor;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %add;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %sub;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %mul;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x156e8fe60_0;
    %load/vec4 v0x156e8ff50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x156e8fdb0_0, 0, 32;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x156e93560;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e94290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e940b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e93ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e93e70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e93ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e94570_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x156e94720_0, 0, 5;
    %end;
    .thread T_14;
    .scope S_0x156e93560;
T_15 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e94150_0;
    %assign/vec4 v0x156e94290_0, 0;
    %load/vec4 v0x156e93f80_0;
    %assign/vec4 v0x156e940b0_0, 0;
    %load/vec4 v0x156e93b40_0;
    %assign/vec4 v0x156e93ca0_0, 0;
    %load/vec4 v0x156e93d30_0;
    %assign/vec4 v0x156e93e70_0, 0;
    %load/vec4 v0x156e93990_0;
    %assign/vec4 v0x156e93ab0_0, 0;
    %load/vec4 v0x156e94330_0;
    %assign/vec4 v0x156e94570_0, 0;
    %load/vec4 v0x156e94600_0;
    %assign/vec4 v0x156e94720_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x156e929d0;
T_16 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e92cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x156e932e0_0;
    %load/vec4 v0x156e93120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x156e93430, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x156e9a0f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e9aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e9a880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e9a690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156e9acc0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x156e9aa70_0, 0, 5;
    %end;
    .thread T_17;
    .scope S_0x156e9a0f0;
T_18 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156e9a720_0;
    %assign/vec4 v0x156e9a880_0, 0;
    %load/vec4 v0x156e9ad50_0;
    %assign/vec4 v0x156e9aeb0_0, 0;
    %load/vec4 v0x156e9a520_0;
    %assign/vec4 v0x156e9a690_0, 0;
    %load/vec4 v0x156e9ab80_0;
    %assign/vec4 v0x156e9acc0_0, 0;
    %load/vec4 v0x156e9a910_0;
    %assign/vec4 v0x156e9aa70_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x156e9dfa0;
T_19 ;
    %wait E_0x156e9e170;
    %load/vec4 v0x156e9e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x156e9e310_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x156e9e280_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x156e9e450_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x156e94fc0;
T_20 ;
    %wait E_0x156e95280;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e953b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x156e95500_0, 0, 2;
    %load/vec4 v0x156e95690_0;
    %load/vec4 v0x156e955b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e955b0_0;
    %load/vec4 v0x156e95740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x156e953b0_0, 0, 2;
T_20.0 ;
    %load/vec4 v0x156e95690_0;
    %load/vec4 v0x156e955b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e955b0_0;
    %load/vec4 v0x156e957d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x156e95500_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x156e959b0_0;
    %load/vec4 v0x156e95880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e95690_0;
    %load/vec4 v0x156e955b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e955b0_0;
    %load/vec4 v0x156e95740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x156e95880_0;
    %load/vec4 v0x156e95740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x156e953b0_0, 0, 2;
T_20.4 ;
    %load/vec4 v0x156e959b0_0;
    %load/vec4 v0x156e95880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e95690_0;
    %load/vec4 v0x156e955b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x156e955b0_0;
    %load/vec4 v0x156e957d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x156e95880_0;
    %load/vec4 v0x156e957d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x156e95500_0, 0, 2;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x156e99260;
T_21 ;
    %wait E_0x156e99460;
    %load/vec4 v0x156e998f0_0;
    %cmpi/e 259, 0, 10;
    %flag_mov 8, 4;
    %load/vec4 v0x156e998f0_0;
    %cmpi/e 19, 0, 10;
    %flag_or 4, 8;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x156e99760_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x156e994c0_0, 0, 12;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x156e998f0_0;
    %cmpi/e 291, 0, 10;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x156e99760_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x156e99760_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156e994c0_0, 0, 12;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x156e998f0_0;
    %cmpi/e 659, 0, 10;
    %jmp/0xz  T_21.4, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x156e99760_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156e994c0_0, 0, 12;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x156e99760_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x156e99760_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156e99760_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x156e99760_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156e994c0_0, 0, 12;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x156e994c0_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x156e994c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156e996b0_0, 0, 32;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x156e994c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x156e996b0_0, 0, 32;
T_21.7 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x156e95ad0;
T_22 ;
    %wait E_0x156e95d40;
    %load/vec4 v0x156e95da0_0;
    %load/vec4 v0x156e96120_0;
    %load/vec4 v0x156e961c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x156e96120_0;
    %load/vec4 v0x156e96260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e95f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e96430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e96050_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e95f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156e96430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156e96050_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x156e6bdb0;
T_23 ;
    %wait E_0x156e86670;
    %vpi_call 3 18 "$display", "%d %d %d %d", v0x156ea01e0_0, v0x156ea0300_0, v0x156e9e7c0_0, v0x156e9f6a0_0 {0 0 0};
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x156e76060;
T_24 ;
    %delay 25, 0;
    %load/vec4 v0x156ea0070_0;
    %inv;
    %store/vec4 v0x156ea0070_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x156e76060;
T_25 ;
    %vpi_call 2 22 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea18e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea1b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea1970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x156ea1a00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x156ea1a00_0;
    %store/vec4a v0x156e9a040, 4, 0;
    %load/vec4 v0x156ea1a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x156ea1a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x156ea1a00_0;
    %store/vec4a v0x156e93430, 4, 0;
    %load/vec4 v0x156ea1a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e93430, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e93430, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e93430, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e93430, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e93430, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x156ea1a00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x156ea1a00_0;
    %store/vec4a v0x156e9de60, 4, 0;
    %load/vec4 v0x156ea1a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea1a00_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x156e9de60, 4, 0;
    %vpi_call 2 63 "$readmemb", "instruction.txt", v0x156e9a040 {0 0 0};
    %vpi_func 2 67 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x156ea1a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156ea0070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156ea0100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156ea1850_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x156ea0100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x156ea1850_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x156e76060;
T_26 ;
    %wait E_0x156e92bd0;
    %load/vec4 v0x156ea18e0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %vpi_call 2 82 "$finish" {0 0 0};
T_26.0 ;
    %load/vec4 v0x156e96310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x156e921a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x156ea1b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea1b20_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x156e9f6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x156ea1970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea1970_0, 0, 32;
T_26.4 ;
    %vpi_call 2 90 "$fdisplay", v0x156ea1a90_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x156ea18e0_0, v0x156ea1850_0, v0x156ea1b20_0, v0x156ea1970_0, v0x156e9c4b0_0 {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x156ea1a90_0, "Registers" {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x156ea1a90_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x156e9de60, 0>, &A<v0x156e9de60, 8>, &A<v0x156e9de60, 16>, &A<v0x156e9de60, 24> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x156ea1a90_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x156e9de60, 1>, &A<v0x156e9de60, 9>, &A<v0x156e9de60, 17>, &A<v0x156e9de60, 25> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x156ea1a90_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x156e9de60, 2>, &A<v0x156e9de60, 10>, &A<v0x156e9de60, 18>, &A<v0x156e9de60, 26> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x156ea1a90_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x156e9de60, 3>, &A<v0x156e9de60, 11>, &A<v0x156e9de60, 19>, &A<v0x156e9de60, 27> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x156ea1a90_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x156e9de60, 4>, &A<v0x156e9de60, 12>, &A<v0x156e9de60, 20>, &A<v0x156e9de60, 28> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x156ea1a90_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x156e9de60, 5>, &A<v0x156e9de60, 13>, &A<v0x156e9de60, 21>, &A<v0x156e9de60, 29> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x156ea1a90_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x156e9de60, 6>, &A<v0x156e9de60, 14>, &A<v0x156e9de60, 22>, &A<v0x156e9de60, 30> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x156ea1a90_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x156e9de60, 7>, &A<v0x156e9de60, 15>, &A<v0x156e9de60, 23>, &A<v0x156e9de60, 31> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x00 = %10d", &A<v0x156e93430, 0> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x04 = %10d", &A<v0x156e93430, 1> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x08 = %10d", &A<v0x156e93430, 2> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x0C = %10d", &A<v0x156e93430, 3> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x10 = %10d", &A<v0x156e93430, 4> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x14 = %10d", &A<v0x156e93430, 5> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x18 = %10d", &A<v0x156e93430, 6> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x156ea1a90_0, "Data Memory: 0x1C = %10d", &A<v0x156e93430, 7> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x156ea1a90_0, "\012" {0 0 0};
    %load/vec4 v0x156ea18e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156ea18e0_0, 0, 32;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./CPU.v";
    "./ALU.v";
    "./ALU_Control.v";
    "./AND.v";
    "./Adder.v";
    "./Comparator.v";
    "./Control.v";
    "./Data_Memory.v";
    "./EXMEM.v";
    "./MUX1.v";
    "./ForwardingUnit.v";
    "./HDU.v";
    "./IDEX.v";
    "./IFID.v";
    "./Sign_Extend.v";
    "./Instruction_Memory.v";
    "./MEMWB.v";
    "./MUX2.v";
    "./PC.v";
    "./Registers.v";
