Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/willi/Documents/13.Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11da9e8750b549a394fe3eb5a97a39b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot LedDriver_tb_behav xil_defaultlib.LedDriver_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'required_frequency50s' [C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.srcs/sources_1/new/LedDriver.vhd:33]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'required_frequency04s' [C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.srcs/sources_1/new/LedDriver.vhd:38]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'required_frequency085s' [C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.srcs/sources_1/new/LedDriver.vhd:43]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'required_frequencywait2clk' [C:/Users/willi/Documents/13.Vivado/Projects/Mini_Project/DS2_Project/DS2_Project.srcs/sources_1/new/LedDriver.vhd:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
