Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Oct  5 05:29:08 2018
| Host         : cy-Lenovo-ideapad-Y700-15ISK running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.016        0.000                      0                 2322        0.038        0.000                      0                 2322        3.000        0.000                       0                  2176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 4.545}        9.091           110.000         
  w_clkfbout_clk_wiz_gen  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.016        0.000                      0                 2322        0.038        0.000                      0                 2322        3.565        0.000                       0                  2172  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 2.122ns (25.506%)  route 6.198ns (74.494%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage6/clk_out
    SLICE_X41Y36         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  gcm_aes_instance/stage6/sel[0]__4/Q
                         net (fo=32, routed)          1.275     0.780    gcm_aes_instance/stage6/sel[0]__4_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124     0.904 r  gcm_aes_instance/stage6/g3_b7__117/O
                         net (fo=1, routed)           0.000     0.904    gcm_aes_instance/stage6/g3_b7__117_n_0
    SLICE_X45Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     1.121 r  gcm_aes_instance/stage6/g0_b0__140_i_13/O
                         net (fo=1, routed)           0.000     1.121    gcm_aes_instance/stage6/g0_b0__140_i_13_n_0
    SLICE_X45Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     1.215 r  gcm_aes_instance/stage6/g0_b0__140_i_7/O
                         net (fo=11, routed)          1.389     2.604    gcm_aes_instance/stage6/in_byte63_in[0]
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.316     2.920 r  gcm_aes_instance/stage6/g0_b0__141_i_8/O
                         net (fo=1, routed)           0.636     3.556    gcm_aes_instance/stage6/g0_b0__141_i_8_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  gcm_aes_instance/stage6/g0_b0__141_i_2/O
                         net (fo=32, routed)          0.967     4.647    gcm_aes_instance/stage6/SBOX14_out[9]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.771 r  gcm_aes_instance/stage6/g1_b7__141/O
                         net (fo=1, routed)           0.000     4.771    gcm_aes_instance/stage6/g1_b7__141_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_65/O
                         net (fo=4, routed)           0.669     5.685    gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_65_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I2_O)        0.298     5.983 r  gcm_aes_instance/stage6/sel__0_i_56/O
                         net (fo=1, routed)           0.733     6.716    gcm_aes_instance/stage6/fn_gf_multiply2353_return[6]
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  gcm_aes_instance/stage6/sel__0_i_15__0/O
                         net (fo=1, routed)           0.529     7.369    gcm_aes_instance/stage7/w_s6_encrypted_cb[33]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 2.385ns (28.429%)  route 6.004ns (71.571%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 7.577 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          0.947     4.515    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.639 r  gcm_aes_instance/stage4/g2_b2__91/O
                         net (fo=1, routed)           0.000     4.639    gcm_aes_instance/stage4/g2_b2__91_n_0
    SLICE_X47Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     4.851 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105/O
                         net (fo=2, routed)           1.131     5.982    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.299     6.281 r  gcm_aes_instance/stage4/sel__10_i_37/O
                         net (fo=2, routed)           0.394     6.675    gcm_aes_instance/stage4/fn_gf_multiply2185_return[4]
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.799 r  gcm_aes_instance/stage4/sel__10_i_5/O
                         net (fo=1, routed)           0.638     7.437    gcm_aes_instance/stage5/w_s4_encrypted_cb[100]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.482     7.577    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
                         clock pessimism              0.564     8.141    
                         clock uncertainty           -0.112     8.029    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.463    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.417ns (29.014%)  route 5.914ns (70.986%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          0.746     4.315    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.439 r  gcm_aes_instance/stage4/g1_b3__91/O
                         net (fo=1, routed)           0.000     4.439    gcm_aes_instance/stage4/g1_b3__91_n_0
    SLICE_X47Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     4.684 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_95/O
                         net (fo=4, routed)           1.099     5.782    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_95_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.298     6.080 r  gcm_aes_instance/stage4/sel__10_i_33/O
                         net (fo=2, routed)           0.583     6.663    gcm_aes_instance/stage4/fn_gf_multiply2185_return[3]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.787 r  gcm_aes_instance/stage4/sel__12_i_12/O
                         net (fo=1, routed)           0.591     7.378    gcm_aes_instance/stage5/w_s4_encrypted_cb[123]
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 2.151ns (25.844%)  route 6.172ns (74.156%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X45Y9          FDRE                                         r  gcm_aes_instance/stage4/sel[2]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[2]__3/Q
                         net (fo=32, routed)          1.059     0.569    gcm_aes_instance/stage4/sel[2]__3_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  gcm_aes_instance/stage4/g1_b3__68/O
                         net (fo=1, routed)           0.000     0.693    gcm_aes_instance/stage4/g1_b3__68_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     0.938 r  gcm_aes_instance/stage4/g0_b0__79_i_58/O
                         net (fo=1, routed)           0.000     0.938    gcm_aes_instance/stage4/g0_b0__79_i_58_n_0
    SLICE_X47Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     1.042 r  gcm_aes_instance/stage4/g0_b0__79_i_22/O
                         net (fo=5, routed)           1.430     2.472    gcm_aes_instance/stage4/in_byte86_in[4]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.316     2.788 r  gcm_aes_instance/stage4/g0_b0__82_i_8/O
                         net (fo=1, routed)           0.292     3.081    gcm_aes_instance/stage4/g0_b0__82_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  gcm_aes_instance/stage4/g0_b0__82_i_4/O
                         net (fo=32, routed)          1.245     4.450    gcm_aes_instance/stage4/SBOX14_out[99]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  gcm_aes_instance/stage4/g0_b7__82/O
                         net (fo=1, routed)           0.000     4.574    gcm_aes_instance/stage4/g0_b7__82_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     4.812 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68/O
                         net (fo=4, routed)           0.000     4.812    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     4.916 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_19/O
                         net (fo=8, routed)           1.148     6.063    gcm_aes_instance/stage4/in_byte112_in[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.316     6.379 r  gcm_aes_instance/stage4/sel__4_i_1/O
                         net (fo=1, routed)           0.997     7.376    gcm_aes_instance/stage5/w_s4_encrypted_cb[48]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.317ns  (logic 2.151ns (25.862%)  route 6.166ns (74.138%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X45Y9          FDRE                                         r  gcm_aes_instance/stage4/sel[2]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[2]__3/Q
                         net (fo=32, routed)          1.059     0.569    gcm_aes_instance/stage4/sel[2]__3_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  gcm_aes_instance/stage4/g1_b3__68/O
                         net (fo=1, routed)           0.000     0.693    gcm_aes_instance/stage4/g1_b3__68_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     0.938 r  gcm_aes_instance/stage4/g0_b0__79_i_58/O
                         net (fo=1, routed)           0.000     0.938    gcm_aes_instance/stage4/g0_b0__79_i_58_n_0
    SLICE_X47Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     1.042 r  gcm_aes_instance/stage4/g0_b0__79_i_22/O
                         net (fo=5, routed)           1.430     2.472    gcm_aes_instance/stage4/in_byte86_in[4]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.316     2.788 r  gcm_aes_instance/stage4/g0_b0__82_i_8/O
                         net (fo=1, routed)           0.292     3.081    gcm_aes_instance/stage4/g0_b0__82_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  gcm_aes_instance/stage4/g0_b0__82_i_4/O
                         net (fo=32, routed)          1.245     4.450    gcm_aes_instance/stage4/SBOX14_out[99]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  gcm_aes_instance/stage4/g0_b7__82/O
                         net (fo=1, routed)           0.000     4.574    gcm_aes_instance/stage4/g0_b7__82_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     4.812 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68/O
                         net (fo=4, routed)           0.000     4.812    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     4.916 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_19/O
                         net (fo=8, routed)           1.382     6.298    gcm_aes_instance/stage4/in_byte112_in[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.316     6.614 r  gcm_aes_instance/stage4/sel__4_i_15/O
                         net (fo=1, routed)           0.757     7.371    gcm_aes_instance/stage5/w_s4_encrypted_cb[62]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 2.385ns (28.671%)  route 5.934ns (71.329%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          0.947     4.515    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.639 r  gcm_aes_instance/stage4/g2_b2__91/O
                         net (fo=1, routed)           0.000     4.639    gcm_aes_instance/stage4/g2_b2__91_n_0
    SLICE_X47Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     4.851 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105/O
                         net (fo=2, routed)           1.131     5.982    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I1_O)        0.299     6.281 r  gcm_aes_instance/stage4/sel__10_i_37/O
                         net (fo=2, routed)           0.387     6.668    gcm_aes_instance/stage4/fn_gf_multiply2185_return[4]
    SLICE_X49Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.792 r  gcm_aes_instance/stage4/sel__12_i_13/O
                         net (fo=1, routed)           0.574     7.366    gcm_aes_instance/stage5/w_s4_encrypted_cb[124]
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 2.160ns (26.032%)  route 6.138ns (73.968%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X45Y9          FDRE                                         r  gcm_aes_instance/stage4/sel[2]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[2]__3/Q
                         net (fo=32, routed)          1.059     0.569    gcm_aes_instance/stage4/sel[2]__3_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  gcm_aes_instance/stage4/g1_b3__68/O
                         net (fo=1, routed)           0.000     0.693    gcm_aes_instance/stage4/g1_b3__68_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     0.938 r  gcm_aes_instance/stage4/g0_b0__79_i_58/O
                         net (fo=1, routed)           0.000     0.938    gcm_aes_instance/stage4/g0_b0__79_i_58_n_0
    SLICE_X47Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     1.042 r  gcm_aes_instance/stage4/g0_b0__79_i_22/O
                         net (fo=5, routed)           1.430     2.472    gcm_aes_instance/stage4/in_byte86_in[4]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.316     2.788 r  gcm_aes_instance/stage4/g0_b0__82_i_8/O
                         net (fo=1, routed)           0.292     3.081    gcm_aes_instance/stage4/g0_b0__82_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  gcm_aes_instance/stage4/g0_b0__82_i_4/O
                         net (fo=32, routed)          1.031     4.236    gcm_aes_instance/stage4/SBOX14_out[99]
    SLICE_X57Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.360 r  gcm_aes_instance/stage4/g1_b4__82/O
                         net (fo=1, routed)           0.000     4.360    gcm_aes_instance/stage4/g1_b4__82_n_0
    SLICE_X57Y20         MUXF7 (Prop_muxf7_I1_O)      0.245     4.605 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_95/O
                         net (fo=2, routed)           0.795     5.400    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_95_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.298     5.698 r  gcm_aes_instance/stage4/sel__2_i_32/O
                         net (fo=1, routed)           0.845     6.542    gcm_aes_instance/stage4/sel__2_i_32_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.666 r  gcm_aes_instance/stage4/sel__2_i_4/O
                         net (fo=1, routed)           0.685     7.351    gcm_aes_instance/stage5/w_s4_encrypted_cb[35]
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 2.082ns (25.126%)  route 6.204ns (74.874%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.564    -0.948    gcm_aes_instance/stage4/clk_out
    SLICE_X40Y9          FDRE                                         r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/Q
                         net (fo=32, routed)          1.411     0.920    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_n_0_[6]
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.044 r  gcm_aes_instance/stage4/g3_b1__63/O
                         net (fo=1, routed)           0.000     1.044    gcm_aes_instance/stage4/g3_b1__63_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.261 r  gcm_aes_instance/stage4/g0_b0__79_i_51/O
                         net (fo=1, routed)           0.000     1.261    gcm_aes_instance/stage4/g0_b0__79_i_51_n_0
    SLICE_X39Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     1.355 r  gcm_aes_instance/stage4/g0_b0__79_i_17/O
                         net (fo=4, routed)           0.717     2.072    gcm_aes_instance/stage4/in_byte85_in[6]
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.316     2.388 r  gcm_aes_instance/stage4/g0_b0__80_i_8/O
                         net (fo=2, routed)           0.640     3.027    gcm_aes_instance/stage4/g0_b0__80_i_8_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.151 r  gcm_aes_instance/stage4/g0_b0__81_i_2/O
                         net (fo=32, routed)          1.070     4.221    gcm_aes_instance/stage4/SBOX14_out[105]
    SLICE_X49Y8          LUT6 (Prop_lut6_I1_O)        0.124     4.345 r  gcm_aes_instance/stage4/g3_b5__81/O
                         net (fo=1, routed)           0.000     4.345    gcm_aes_instance/stage4/g3_b5__81_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217     4.562 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_85/O
                         net (fo=1, routed)           0.000     4.562    gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_85_n_0
    SLICE_X49Y8          MUXF8 (Prop_muxf8_I1_O)      0.094     4.656 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_28/O
                         net (fo=5, routed)           1.694     6.350    gcm_aes_instance/stage4/in_byte102_in[2]
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.316     6.666 r  gcm_aes_instance/stage4/sel__6_i_3/O
                         net (fo=1, routed)           0.673     7.339    gcm_aes_instance/stage5/w_s4_encrypted_cb[66]
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 2.220ns (27.046%)  route 5.988ns (72.954%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.562    -0.950    gcm_aes_instance/stage6/clk_out
    SLICE_X38Y38         FDRE                                         r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.432 r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[6]/Q
                         net (fo=32, routed)          1.319     0.888    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_n_0_[6]
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.012 r  gcm_aes_instance/stage6/g1_b7__111/O
                         net (fo=1, routed)           0.000     1.012    gcm_aes_instance/stage6/g1_b7__111_n_0
    SLICE_X40Y41         MUXF7 (Prop_muxf7_I1_O)      0.245     1.257 r  gcm_aes_instance/stage6/g0_b0__127_i_37/O
                         net (fo=1, routed)           0.000     1.257    gcm_aes_instance/stage6/g0_b0__127_i_37_n_0
    SLICE_X40Y41         MUXF8 (Prop_muxf8_I0_O)      0.104     1.361 r  gcm_aes_instance/stage6/g0_b0__127_i_11/O
                         net (fo=11, routed)          1.418     2.778    gcm_aes_instance/stage6/in_byte85_in[0]
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.316     3.094 r  gcm_aes_instance/stage6/g0_b0__130_i_7/O
                         net (fo=1, routed)           0.416     3.510    gcm_aes_instance/stage6/g0_b0__130_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.634 r  gcm_aes_instance/stage6/g0_b0__130_i_2/O
                         net (fo=32, routed)          0.910     4.544    gcm_aes_instance/stage6/SBOX14_out[97]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.668 r  gcm_aes_instance/stage6/g1_b0__130/O
                         net (fo=1, routed)           0.000     4.668    gcm_aes_instance/stage6/g1_b0__130_n_0
    SLICE_X39Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     4.913 r  gcm_aes_instance/stage6/SBOX_inferred__34/sel__0_i_122/O
                         net (fo=1, routed)           0.000     4.913    gcm_aes_instance/stage6/SBOX_inferred__34/sel__0_i_122_n_0
    SLICE_X39Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     5.017 r  gcm_aes_instance/stage6/SBOX_inferred__34/sel__0_i_48/O
                         net (fo=2, routed)           1.117     6.134    gcm_aes_instance/stage6/in_byte112_in[7]
    SLICE_X45Y52         LUT6 (Prop_lut6_I1_O)        0.316     6.450 r  gcm_aes_instance/stage6/sel__0_i_16__0/O
                         net (fo=1, routed)           0.809     7.259    gcm_aes_instance/stage7/w_s6_encrypted_cb[32]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.319ns (28.013%)  route 5.959ns (71.987%))
  Logic Levels:           9  (LUT2=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 7.577 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.560    -0.952    gcm_aes_instance/stage4/clk_out
    SLICE_X37Y14         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  gcm_aes_instance/stage4/sel[1]__2/Q
                         net (fo=32, routed)          1.352     0.857    gcm_aes_instance/stage4/sel[1]__2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     0.981 r  gcm_aes_instance/stage4/g2_b7__67/O
                         net (fo=1, routed)           0.000     0.981    gcm_aes_instance/stage4/g2_b7__67_n_0
    SLICE_X43Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     1.193 r  gcm_aes_instance/stage4/g0_b0__83_i_41/O
                         net (fo=1, routed)           0.000     1.193    gcm_aes_instance/stage4/g0_b0__83_i_41_n_0
    SLICE_X43Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.287 r  gcm_aes_instance/stage4/g0_b0__83_i_11/O
                         net (fo=11, routed)          1.032     2.319    gcm_aes_instance/stage4/in_byte77_in[0]
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.342     2.661 r  gcm_aes_instance/stage4/g0_b0__86_i_10/O
                         net (fo=1, routed)           0.288     2.948    gcm_aes_instance/stage4/fn_gf_multiply2161_return[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.332     3.280 r  gcm_aes_instance/stage4/g0_b0__86_i_4/O
                         net (fo=32, routed)          0.943     4.223    gcm_aes_instance/stage4/SBOX14_out[67]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.347 r  gcm_aes_instance/stage4/g2_b7__86/O
                         net (fo=1, routed)           0.000     4.347    gcm_aes_instance/stage4/g2_b7__86_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     4.559 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_60/O
                         net (fo=7, routed)           0.817     5.377    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_60_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.299     5.676 r  gcm_aes_instance/stage4/sel__8_i_23/O
                         net (fo=1, routed)           0.766     6.441    gcm_aes_instance/stage4/sel__8_i_23_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.565 r  gcm_aes_instance/stage4/sel__8_i_12/O
                         net (fo=1, routed)           0.762     7.327    gcm_aes_instance/stage5/w_s4_encrypted_cb[91]
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.482     7.577    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKBWRCLK
                         clock pessimism              0.564     8.141    
                         clock uncertainty           -0.112     8.029    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.463    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__10/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 1.965ns (23.744%)  route 6.311ns (76.256%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.555    -0.957    gcm_aes_instance/stage4/clk_out
    SLICE_X47Y19         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  gcm_aes_instance/stage4/sel[0]__10/Q
                         net (fo=32, routed)          1.428     0.927    gcm_aes_instance/stage4/sel[0]__10_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.051 r  gcm_aes_instance/stage4/g3_b5__75/O
                         net (fo=1, routed)           0.000     1.051    gcm_aes_instance/stage4/g3_b5__75_n_0
    SLICE_X52Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     1.265 r  gcm_aes_instance/stage4/g0_b0__92_i_24/O
                         net (fo=1, routed)           0.000     1.265    gcm_aes_instance/stage4/g0_b0__92_i_24_n_0
    SLICE_X52Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     1.353 r  gcm_aes_instance/stage4/g0_b0__92_i_14/O
                         net (fo=5, routed)           1.041     2.394    gcm_aes_instance/stage4/in_byte61_in[2]
    SLICE_X48Y18         LUT6 (Prop_lut6_I0_O)        0.319     2.713 r  gcm_aes_instance/stage4/g0_b0__93_i_6/O
                         net (fo=32, routed)          1.529     4.242    gcm_aes_instance/stage4/SBOX14_out[13]
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     4.366 r  gcm_aes_instance/stage4/g3_b7__93/O
                         net (fo=1, routed)           0.000     4.366    gcm_aes_instance/stage4/g3_b7__93_n_0
    SLICE_X58Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     4.583 r  gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_66/O
                         net (fo=4, routed)           0.653     5.236    gcm_aes_instance/stage4/SBOX_inferred__45/sel__2_i_66_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I4_O)        0.299     5.535 r  gcm_aes_instance/stage4/sel__2_i_49/O
                         net (fo=2, routed)           1.026     6.562    gcm_aes_instance/stage4/fn_gf_multiply2179_return[3]
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.686 r  gcm_aes_instance/stage4/sel__4_i_4/O
                         net (fo=1, routed)           0.634     7.319    gcm_aes_instance/stage5/w_s4_encrypted_cb[51]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 2.160ns (26.158%)  route 6.098ns (73.842%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[0]__3/Q
                         net (fo=32, routed)          1.114     0.623    gcm_aes_instance/stage4/sel[0]__3_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.747 r  gcm_aes_instance/stage4/g1_b7__68/O
                         net (fo=1, routed)           0.000     0.747    gcm_aes_instance/stage4/g1_b7__68_n_0
    SLICE_X43Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     0.992 r  gcm_aes_instance/stage4/g0_b0__79_i_34/O
                         net (fo=1, routed)           0.000     0.992    gcm_aes_instance/stage4/g0_b0__79_i_34_n_0
    SLICE_X43Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     1.096 r  gcm_aes_instance/stage4/g0_b0__79_i_8/O
                         net (fo=11, routed)          1.229     2.325    gcm_aes_instance/stage4/in_byte86_in[0]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.316     2.641 r  gcm_aes_instance/stage4/g0_b0__79_i_12/O
                         net (fo=1, routed)           0.590     3.231    gcm_aes_instance/stage4/g0_b0__79_i_12_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  gcm_aes_instance/stage4/g0_b0__79_i_2/O
                         net (fo=32, routed)          1.051     4.407    gcm_aes_instance/stage4/SBOX14_out[121]
    SLICE_X57Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.531 r  gcm_aes_instance/stage4/g1_b0__79/O
                         net (fo=1, routed)           0.000     4.531    gcm_aes_instance/stage4/g1_b0__79_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     4.776 r  gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_121/O
                         net (fo=2, routed)           0.869     5.645    gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_121_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I0_O)        0.298     5.943 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_45/O
                         net (fo=2, routed)           0.428     6.371    gcm_aes_instance/stage4/fn_gf_multiply2173_return[6]
    SLICE_X58Y14         LUT6 (Prop_lut6_I5_O)        0.124     6.495 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_7/O
                         net (fo=1, routed)           0.816     7.311    gcm_aes_instance/stage5/w_s4_encrypted_cb[6]
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.486     7.581    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.564     8.145    
                         clock uncertainty           -0.112     8.033    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.467    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 2.417ns (29.307%)  route 5.830ns (70.693%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 7.577 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          0.746     4.315    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.439 r  gcm_aes_instance/stage4/g1_b3__91/O
                         net (fo=1, routed)           0.000     4.439    gcm_aes_instance/stage4/g1_b3__91_n_0
    SLICE_X47Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     4.684 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_95/O
                         net (fo=4, routed)           1.099     5.782    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_95_n_0
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.298     6.080 r  gcm_aes_instance/stage4/sel__10_i_33/O
                         net (fo=2, routed)           0.498     6.578    gcm_aes_instance/stage4/fn_gf_multiply2185_return[3]
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.702 r  gcm_aes_instance/stage4/sel__10_i_4/O
                         net (fo=1, routed)           0.593     7.295    gcm_aes_instance/stage5/w_s4_encrypted_cb[99]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.482     7.577    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
                         clock pessimism              0.564     8.141    
                         clock uncertainty           -0.112     8.029    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.463    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 2.077ns (25.210%)  route 6.162ns (74.790%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.564    -0.948    gcm_aes_instance/stage4/clk_out
    SLICE_X40Y9          FDRE                                         r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/Q
                         net (fo=32, routed)          1.411     0.920    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_n_0_[6]
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.044 r  gcm_aes_instance/stage4/g3_b1__63/O
                         net (fo=1, routed)           0.000     1.044    gcm_aes_instance/stage4/g3_b1__63_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.261 r  gcm_aes_instance/stage4/g0_b0__79_i_51/O
                         net (fo=1, routed)           0.000     1.261    gcm_aes_instance/stage4/g0_b0__79_i_51_n_0
    SLICE_X39Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     1.355 r  gcm_aes_instance/stage4/g0_b0__79_i_17/O
                         net (fo=4, routed)           0.717     2.072    gcm_aes_instance/stage4/in_byte85_in[6]
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.316     2.388 r  gcm_aes_instance/stage4/g0_b0__80_i_8/O
                         net (fo=2, routed)           0.640     3.027    gcm_aes_instance/stage4/g0_b0__80_i_8_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.151 r  gcm_aes_instance/stage4/g0_b0__81_i_2/O
                         net (fo=32, routed)          0.899     4.050    gcm_aes_instance/stage4/SBOX14_out[105]
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.174 r  gcm_aes_instance/stage4/g2_b2__81/O
                         net (fo=1, routed)           0.000     4.174    gcm_aes_instance/stage4/g2_b2__81_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I0_O)      0.212     4.386 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_111/O
                         net (fo=2, routed)           0.000     4.386    gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_111_n_0
    SLICE_X51Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     4.480 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_41/O
                         net (fo=4, routed)           1.639     6.119    gcm_aes_instance/stage4/in_byte102_in[5]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.316     6.435 r  gcm_aes_instance/stage4/sel__6_i_6/O
                         net (fo=1, routed)           0.856     7.291    gcm_aes_instance/stage5/w_s4_encrypted_cb[69]
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 2.122ns (25.773%)  route 6.111ns (74.227%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.564    -0.948    gcm_aes_instance/stage4/clk_out
    SLICE_X40Y9          FDRE                                         r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/Q
                         net (fo=32, routed)          1.411     0.920    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_n_0_[6]
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.044 r  gcm_aes_instance/stage4/g3_b1__63/O
                         net (fo=1, routed)           0.000     1.044    gcm_aes_instance/stage4/g3_b1__63_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.261 r  gcm_aes_instance/stage4/g0_b0__79_i_51/O
                         net (fo=1, routed)           0.000     1.261    gcm_aes_instance/stage4/g0_b0__79_i_51_n_0
    SLICE_X39Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     1.355 r  gcm_aes_instance/stage4/g0_b0__79_i_17/O
                         net (fo=4, routed)           0.717     2.072    gcm_aes_instance/stage4/in_byte85_in[6]
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.316     2.388 r  gcm_aes_instance/stage4/g0_b0__80_i_8/O
                         net (fo=2, routed)           0.599     2.987    gcm_aes_instance/stage4/g0_b0__80_i_8_n_0
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.111 r  gcm_aes_instance/stage4/g0_b0__80_i_2/O
                         net (fo=32, routed)          0.877     3.988    gcm_aes_instance/stage4/SBOX14_out[113]
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.112 r  gcm_aes_instance/stage4/g1_b3__80/O
                         net (fo=1, routed)           0.000     4.112    gcm_aes_instance/stage4/g1_b3__80_n_0
    SLICE_X45Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     4.357 r  gcm_aes_instance/stage4/SBOX_inferred__32/sel__10_i_91/O
                         net (fo=2, routed)           0.644     5.001    gcm_aes_instance/stage4/SBOX_inferred__32/sel__10_i_91_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I0_O)        0.298     5.299 r  gcm_aes_instance/stage4/sel__10_i_51/O
                         net (fo=1, routed)           0.946     6.244    gcm_aes_instance/stage4/fn_gf_multiply2186_return[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.368 r  gcm_aes_instance/stage4/sel__10_i_12/O
                         net (fo=1, routed)           0.917     7.286    gcm_aes_instance/stage5/w_s4_encrypted_cb[107]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[1]__5/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 2.066ns (25.386%)  route 6.072ns (74.614%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.560    -0.952    gcm_aes_instance/stage6/clk_out
    SLICE_X38Y36         FDRE                                         r  gcm_aes_instance/stage6/sel[1]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  gcm_aes_instance/stage6/sel[1]__5/Q
                         net (fo=32, routed)          1.375     0.941    gcm_aes_instance/stage6/sel[1]__5_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.065 r  gcm_aes_instance/stage6/g1_b0__118/O
                         net (fo=1, routed)           0.000     1.065    gcm_aes_instance/stage6/g1_b0__118_n_0
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     1.310 r  gcm_aes_instance/stage6/g0_b0__135_i_33/O
                         net (fo=1, routed)           0.000     1.310    gcm_aes_instance/stage6/g0_b0__135_i_33_n_0
    SLICE_X40Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     1.414 r  gcm_aes_instance/stage6/g0_b0__135_i_9/O
                         net (fo=5, routed)           1.034     2.448    gcm_aes_instance/stage6/in_byte73_in[7]
    SLICE_X42Y48         LUT6 (Prop_lut6_I3_O)        0.316     2.764 r  gcm_aes_instance/stage6/g0_b0__136_i_1/O
                         net (fo=32, routed)          1.264     4.028    gcm_aes_instance/stage6/SBOX14_out[48]
    SLICE_X42Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.152 r  gcm_aes_instance/stage6/g3_b0__136/O
                         net (fo=1, routed)           0.000     4.152    gcm_aes_instance/stage6/g3_b0__136_n_0
    SLICE_X42Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     4.366 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115/O
                         net (fo=2, routed)           0.920     5.286    gcm_aes_instance/stage6/SBOX_inferred__40/sel__0_i_115_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.297     5.583 r  gcm_aes_instance/stage6/sel__0_i_44/O
                         net (fo=2, routed)           0.813     6.396    gcm_aes_instance/stage6/fn_gf_multiply2352_return[6]
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.520 r  gcm_aes_instance/stage6/sel__0_i_7__0/O
                         net (fo=1, routed)           0.667     7.187    gcm_aes_instance/stage7/w_s6_encrypted_cb[41]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.483     7.579    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKARDCLK
                         clock pessimism              0.484     8.062    
                         clock uncertainty           -0.112     7.950    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.384    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 2.156ns (26.236%)  route 6.062ns (73.764%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[0]__3/Q
                         net (fo=32, routed)          1.114     0.623    gcm_aes_instance/stage4/sel[0]__3_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.747 r  gcm_aes_instance/stage4/g1_b7__68/O
                         net (fo=1, routed)           0.000     0.747    gcm_aes_instance/stage4/g1_b7__68_n_0
    SLICE_X43Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     0.992 r  gcm_aes_instance/stage4/g0_b0__79_i_34/O
                         net (fo=1, routed)           0.000     0.992    gcm_aes_instance/stage4/g0_b0__79_i_34_n_0
    SLICE_X43Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     1.096 r  gcm_aes_instance/stage4/g0_b0__79_i_8/O
                         net (fo=11, routed)          1.229     2.325    gcm_aes_instance/stage4/in_byte86_in[0]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.316     2.641 r  gcm_aes_instance/stage4/g0_b0__79_i_12/O
                         net (fo=1, routed)           0.590     3.231    gcm_aes_instance/stage4/g0_b0__79_i_12_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  gcm_aes_instance/stage4/g0_b0__79_i_2/O
                         net (fo=32, routed)          1.032     4.387    gcm_aes_instance/stage4/SBOX14_out[121]
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.511 r  gcm_aes_instance/stage4/g0_b2__79/O
                         net (fo=1, routed)           0.000     4.511    gcm_aes_instance/stage4/g0_b2__79_n_0
    SLICE_X54Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     4.752 r  gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_106/O
                         net (fo=2, routed)           0.871     5.623    gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_106_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.298     5.921 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_37/O
                         net (fo=2, routed)           0.412     6.333    gcm_aes_instance/stage4/fn_gf_multiply2173_return[4]
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.457 r  gcm_aes_instance/stage4/sel__0_i_13/O
                         net (fo=1, routed)           0.814     7.271    gcm_aes_instance/stage5/w_s4_encrypted_cb[28]
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.489     7.584    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKBWRCLK
                         clock pessimism              0.564     8.148    
                         clock uncertainty           -0.112     8.036    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.470    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -7.271    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 2.096ns (25.509%)  route 6.121ns (74.491%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.557    -0.955    gcm_aes_instance/stage4/clk_out
    SLICE_X38Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.437 r  gcm_aes_instance/stage4/sel[2]__0/Q
                         net (fo=32, routed)          1.076     0.639    gcm_aes_instance/stage4/sel[2]__0_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     0.763 r  gcm_aes_instance/stage4/g1_b2__65/O
                         net (fo=1, routed)           0.000     0.763    gcm_aes_instance/stage4/g1_b2__65_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.245     1.008 r  gcm_aes_instance/stage4/g0_b0__87_i_48/O
                         net (fo=1, routed)           0.000     1.008    gcm_aes_instance/stage4/g0_b0__87_i_48_n_0
    SLICE_X41Y16         MUXF8 (Prop_muxf8_I0_O)      0.104     1.112 r  gcm_aes_instance/stage4/g0_b0__87_i_16/O
                         net (fo=5, routed)           1.450     2.562    gcm_aes_instance/stage4/in_byte71_in[5]
    SLICE_X53Y22         LUT6 (Prop_lut6_I0_O)        0.316     2.878 r  gcm_aes_instance/stage4/g0_b0__88_i_3/O
                         net (fo=32, routed)          1.442     4.320    gcm_aes_instance/stage4/SBOX14_out[50]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124     4.444 r  gcm_aes_instance/stage4/g1_b1__88/O
                         net (fo=1, routed)           0.000     4.444    gcm_aes_instance/stage4/g1_b1__88_n_0
    SLICE_X57Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.689 r  gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_108/O
                         net (fo=1, routed)           0.000     4.689    gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_108_n_0
    SLICE_X57Y25         MUXF8 (Prop_muxf8_I0_O)      0.104     4.793 r  gcm_aes_instance/stage4/SBOX_inferred__40/sel__2_i_38/O
                         net (fo=5, routed)           1.475     6.268    gcm_aes_instance/stage4/in_byte109_in[6]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.316     6.584 r  gcm_aes_instance/stage4/sel__2_i_6/O
                         net (fo=1, routed)           0.678     7.262    gcm_aes_instance/stage5/w_s4_encrypted_cb[37]
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 2.076ns (25.322%)  route 6.123ns (74.678%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.564    -0.948    gcm_aes_instance/stage4/clk_out
    SLICE_X40Y9          FDRE                                         r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel[6]/Q
                         net (fo=32, routed)          1.411     0.920    gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_n_0_[6]
    SLICE_X39Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.044 r  gcm_aes_instance/stage4/g3_b1__63/O
                         net (fo=1, routed)           0.000     1.044    gcm_aes_instance/stage4/g3_b1__63_n_0
    SLICE_X39Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     1.261 r  gcm_aes_instance/stage4/g0_b0__79_i_51/O
                         net (fo=1, routed)           0.000     1.261    gcm_aes_instance/stage4/g0_b0__79_i_51_n_0
    SLICE_X39Y10         MUXF8 (Prop_muxf8_I1_O)      0.094     1.355 r  gcm_aes_instance/stage4/g0_b0__79_i_17/O
                         net (fo=4, routed)           0.717     2.072    gcm_aes_instance/stage4/in_byte85_in[6]
    SLICE_X46Y12         LUT4 (Prop_lut4_I3_O)        0.316     2.388 r  gcm_aes_instance/stage4/g0_b0__80_i_8/O
                         net (fo=2, routed)           0.640     3.027    gcm_aes_instance/stage4/g0_b0__80_i_8_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.124     3.151 r  gcm_aes_instance/stage4/g0_b0__81_i_2/O
                         net (fo=32, routed)          1.205     4.357    gcm_aes_instance/stage4/SBOX14_out[105]
    SLICE_X52Y9          LUT6 (Prop_lut6_I1_O)        0.124     4.481 r  gcm_aes_instance/stage4/g3_b4__81/O
                         net (fo=1, routed)           0.000     4.481    gcm_aes_instance/stage4/g3_b4__81_n_0
    SLICE_X52Y9          MUXF7 (Prop_muxf7_I1_O)      0.214     4.695 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_93/O
                         net (fo=1, routed)           0.000     4.695    gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_93_n_0
    SLICE_X52Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     4.783 r  gcm_aes_instance/stage4/SBOX_inferred__33/sel__6_i_32/O
                         net (fo=5, routed)           1.525     6.308    gcm_aes_instance/stage4/in_byte102_in[3]
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.319     6.627 r  gcm_aes_instance/stage4/sel__6_i_4/O
                         net (fo=1, routed)           0.624     7.251    gcm_aes_instance/stage5/w_s4_encrypted_cb[67]
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.192ns  (logic 2.151ns (26.257%)  route 6.041ns (73.743%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X45Y9          FDRE                                         r  gcm_aes_instance/stage4/sel[2]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[2]__3/Q
                         net (fo=32, routed)          1.059     0.569    gcm_aes_instance/stage4/sel[2]__3_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  gcm_aes_instance/stage4/g1_b3__68/O
                         net (fo=1, routed)           0.000     0.693    gcm_aes_instance/stage4/g1_b3__68_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     0.938 r  gcm_aes_instance/stage4/g0_b0__79_i_58/O
                         net (fo=1, routed)           0.000     0.938    gcm_aes_instance/stage4/g0_b0__79_i_58_n_0
    SLICE_X47Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     1.042 r  gcm_aes_instance/stage4/g0_b0__79_i_22/O
                         net (fo=5, routed)           1.430     2.472    gcm_aes_instance/stage4/in_byte86_in[4]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.316     2.788 r  gcm_aes_instance/stage4/g0_b0__82_i_8/O
                         net (fo=1, routed)           0.292     3.081    gcm_aes_instance/stage4/g0_b0__82_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  gcm_aes_instance/stage4/g0_b0__82_i_4/O
                         net (fo=32, routed)          1.245     4.450    gcm_aes_instance/stage4/SBOX14_out[99]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  gcm_aes_instance/stage4/g0_b7__82/O
                         net (fo=1, routed)           0.000     4.574    gcm_aes_instance/stage4/g0_b7__82_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     4.812 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68/O
                         net (fo=4, routed)           0.000     4.812    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     4.916 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_19/O
                         net (fo=8, routed)           1.255     6.170    gcm_aes_instance/stage4/in_byte112_in[0]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.316     6.486 r  gcm_aes_instance/stage4/sel__4_i_16/O
                         net (fo=1, routed)           0.759     7.246    gcm_aes_instance/stage5/w_s4_encrypted_cb[63]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__13/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.089ns (25.780%)  route 6.014ns (74.220%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.570    -0.942    gcm_aes_instance/stage6/clk_out
    SLICE_X50Y41         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  gcm_aes_instance/stage6/sel[0]__13/Q
                         net (fo=32, routed)          1.423     1.000    gcm_aes_instance/stage6/sel[0]__13_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/stage6/g0_b2__126/O
                         net (fo=1, routed)           0.000     1.124    gcm_aes_instance/stage6/g0_b2__126_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     1.362 r  gcm_aes_instance/stage6/g0_b0__127_i_43/O
                         net (fo=1, routed)           0.000     1.362    gcm_aes_instance/stage6/g0_b0__127_i_43_n_0
    SLICE_X45Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     1.466 r  gcm_aes_instance/stage6/g0_b0__127_i_15/O
                         net (fo=5, routed)           1.378     2.844    gcm_aes_instance/stage6/in_byte89_in[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.316     3.160 r  gcm_aes_instance/stage6/g0_b0__128_i_3/O
                         net (fo=32, routed)          1.217     4.377    gcm_aes_instance/stage6/SBOX14_out[114]
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.501 r  gcm_aes_instance/stage6/g1_b0__128/O
                         net (fo=1, routed)           0.000     4.501    gcm_aes_instance/stage6/g1_b0__128_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     4.746 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_124/O
                         net (fo=1, routed)           0.000     4.746    gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_124_n_0
    SLICE_X37Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     4.850 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_51/O
                         net (fo=2, routed)           1.360     6.210    gcm_aes_instance/stage6/in_byte94_in[7]
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.316     6.526 r  gcm_aes_instance/stage6/sel__4_i_16__0/O
                         net (fo=1, routed)           0.635     7.162    gcm_aes_instance/stage7/w_s6_encrypted_cb[0]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 2.365ns (28.921%)  route 5.813ns (71.079%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[1]__3/Q
                         net (fo=32, routed)          1.096     0.606    gcm_aes_instance/stage4/sel[1]__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  gcm_aes_instance/stage4/g0_b4__68/O
                         net (fo=1, routed)           0.000     0.730    gcm_aes_instance/stage4/g0_b4__68_n_0
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     0.968 r  gcm_aes_instance/stage4/g0_b0__79_i_64/O
                         net (fo=1, routed)           0.000     0.968    gcm_aes_instance/stage4/g0_b0__79_i_64_n_0
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.072 r  gcm_aes_instance/stage4/g0_b0__79_i_26/O
                         net (fo=5, routed)           1.388     2.459    gcm_aes_instance/stage4/in_byte86_in[3]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.344     2.803 r  gcm_aes_instance/stage4/g0_b0__82_i_9/O
                         net (fo=1, routed)           0.295     3.098    gcm_aes_instance/stage4/g0_b0__82_i_9_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.348     3.446 r  gcm_aes_instance/stage4/g0_b0__82_i_5/O
                         net (fo=32, routed)          1.017     4.463    gcm_aes_instance/stage4/SBOX14_out[100]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.587 r  gcm_aes_instance/stage4/g3_b4__82/O
                         net (fo=2, routed)           0.000     4.587    gcm_aes_instance/stage4/g3_b4__82_n_0
    SLICE_X57Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     4.804 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_127/O
                         net (fo=1, routed)           0.000     4.804    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_127_n_0
    SLICE_X57Y20         MUXF8 (Prop_muxf8_I1_O)      0.094     4.898 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_50/O
                         net (fo=4, routed)           1.181     6.080    gcm_aes_instance/stage4/in_byte112_in[3]
    SLICE_X57Y24         LUT6 (Prop_lut6_I4_O)        0.316     6.396 r  gcm_aes_instance/stage4/sel__4_i_3/O
                         net (fo=1, routed)           0.835     7.231    gcm_aes_instance/stage5/w_s4_encrypted_cb[50]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.405ns (29.418%)  route 5.770ns (70.582%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[1]__3/Q
                         net (fo=32, routed)          1.096     0.606    gcm_aes_instance/stage4/sel[1]__3_n_0
    SLICE_X43Y10         LUT6 (Prop_lut6_I1_O)        0.124     0.730 r  gcm_aes_instance/stage4/g0_b4__68/O
                         net (fo=1, routed)           0.000     0.730    gcm_aes_instance/stage4/g0_b4__68_n_0
    SLICE_X43Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     0.968 r  gcm_aes_instance/stage4/g0_b0__79_i_64/O
                         net (fo=1, routed)           0.000     0.968    gcm_aes_instance/stage4/g0_b0__79_i_64_n_0
    SLICE_X43Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     1.072 r  gcm_aes_instance/stage4/g0_b0__79_i_26/O
                         net (fo=5, routed)           1.388     2.459    gcm_aes_instance/stage4/in_byte86_in[3]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.344     2.803 r  gcm_aes_instance/stage4/g0_b0__82_i_9/O
                         net (fo=1, routed)           0.295     3.098    gcm_aes_instance/stage4/g0_b0__82_i_9_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.348     3.446 r  gcm_aes_instance/stage4/g0_b0__82_i_5/O
                         net (fo=32, routed)          0.870     4.316    gcm_aes_instance/stage4/SBOX14_out[100]
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     4.440 r  gcm_aes_instance/stage4/g1_b0__82/O
                         net (fo=1, routed)           0.000     4.440    gcm_aes_instance/stage4/g1_b0__82_n_0
    SLICE_X57Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     4.685 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_125/O
                         net (fo=2, routed)           0.845     5.531    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_125_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I0_O)        0.298     5.829 r  gcm_aes_instance/stage4/sel__4_i_19/O
                         net (fo=1, routed)           0.699     6.528    gcm_aes_instance/stage4/fn_gf_multiply2180_return[6]
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.652 r  gcm_aes_instance/stage4/sel__4_i_7/O
                         net (fo=1, routed)           0.577     7.229    gcm_aes_instance/stage5/w_s4_encrypted_cb[54]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__13/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 2.040ns (25.220%)  route 6.049ns (74.780%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.570    -0.942    gcm_aes_instance/stage6/clk_out
    SLICE_X50Y41         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  gcm_aes_instance/stage6/sel[0]__13/Q
                         net (fo=32, routed)          1.423     1.000    gcm_aes_instance/stage6/sel[0]__13_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/stage6/g0_b2__126/O
                         net (fo=1, routed)           0.000     1.124    gcm_aes_instance/stage6/g0_b2__126_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     1.362 r  gcm_aes_instance/stage6/g0_b0__127_i_43/O
                         net (fo=1, routed)           0.000     1.362    gcm_aes_instance/stage6/g0_b0__127_i_43_n_0
    SLICE_X45Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     1.466 r  gcm_aes_instance/stage6/g0_b0__127_i_15/O
                         net (fo=5, routed)           1.378     2.844    gcm_aes_instance/stage6/in_byte89_in[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.316     3.160 r  gcm_aes_instance/stage6/g0_b0__128_i_3/O
                         net (fo=32, routed)          1.353     4.513    gcm_aes_instance/stage6/SBOX14_out[114]
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.637 r  gcm_aes_instance/stage6/g2_b5__128/O
                         net (fo=1, routed)           0.000     4.637    gcm_aes_instance/stage6/g2_b5__128_n_0
    SLICE_X38Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     4.846 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_84/O
                         net (fo=1, routed)           0.000     4.846    gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_84_n_0
    SLICE_X38Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     4.934 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_28/O
                         net (fo=2, routed)           1.296     6.230    gcm_aes_instance/stage6/in_byte94_in[2]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.319     6.549 r  gcm_aes_instance/stage6/sel__4_i_11__0/O
                         net (fo=1, routed)           0.598     7.147    gcm_aes_instance/stage7/w_s6_encrypted_cb[5]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 2.122ns (26.232%)  route 5.967ns (73.768%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage6/clk_out
    SLICE_X41Y36         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  gcm_aes_instance/stage6/sel[0]__4/Q
                         net (fo=32, routed)          1.275     0.780    gcm_aes_instance/stage6/sel[0]__4_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124     0.904 r  gcm_aes_instance/stage6/g3_b7__117/O
                         net (fo=1, routed)           0.000     0.904    gcm_aes_instance/stage6/g3_b7__117_n_0
    SLICE_X45Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     1.121 r  gcm_aes_instance/stage6/g0_b0__140_i_13/O
                         net (fo=1, routed)           0.000     1.121    gcm_aes_instance/stage6/g0_b0__140_i_13_n_0
    SLICE_X45Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     1.215 r  gcm_aes_instance/stage6/g0_b0__140_i_7/O
                         net (fo=11, routed)          1.389     2.604    gcm_aes_instance/stage6/in_byte63_in[0]
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.316     2.920 r  gcm_aes_instance/stage6/g0_b0__141_i_8/O
                         net (fo=1, routed)           0.636     3.556    gcm_aes_instance/stage6/g0_b0__141_i_8_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  gcm_aes_instance/stage6/g0_b0__141_i_2/O
                         net (fo=32, routed)          0.745     4.425    gcm_aes_instance/stage6/SBOX14_out[9]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.549 r  gcm_aes_instance/stage6/g1_b3__141/O
                         net (fo=1, routed)           0.000     4.549    gcm_aes_instance/stage6/g1_b3__141_n_0
    SLICE_X43Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     4.794 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_102/O
                         net (fo=2, routed)           0.966     5.760    gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_102_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I0_O)        0.298     6.058 r  gcm_aes_instance/stage6/sel__0_i_52/O
                         net (fo=1, routed)           0.287     6.345    gcm_aes_instance/stage6/fn_gf_multiply2353_return[3]
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.469 r  gcm_aes_instance/stage6/sel__0_i_12__0/O
                         net (fo=1, routed)           0.670     7.139    gcm_aes_instance/stage7/w_s6_encrypted_cb[36]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__13/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 2.082ns (25.779%)  route 5.994ns (74.221%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.570    -0.942    gcm_aes_instance/stage6/clk_out
    SLICE_X50Y41         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  gcm_aes_instance/stage6/sel[0]__13/Q
                         net (fo=32, routed)          1.423     1.000    gcm_aes_instance/stage6/sel[0]__13_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/stage6/g0_b2__126/O
                         net (fo=1, routed)           0.000     1.124    gcm_aes_instance/stage6/g0_b2__126_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     1.362 r  gcm_aes_instance/stage6/g0_b0__127_i_43/O
                         net (fo=1, routed)           0.000     1.362    gcm_aes_instance/stage6/g0_b0__127_i_43_n_0
    SLICE_X45Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     1.466 r  gcm_aes_instance/stage6/g0_b0__127_i_15/O
                         net (fo=5, routed)           1.378     2.844    gcm_aes_instance/stage6/in_byte89_in[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.316     3.160 r  gcm_aes_instance/stage6/g0_b0__128_i_3/O
                         net (fo=32, routed)          1.225     4.385    gcm_aes_instance/stage6/SBOX14_out[114]
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.509 r  gcm_aes_instance/stage6/g0_b1__128/O
                         net (fo=1, routed)           0.000     4.509    gcm_aes_instance/stage6/g0_b1__128_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I0_O)      0.238     4.747 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_118/O
                         net (fo=1, routed)           0.000     4.747    gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_118_n_0
    SLICE_X35Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     4.851 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_47/O
                         net (fo=2, routed)           1.380     6.231    gcm_aes_instance/stage6/in_byte94_in[6]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.316     6.547 r  gcm_aes_instance/stage6/sel__4_i_15__0/O
                         net (fo=1, routed)           0.588     7.135    gcm_aes_instance/stage7/w_s6_encrypted_cb[1]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 2.413ns (29.561%)  route 5.750ns (70.439%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 7.577 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          1.009     4.578    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.702 r  gcm_aes_instance/stage4/g0_b0__91/O
                         net (fo=1, routed)           0.000     4.702    gcm_aes_instance/stage4/g0_b0__91_n_0
    SLICE_X46Y24         MUXF7 (Prop_muxf7_I0_O)      0.241     4.943 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_119/O
                         net (fo=2, routed)           0.671     5.613    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_119_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.298     5.911 r  gcm_aes_instance/stage4/sel__10_i_45/O
                         net (fo=2, routed)           0.496     6.408    gcm_aes_instance/stage4/fn_gf_multiply2185_return[6]
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.532 r  gcm_aes_instance/stage4/sel__10_i_7/O
                         net (fo=1, routed)           0.679     7.210    gcm_aes_instance/stage5/w_s4_encrypted_cb[102]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.482     7.577    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
                         clock pessimism              0.564     8.141    
                         clock uncertainty           -0.112     8.029    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.463    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          7.463    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__13/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.051ns (25.423%)  route 6.017ns (74.577%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.570    -0.942    gcm_aes_instance/stage6/clk_out
    SLICE_X50Y41         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  gcm_aes_instance/stage6/sel[0]__13/Q
                         net (fo=32, routed)          1.423     1.000    gcm_aes_instance/stage6/sel[0]__13_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/stage6/g0_b2__126/O
                         net (fo=1, routed)           0.000     1.124    gcm_aes_instance/stage6/g0_b2__126_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     1.362 r  gcm_aes_instance/stage6/g0_b0__127_i_43/O
                         net (fo=1, routed)           0.000     1.362    gcm_aes_instance/stage6/g0_b0__127_i_43_n_0
    SLICE_X45Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     1.466 r  gcm_aes_instance/stage6/g0_b0__127_i_15/O
                         net (fo=5, routed)           1.378     2.844    gcm_aes_instance/stage6/in_byte89_in[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.316     3.160 r  gcm_aes_instance/stage6/g0_b0__128_i_3/O
                         net (fo=32, routed)          1.239     4.399    gcm_aes_instance/stage6/SBOX14_out[114]
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.523 r  gcm_aes_instance/stage6/g3_b6__128/O
                         net (fo=1, routed)           0.000     4.523    gcm_aes_instance/stage6/g3_b6__128_n_0
    SLICE_X37Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.740 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_76/O
                         net (fo=1, routed)           0.000     4.740    gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_76_n_0
    SLICE_X37Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     4.834 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_24/O
                         net (fo=2, routed)           1.375     6.209    gcm_aes_instance/stage6/in_byte94_in[1]
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.316     6.525 r  gcm_aes_instance/stage6/sel__4_i_10__0/O
                         net (fo=1, routed)           0.601     7.126    gcm_aes_instance/stage7/w_s6_encrypted_cb[6]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[2]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 2.153ns (26.458%)  route 5.985ns (73.542%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X45Y9          FDRE                                         r  gcm_aes_instance/stage4/sel[2]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[2]__3/Q
                         net (fo=32, routed)          1.059     0.569    gcm_aes_instance/stage4/sel[2]__3_n_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I2_O)        0.124     0.693 r  gcm_aes_instance/stage4/g1_b3__68/O
                         net (fo=1, routed)           0.000     0.693    gcm_aes_instance/stage4/g1_b3__68_n_0
    SLICE_X47Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     0.938 r  gcm_aes_instance/stage4/g0_b0__79_i_58/O
                         net (fo=1, routed)           0.000     0.938    gcm_aes_instance/stage4/g0_b0__79_i_58_n_0
    SLICE_X47Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     1.042 r  gcm_aes_instance/stage4/g0_b0__79_i_22/O
                         net (fo=5, routed)           1.430     2.472    gcm_aes_instance/stage4/in_byte86_in[4]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.316     2.788 r  gcm_aes_instance/stage4/g0_b0__82_i_8/O
                         net (fo=1, routed)           0.292     3.081    gcm_aes_instance/stage4/g0_b0__82_i_8_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I0_O)        0.124     3.205 r  gcm_aes_instance/stage4/g0_b0__82_i_4/O
                         net (fo=32, routed)          1.245     4.450    gcm_aes_instance/stage4/SBOX14_out[99]
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.124     4.574 r  gcm_aes_instance/stage4/g0_b7__82/O
                         net (fo=1, routed)           0.000     4.574    gcm_aes_instance/stage4/g0_b7__82_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     4.812 r  gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68/O
                         net (fo=4, routed)           1.132     5.943    gcm_aes_instance/stage4/SBOX_inferred__34/sel__2_i_68_n_0
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.298     6.241 r  gcm_aes_instance/stage4/sel__4_i_18/O
                         net (fo=1, routed)           0.280     6.521    gcm_aes_instance/stage4/fn_gf_multiply2180_return[4]
    SLICE_X58Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.645 r  gcm_aes_instance/stage4/sel__4_i_5/O
                         net (fo=1, routed)           0.546     7.191    gcm_aes_instance/stage5/w_s4_encrypted_cb[52]
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__4/CLKARDCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 2.372ns (29.146%)  route 5.766ns (70.854%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          0.947     4.515    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     4.639 r  gcm_aes_instance/stage4/g2_b2__91/O
                         net (fo=1, routed)           0.000     4.639    gcm_aes_instance/stage4/g2_b2__91_n_0
    SLICE_X47Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     4.851 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105/O
                         net (fo=2, routed)           0.000     4.851    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_105_n_0
    SLICE_X47Y22         MUXF8 (Prop_muxf8_I1_O)      0.094     4.945 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_54/O
                         net (fo=3, routed)           1.122     6.067    gcm_aes_instance/stage4/in_byte93_in[5]
    SLICE_X47Y27         LUT6 (Prop_lut6_I1_O)        0.316     6.383 r  gcm_aes_instance/stage4/sel__10_i_14/O
                         net (fo=1, routed)           0.802     7.186    gcm_aes_instance/stage5/w_s4_encrypted_cb[109]
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y10         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__10/CLKBWRCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__10
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[1]__6/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 2.307ns (28.643%)  route 5.747ns (71.357%))
  Logic Levels:           9  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage6/clk_out
    SLICE_X36Y43         FDRE                                         r  gcm_aes_instance/stage6/sel[1]__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage6/sel[1]__6/Q
                         net (fo=32, routed)          1.231     0.741    gcm_aes_instance/stage6/sel[1]__6_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.865 r  gcm_aes_instance/stage6/g2_b3__119/O
                         net (fo=1, routed)           0.000     0.865    gcm_aes_instance/stage6/g2_b3__119_n_0
    SLICE_X34Y44         MUXF7 (Prop_muxf7_I0_O)      0.209     1.074 r  gcm_aes_instance/stage6/g0_b0__138_i_9/O
                         net (fo=1, routed)           0.000     1.074    gcm_aes_instance/stage6/g0_b0__138_i_9_n_0
    SLICE_X34Y44         MUXF8 (Prop_muxf8_I1_O)      0.088     1.162 r  gcm_aes_instance/stage6/g0_b0__138_i_7/O
                         net (fo=3, routed)           0.992     2.154    gcm_aes_instance/stage6/in_byte69_in[4]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.345     2.499 r  gcm_aes_instance/stage6/g0_b0__135_i_24/O
                         net (fo=2, routed)           0.602     3.101    gcm_aes_instance/stage6/g0_b0__135_i_24_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I5_O)        0.326     3.427 r  gcm_aes_instance/stage6/g0_b0__138_i_5/O
                         net (fo=32, routed)          1.101     4.529    gcm_aes_instance/stage6/SBOX14_out[36]
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124     4.653 r  gcm_aes_instance/stage6/g2_b3__138/O
                         net (fo=2, routed)           0.000     4.653    gcm_aes_instance/stage6/g2_b3__138_n_0
    SLICE_X51Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 r  gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_96/O
                         net (fo=2, routed)           0.815     5.679    gcm_aes_instance/stage6/SBOX_inferred__42/sel__4_i_96_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.299     5.978 r  gcm_aes_instance/stage6/sel__4_i_52/O
                         net (fo=1, routed)           0.573     6.551    gcm_aes_instance/stage6/sel__4_i_52_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.675 r  gcm_aes_instance/stage6/sel__4_i_12__0/O
                         net (fo=1, routed)           0.432     7.108    gcm_aes_instance/stage7/w_s6_encrypted_cb[4]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.601ns (29.676%)  route 6.164ns (70.324%))
  Logic Levels:           11  (LUT5=4 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.615 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.562    -0.950    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X57Y32         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/Q
                         net (fo=35, routed)          1.494     1.000    gcm_aes_instance/keyexpan3/i_key_schedule[344]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/keyexpan3/g2_b2__51/O
                         net (fo=2, routed)           0.000     1.124    gcm_aes_instance/keyexpan3/g2_b2__51_n_0
    SLICE_X55Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     1.336 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[829]_i_2/O
                         net (fo=4, routed)           0.000     1.336    gcm_aes_instance/keyexpan3/r_key_schedule_reg[829]_i_2_n_0
    SLICE_X55Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     1.430 r  gcm_aes_instance/keyexpan3/g0_b0__56_i_9/O
                         net (fo=3, routed)           0.684     2.114    gcm_aes_instance/keyexpan3/g0_b0__56_i_9_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I2_O)        0.316     2.430 r  gcm_aes_instance/keyexpan3/g0_b0__56_i_3/O
                         net (fo=33, routed)          1.271     3.701    gcm_aes_instance/keyexpan3/i_key_schedule[194]
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.825 r  gcm_aes_instance/keyexpan3/g1_b4__56/O
                         net (fo=1, routed)           0.000     3.825    gcm_aes_instance/keyexpan3/g1_b4__56_n_0
    SLICE_X62Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     4.042 r  gcm_aes_instance/keyexpan3/sbox_inferred__4/r_key_schedule_reg[915]_i_2/O
                         net (fo=1, routed)           0.555     4.597    gcm_aes_instance/keyexpan3/sbox_inferred__4/r_key_schedule_reg[915]_i_2_n_0
    SLICE_X61Y40         LUT5 (Prop_lut5_I2_O)        0.299     4.896 r  gcm_aes_instance/keyexpan3/r_key_schedule[915]_i_1/O
                         net (fo=5, routed)           0.590     5.486    gcm_aes_instance/keyexpan3/i_key_schedule[172]
    SLICE_X59Y43         LUT5 (Prop_lut5_I1_O)        0.124     5.610 r  gcm_aes_instance/keyexpan3/g0_b0__61_i_5/O
                         net (fo=33, routed)          1.133     6.744    gcm_aes_instance/keyexpan3/i_key_schedule[76]
    SLICE_X61Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.868 r  gcm_aes_instance/keyexpan3/g2_b2__61/O
                         net (fo=2, routed)           0.000     6.868    gcm_aes_instance/keyexpan3/g2_b2__61_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     7.080 r  gcm_aes_instance/keyexpan3/sbox_inferred__9/r_key_schedule_reg[1069]_i_2/O
                         net (fo=1, routed)           0.436     7.516    gcm_aes_instance/keyexpan3/sbox_inferred__9/r_key_schedule_reg[1069]_i_2_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I2_O)        0.299     7.815 r  gcm_aes_instance/keyexpan3/r_key_schedule[1069]_i_1/O
                         net (fo=1, routed)           0.000     7.815    gcm_aes_instance/keyexpan4/D[18]
    SLICE_X61Y47         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.519     7.615    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X61Y47         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]/C
                         clock pessimism              0.564     8.178    
                         clock uncertainty           -0.112     8.067    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)        0.032     8.099    gcm_aes_instance/keyexpan4/r_key_schedule_reg[1069]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 2.160ns (26.559%)  route 5.973ns (73.441%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[0]__3/Q
                         net (fo=32, routed)          1.114     0.623    gcm_aes_instance/stage4/sel[0]__3_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.747 r  gcm_aes_instance/stage4/g1_b7__68/O
                         net (fo=1, routed)           0.000     0.747    gcm_aes_instance/stage4/g1_b7__68_n_0
    SLICE_X43Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     0.992 r  gcm_aes_instance/stage4/g0_b0__79_i_34/O
                         net (fo=1, routed)           0.000     0.992    gcm_aes_instance/stage4/g0_b0__79_i_34_n_0
    SLICE_X43Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     1.096 r  gcm_aes_instance/stage4/g0_b0__79_i_8/O
                         net (fo=11, routed)          1.229     2.325    gcm_aes_instance/stage4/in_byte86_in[0]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.316     2.641 r  gcm_aes_instance/stage4/g0_b0__79_i_12/O
                         net (fo=1, routed)           0.590     3.231    gcm_aes_instance/stage4/g0_b0__79_i_12_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  gcm_aes_instance/stage4/g0_b0__79_i_2/O
                         net (fo=32, routed)          1.051     4.407    gcm_aes_instance/stage4/SBOX14_out[121]
    SLICE_X57Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.531 r  gcm_aes_instance/stage4/g1_b0__79/O
                         net (fo=1, routed)           0.000     4.531    gcm_aes_instance/stage4/g1_b0__79_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I1_O)      0.245     4.776 r  gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_121/O
                         net (fo=2, routed)           0.869     5.645    gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_121_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I0_O)        0.298     5.943 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_45/O
                         net (fo=2, routed)           0.590     6.533    gcm_aes_instance/stage4/fn_gf_multiply2173_return[6]
    SLICE_X59Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.657 r  gcm_aes_instance/stage4/sel__0_i_15/O
                         net (fo=1, routed)           0.529     7.186    gcm_aes_instance/stage5/w_s4_encrypted_cb[30]
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.489     7.584    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKBWRCLK
                         clock pessimism              0.564     8.148    
                         clock uncertainty           -0.112     8.036    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.470    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 2.071ns (25.722%)  route 5.980ns (74.278%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage6/clk_out
    SLICE_X41Y36         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  gcm_aes_instance/stage6/sel[0]__4/Q
                         net (fo=32, routed)          1.275     0.780    gcm_aes_instance/stage6/sel[0]__4_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124     0.904 r  gcm_aes_instance/stage6/g3_b7__117/O
                         net (fo=1, routed)           0.000     0.904    gcm_aes_instance/stage6/g3_b7__117_n_0
    SLICE_X45Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     1.121 r  gcm_aes_instance/stage6/g0_b0__140_i_13/O
                         net (fo=1, routed)           0.000     1.121    gcm_aes_instance/stage6/g0_b0__140_i_13_n_0
    SLICE_X45Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     1.215 r  gcm_aes_instance/stage6/g0_b0__140_i_7/O
                         net (fo=11, routed)          1.389     2.604    gcm_aes_instance/stage6/in_byte63_in[0]
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.316     2.920 r  gcm_aes_instance/stage6/g0_b0__141_i_8/O
                         net (fo=1, routed)           0.636     3.556    gcm_aes_instance/stage6/g0_b0__141_i_8_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  gcm_aes_instance/stage6/g0_b0__141_i_2/O
                         net (fo=32, routed)          1.137     4.817    gcm_aes_instance/stage6/SBOX14_out[9]
    SLICE_X42Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.941 r  gcm_aes_instance/stage6/g2_b6__141/O
                         net (fo=1, routed)           0.000     4.941    gcm_aes_instance/stage6/g2_b6__141_n_0
    SLICE_X42Y52         MUXF7 (Prop_muxf7_I0_O)      0.209     5.150 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_77/O
                         net (fo=1, routed)           0.000     5.150    gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_77_n_0
    SLICE_X42Y52         MUXF8 (Prop_muxf8_I1_O)      0.088     5.238 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_24/O
                         net (fo=3, routed)           0.826     6.064    gcm_aes_instance/stage6/in_byte110_in[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.319     6.383 r  gcm_aes_instance/stage6/sel__0_i_10__0/O
                         net (fo=1, routed)           0.718     7.101    gcm_aes_instance/stage7/w_s6_encrypted_cb[38]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__13/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 2.051ns (25.556%)  route 5.975ns (74.444%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.570    -0.942    gcm_aes_instance/stage6/clk_out
    SLICE_X50Y41         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  gcm_aes_instance/stage6/sel[0]__13/Q
                         net (fo=32, routed)          1.423     1.000    gcm_aes_instance/stage6/sel[0]__13_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/stage6/g0_b2__126/O
                         net (fo=1, routed)           0.000     1.124    gcm_aes_instance/stage6/g0_b2__126_n_0
    SLICE_X45Y40         MUXF7 (Prop_muxf7_I0_O)      0.238     1.362 r  gcm_aes_instance/stage6/g0_b0__127_i_43/O
                         net (fo=1, routed)           0.000     1.362    gcm_aes_instance/stage6/g0_b0__127_i_43_n_0
    SLICE_X45Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     1.466 r  gcm_aes_instance/stage6/g0_b0__127_i_15/O
                         net (fo=5, routed)           1.378     2.844    gcm_aes_instance/stage6/in_byte89_in[5]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.316     3.160 r  gcm_aes_instance/stage6/g0_b0__128_i_3/O
                         net (fo=32, routed)          1.261     4.421    gcm_aes_instance/stage6/SBOX14_out[114]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.545 r  gcm_aes_instance/stage6/g3_b3__128/O
                         net (fo=1, routed)           0.000     4.545    gcm_aes_instance/stage6/g3_b3__128_n_0
    SLICE_X36Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.762 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_103/O
                         net (fo=1, routed)           0.000     4.762    gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_103_n_0
    SLICE_X36Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     4.856 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__4_i_38/O
                         net (fo=2, routed)           1.333     6.189    gcm_aes_instance/stage6/in_byte94_in[4]
    SLICE_X49Y49         LUT6 (Prop_lut6_I4_O)        0.316     6.505 r  gcm_aes_instance/stage6/sel__4_i_5__0/O
                         net (fo=1, routed)           0.579     7.084    gcm_aes_instance/stage7/w_s6_encrypted_cb[11]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.483     7.579    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKARDCLK
                         clock pessimism              0.484     8.062    
                         clock uncertainty           -0.112     7.950    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.384    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/sel[1]__7/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 3.365ns (39.350%)  route 5.186ns (60.650%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 7.539 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.603    -0.909    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.545 r  gcm_aes_instance/stage5/sel__0/DOADO[5]
                         net (fo=5, routed)           1.857     3.402    gcm_aes_instance/stage5/in_byte71_in[2]
    SLICE_X52Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.526 r  gcm_aes_instance/stage5/g0_b0__103_i_6/O
                         net (fo=32, routed)          1.484     5.010    gcm_aes_instance/stage5/SBOX14_out[61]
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.134 r  gcm_aes_instance/stage5/g0_b1__103/O
                         net (fo=1, routed)           0.000     5.134    gcm_aes_instance/stage5/g0_b1__103_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     5.375 r  gcm_aes_instance/stage5/SBOX_inferred__39/sel[2]__6_i_13/O
                         net (fo=3, routed)           0.977     6.353    gcm_aes_instance/stage5/SBOX_inferred__39/sel[2]__6_i_13_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.298     6.651 r  gcm_aes_instance/stage5/sel[1]__7_i_2/O
                         net (fo=2, routed)           0.868     7.518    gcm_aes_instance/stage5/sel[1]__7_i_2_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.642 r  gcm_aes_instance/stage5/sel[1]__7_i_1__0/O
                         net (fo=1, routed)           0.000     7.642    gcm_aes_instance/stage6/i_encrypted_cb[78]
    SLICE_X31Y39         FDRE                                         r  gcm_aes_instance/stage6/sel[1]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.443     7.539    gcm_aes_instance/stage6/clk_out
    SLICE_X31Y39         FDRE                                         r  gcm_aes_instance/stage6/sel[1]__7/C
                         clock pessimism              0.492     8.030    
                         clock uncertainty           -0.112     7.919    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.031     7.950    gcm_aes_instance/stage6/sel[1]__7
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 2.601ns (29.758%)  route 6.140ns (70.242%))
  Logic Levels:           11  (LUT5=4 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.615 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.562    -0.950    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X57Y32         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[743]/Q
                         net (fo=35, routed)          1.494     1.000    gcm_aes_instance/keyexpan3/i_key_schedule[344]
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124     1.124 r  gcm_aes_instance/keyexpan3/g2_b2__51/O
                         net (fo=2, routed)           0.000     1.124    gcm_aes_instance/keyexpan3/g2_b2__51_n_0
    SLICE_X55Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     1.336 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[829]_i_2/O
                         net (fo=4, routed)           0.000     1.336    gcm_aes_instance/keyexpan3/r_key_schedule_reg[829]_i_2_n_0
    SLICE_X55Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     1.430 r  gcm_aes_instance/keyexpan3/g0_b0__56_i_9/O
                         net (fo=3, routed)           0.684     2.114    gcm_aes_instance/keyexpan3/g0_b0__56_i_9_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I2_O)        0.316     2.430 r  gcm_aes_instance/keyexpan3/g0_b0__56_i_3/O
                         net (fo=33, routed)          1.271     3.701    gcm_aes_instance/keyexpan3/i_key_schedule[194]
    SLICE_X62Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.825 r  gcm_aes_instance/keyexpan3/g1_b4__56/O
                         net (fo=1, routed)           0.000     3.825    gcm_aes_instance/keyexpan3/g1_b4__56_n_0
    SLICE_X62Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     4.042 r  gcm_aes_instance/keyexpan3/sbox_inferred__4/r_key_schedule_reg[915]_i_2/O
                         net (fo=1, routed)           0.555     4.597    gcm_aes_instance/keyexpan3/sbox_inferred__4/r_key_schedule_reg[915]_i_2_n_0
    SLICE_X61Y40         LUT5 (Prop_lut5_I2_O)        0.299     4.896 r  gcm_aes_instance/keyexpan3/r_key_schedule[915]_i_1/O
                         net (fo=5, routed)           0.590     5.486    gcm_aes_instance/keyexpan3/i_key_schedule[172]
    SLICE_X59Y43         LUT5 (Prop_lut5_I1_O)        0.124     5.610 r  gcm_aes_instance/keyexpan3/g0_b0__61_i_5/O
                         net (fo=33, routed)          1.109     6.720    gcm_aes_instance/keyexpan3/i_key_schedule[76]
    SLICE_X61Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  gcm_aes_instance/keyexpan3/g2_b0__61/O
                         net (fo=2, routed)           0.000     6.844    gcm_aes_instance/keyexpan3/g2_b0__61_n_0
    SLICE_X61Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     7.056 r  gcm_aes_instance/keyexpan3/sbox_inferred__9/r_key_schedule_reg[1071]_i_2/O
                         net (fo=1, routed)           0.436     7.492    gcm_aes_instance/keyexpan3/sbox_inferred__9/r_key_schedule_reg[1071]_i_2_n_0
    SLICE_X61Y48         LUT5 (Prop_lut5_I2_O)        0.299     7.791 r  gcm_aes_instance/keyexpan3/r_key_schedule[1071]_i_1/O
                         net (fo=1, routed)           0.000     7.791    gcm_aes_instance/keyexpan4/D[16]
    SLICE_X61Y48         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.519     7.615    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X61Y48         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1071]/C
                         clock pessimism              0.564     8.178    
                         clock uncertainty           -0.112     8.067    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)        0.032     8.099    gcm_aes_instance/keyexpan4/r_key_schedule_reg[1071]
  -------------------------------------------------------------------
                         required time                          8.099    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__2/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 2.306ns (28.443%)  route 5.801ns (71.557%))
  Logic Levels:           9  (LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.560    -0.952    gcm_aes_instance/stage4/clk_out
    SLICE_X37Y14         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  gcm_aes_instance/stage4/sel[1]__2/Q
                         net (fo=32, routed)          1.352     0.857    gcm_aes_instance/stage4/sel[1]__2_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.124     0.981 r  gcm_aes_instance/stage4/g2_b7__67/O
                         net (fo=1, routed)           0.000     0.981    gcm_aes_instance/stage4/g2_b7__67_n_0
    SLICE_X43Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     1.193 r  gcm_aes_instance/stage4/g0_b0__83_i_41/O
                         net (fo=1, routed)           0.000     1.193    gcm_aes_instance/stage4/g0_b0__83_i_41_n_0
    SLICE_X43Y13         MUXF8 (Prop_muxf8_I1_O)      0.094     1.287 r  gcm_aes_instance/stage4/g0_b0__83_i_11/O
                         net (fo=11, routed)          1.032     2.319    gcm_aes_instance/stage4/in_byte77_in[0]
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.342     2.661 r  gcm_aes_instance/stage4/g0_b0__86_i_10/O
                         net (fo=1, routed)           0.288     2.948    gcm_aes_instance/stage4/fn_gf_multiply2161_return[4]
    SLICE_X48Y12         LUT6 (Prop_lut6_I2_O)        0.332     3.280 r  gcm_aes_instance/stage4/g0_b0__86_i_4/O
                         net (fo=32, routed)          0.943     4.223    gcm_aes_instance/stage4/SBOX14_out[67]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124     4.347 r  gcm_aes_instance/stage4/g2_b7__86/O
                         net (fo=1, routed)           0.000     4.347    gcm_aes_instance/stage4/g2_b7__86_n_0
    SLICE_X51Y11         MUXF7 (Prop_muxf7_I0_O)      0.212     4.559 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_60/O
                         net (fo=7, routed)           0.000     4.559    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_60_n_0
    SLICE_X51Y11         MUXF8 (Prop_muxf8_I1_O)      0.094     4.653 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_17/O
                         net (fo=5, routed)           1.256     5.909    gcm_aes_instance/stage4/in_byte104_in[0]
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.316     6.225 r  gcm_aes_instance/stage4/sel__6_i_9/O
                         net (fo=1, routed)           0.931     7.156    gcm_aes_instance/stage5/w_s4_encrypted_cb[72]
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.579    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y9          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__6/CLKBWRCLK
                         clock pessimism              0.564     8.143    
                         clock uncertainty           -0.112     8.031    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     7.465    gcm_aes_instance/stage5/sel__6
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 2.153ns (26.580%)  route 5.947ns (73.420%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.560    -0.952    gcm_aes_instance/stage4/clk_out
    SLICE_X39Y13         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  gcm_aes_instance/stage4/sel[1]__1/Q
                         net (fo=32, routed)          1.106     0.610    gcm_aes_instance/stage4/sel[1]__1_n_0
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.124     0.734 r  gcm_aes_instance/stage4/g1_b0__66/O
                         net (fo=1, routed)           0.000     0.734    gcm_aes_instance/stage4/g1_b0__66_n_0
    SLICE_X40Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     0.979 r  gcm_aes_instance/stage4/g0_b0__83_i_36/O
                         net (fo=1, routed)           0.000     0.979    gcm_aes_instance/stage4/g0_b0__83_i_36_n_0
    SLICE_X40Y12         MUXF8 (Prop_muxf8_I0_O)      0.104     1.083 r  gcm_aes_instance/stage4/g0_b0__83_i_9/O
                         net (fo=5, routed)           1.091     2.174    gcm_aes_instance/stage4/in_byte81_in[7]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.316     2.490 r  gcm_aes_instance/stage4/g0_b0__86_i_7/O
                         net (fo=1, routed)           0.452     2.942    gcm_aes_instance/stage4/fn_gf_multiply2164_return[6]
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.124     3.066 r  gcm_aes_instance/stage4/g0_b0__86_i_2/O
                         net (fo=32, routed)          1.186     4.252    gcm_aes_instance/stage4/SBOX14_out[65]
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.376 r  gcm_aes_instance/stage4/g0_b0__86/O
                         net (fo=1, routed)           0.000     4.376    gcm_aes_instance/stage4/g0_b0__86_n_0
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     4.614 r  gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_122/O
                         net (fo=3, routed)           0.651     5.265    gcm_aes_instance/stage4/SBOX_inferred__38/sel__6_i_122_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I0_O)        0.298     5.563 r  gcm_aes_instance/stage4/sel__8_i_22/O
                         net (fo=1, routed)           0.669     6.232    gcm_aes_instance/stage4/fn_gf_multiply2184_return[6]
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.356 r  gcm_aes_instance/stage4/sel__8_i_7/O
                         net (fo=1, routed)           0.793     7.149    gcm_aes_instance/stage5/w_s4_encrypted_cb[86]
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__8
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[4]__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 2.107ns (25.994%)  route 5.999ns (74.006%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage4/clk_out
    SLICE_X39Y12         FDRE                                         r  gcm_aes_instance/stage4/sel[4]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  gcm_aes_instance/stage4/sel[4]__1/Q
                         net (fo=32, routed)          1.098     0.603    gcm_aes_instance/stage4/sel[4]__1_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124     0.727 r  gcm_aes_instance/stage4/g0_b1__66/O
                         net (fo=1, routed)           0.000     0.727    gcm_aes_instance/stage4/g0_b1__66_n_0
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.238     0.965 r  gcm_aes_instance/stage4/g0_b0__83_i_42/O
                         net (fo=1, routed)           0.000     0.965    gcm_aes_instance/stage4/g0_b0__83_i_42_n_0
    SLICE_X40Y13         MUXF8 (Prop_muxf8_I0_O)      0.104     1.069 r  gcm_aes_instance/stage4/g0_b0__83_i_13/O
                         net (fo=4, routed)           0.838     1.907    gcm_aes_instance/stage4/in_byte81_in[6]
    SLICE_X39Y15         LUT4 (Prop_lut4_I1_O)        0.316     2.223 r  gcm_aes_instance/stage4/g0_b0__84_i_8/O
                         net (fo=2, routed)           0.896     3.119    gcm_aes_instance/stage4/g0_b0__84_i_8_n_0
    SLICE_X52Y13         LUT5 (Prop_lut5_I0_O)        0.124     3.243 r  gcm_aes_instance/stage4/g0_b0__84_i_2/O
                         net (fo=32, routed)          1.069     4.312    gcm_aes_instance/stage4/SBOX14_out[81]
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.124     4.436 r  gcm_aes_instance/stage4/g3_b7__84/O
                         net (fo=1, routed)           0.000     4.436    gcm_aes_instance/stage4/g3_b7__84_n_0
    SLICE_X54Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     4.650 r  gcm_aes_instance/stage4/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_71/O
                         net (fo=4, routed)           0.000     4.650    gcm_aes_instance/stage4/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_71_n_0
    SLICE_X54Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     4.738 r  gcm_aes_instance/stage4/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_20/O
                         net (fo=8, routed)           1.274     6.012    gcm_aes_instance/stage4/in_byte117_in[0]
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.319     6.331 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_8/O
                         net (fo=1, routed)           0.824     7.155    gcm_aes_instance/stage5/w_s4_encrypted_cb[7]
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.486     7.581    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.564     8.145    
                         clock uncertainty           -0.112     8.033    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     7.467    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[756]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[1052]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 2.663ns (30.757%)  route 5.995ns (69.243%))
  Logic Levels:           11  (LUT5=3 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 7.547 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.564    -0.948    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X54Y34         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[756]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[756]/Q
                         net (fo=35, routed)          1.500     1.070    gcm_aes_instance/keyexpan3/i_key_schedule[331]
    SLICE_X57Y41         LUT6 (Prop_lut6_I3_O)        0.124     1.194 r  gcm_aes_instance/keyexpan3/g3_b3__53/O
                         net (fo=2, routed)           0.000     1.194    gcm_aes_instance/keyexpan3/g3_b3__53_n_0
    SLICE_X57Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     1.411 r  gcm_aes_instance/keyexpan3/sbox_inferred__1/r_key_schedule_reg[812]_i_2/O
                         net (fo=4, routed)           0.000     1.411    gcm_aes_instance/keyexpan3/sbox_inferred__1/r_key_schedule_reg[812]_i_2_n_0
    SLICE_X57Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     1.505 r  gcm_aes_instance/keyexpan3/sbox_inferred__1/g0_b0__58_i_10/O
                         net (fo=3, routed)           0.527     2.032    gcm_aes_instance/keyexpan3/sbox_inferred__1/g0_b0__58_i_10_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I2_O)        0.316     2.348 r  gcm_aes_instance/keyexpan3/g0_b0__58_i_4/O
                         net (fo=33, routed)          1.068     3.415    gcm_aes_instance/keyexpan3/i_key_schedule[211]
    SLICE_X54Y39         LUT6 (Prop_lut6_I3_O)        0.124     3.539 r  gcm_aes_instance/keyexpan3/g3_b3__58/O
                         net (fo=1, routed)           0.000     3.539    gcm_aes_instance/keyexpan3/g3_b3__58_n_0
    SLICE_X54Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     3.753 r  gcm_aes_instance/keyexpan3/sbox_inferred__6/r_key_schedule_reg[900]_i_3/O
                         net (fo=1, routed)           0.594     4.347    gcm_aes_instance/keyexpan3/sbox_inferred__6/r_key_schedule_reg[900]_i_3_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I4_O)        0.297     4.644 r  gcm_aes_instance/keyexpan3/r_key_schedule[900]_i_1/O
                         net (fo=5, routed)           0.462     5.106    gcm_aes_instance/keyexpan3/i_key_schedule[187]
    SLICE_X54Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.230 r  gcm_aes_instance/keyexpan3/g0_b0__59_i_4/O
                         net (fo=33, routed)          1.087     6.317    gcm_aes_instance/keyexpan3/i_key_schedule[91]
    SLICE_X54Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.441 r  gcm_aes_instance/keyexpan3/g0_b3__59/O
                         net (fo=1, routed)           0.000     6.441    gcm_aes_instance/keyexpan3/g0_b3__59_n_0
    SLICE_X54Y42         MUXF7 (Prop_muxf7_I1_O)      0.214     6.655 r  gcm_aes_instance/keyexpan3/sbox_inferred__7/r_key_schedule_reg[1052]_i_2/O
                         net (fo=2, routed)           0.758     7.414    gcm_aes_instance/keyexpan3/sbox_inferred__7/r_key_schedule_reg[1052]_i_2_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.297     7.711 r  gcm_aes_instance/keyexpan3/r_key_schedule[1052]_i_1/O
                         net (fo=1, routed)           0.000     7.711    gcm_aes_instance/keyexpan4/D[35]
    SLICE_X51Y41         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1052]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.451     7.547    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X51Y41         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1052]/C
                         clock pessimism              0.564     8.110    
                         clock uncertainty           -0.112     7.999    
    SLICE_X51Y41         FDRE (Setup_fdre_C_D)        0.031     8.030    gcm_aes_instance/keyexpan4/r_key_schedule_reg[1052]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__3/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.156ns (26.638%)  route 5.938ns (73.362%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.565    -0.947    gcm_aes_instance/stage4/clk_out
    SLICE_X44Y10         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  gcm_aes_instance/stage4/sel[0]__3/Q
                         net (fo=32, routed)          1.114     0.623    gcm_aes_instance/stage4/sel[0]__3_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     0.747 r  gcm_aes_instance/stage4/g1_b7__68/O
                         net (fo=1, routed)           0.000     0.747    gcm_aes_instance/stage4/g1_b7__68_n_0
    SLICE_X43Y11         MUXF7 (Prop_muxf7_I1_O)      0.245     0.992 r  gcm_aes_instance/stage4/g0_b0__79_i_34/O
                         net (fo=1, routed)           0.000     0.992    gcm_aes_instance/stage4/g0_b0__79_i_34_n_0
    SLICE_X43Y11         MUXF8 (Prop_muxf8_I0_O)      0.104     1.096 r  gcm_aes_instance/stage4/g0_b0__79_i_8/O
                         net (fo=11, routed)          1.229     2.325    gcm_aes_instance/stage4/in_byte86_in[0]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.316     2.641 r  gcm_aes_instance/stage4/g0_b0__79_i_12/O
                         net (fo=1, routed)           0.590     3.231    gcm_aes_instance/stage4/g0_b0__79_i_12_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  gcm_aes_instance/stage4/g0_b0__79_i_2/O
                         net (fo=32, routed)          1.032     4.387    gcm_aes_instance/stage4/SBOX14_out[121]
    SLICE_X54Y13         LUT6 (Prop_lut6_I1_O)        0.124     4.511 r  gcm_aes_instance/stage4/g0_b2__79/O
                         net (fo=1, routed)           0.000     4.511    gcm_aes_instance/stage4/g0_b2__79_n_0
    SLICE_X54Y13         MUXF7 (Prop_muxf7_I0_O)      0.241     4.752 r  gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_106/O
                         net (fo=2, routed)           0.871     5.623    gcm_aes_instance/stage4/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel_i_106_n_0
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.298     5.921 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_37/O
                         net (fo=2, routed)           0.413     6.334    gcm_aes_instance/stage4/fn_gf_multiply2173_return[4]
    SLICE_X59Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_5/O
                         net (fo=1, routed)           0.689     7.147    gcm_aes_instance/stage5/w_s4_encrypted_cb[4]
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.486     7.581    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism              0.564     8.145    
                         clock uncertainty           -0.112     8.033    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.467    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[0]__4/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.120ns (26.452%)  route 5.894ns (73.548%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 7.580 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage6/clk_out
    SLICE_X41Y36         FDRE                                         r  gcm_aes_instance/stage6/sel[0]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  gcm_aes_instance/stage6/sel[0]__4/Q
                         net (fo=32, routed)          1.275     0.780    gcm_aes_instance/stage6/sel[0]__4_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124     0.904 r  gcm_aes_instance/stage6/g3_b7__117/O
                         net (fo=1, routed)           0.000     0.904    gcm_aes_instance/stage6/g3_b7__117_n_0
    SLICE_X45Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     1.121 r  gcm_aes_instance/stage6/g0_b0__140_i_13/O
                         net (fo=1, routed)           0.000     1.121    gcm_aes_instance/stage6/g0_b0__140_i_13_n_0
    SLICE_X45Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     1.215 r  gcm_aes_instance/stage6/g0_b0__140_i_7/O
                         net (fo=11, routed)          1.389     2.604    gcm_aes_instance/stage6/in_byte63_in[0]
    SLICE_X43Y47         LUT3 (Prop_lut3_I1_O)        0.316     2.920 r  gcm_aes_instance/stage6/g0_b0__141_i_8/O
                         net (fo=1, routed)           0.636     3.556    gcm_aes_instance/stage6/g0_b0__141_i_8_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.680 r  gcm_aes_instance/stage6/g0_b0__141_i_2/O
                         net (fo=32, routed)          0.967     4.647    gcm_aes_instance/stage6/SBOX14_out[9]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.771 r  gcm_aes_instance/stage6/g1_b7__141/O
                         net (fo=1, routed)           0.000     4.771    gcm_aes_instance/stage6/g1_b7__141_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.016 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_65/O
                         net (fo=4, routed)           0.000     5.016    gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_65_n_0
    SLICE_X43Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     5.120 r  gcm_aes_instance/stage6/SBOX_inferred__45/sel__0_i_19/O
                         net (fo=3, routed)           0.826     5.946    gcm_aes_instance/stage6/in_byte110_in[0]
    SLICE_X45Y52         LUT6 (Prop_lut6_I2_O)        0.316     6.262 r  gcm_aes_instance/stage6/sel__0_i_9__0/O
                         net (fo=1, routed)           0.802     7.064    gcm_aes_instance/stage7/w_s6_encrypted_cb[39]
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.484     7.580    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y20         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__0/CLKBWRCLK
                         clock pessimism              0.484     8.063    
                         clock uncertainty           -0.112     7.951    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     7.385    gcm_aes_instance/stage7/sel__0
  -------------------------------------------------------------------
                         required time                          7.385    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.413ns (29.842%)  route 5.673ns (70.158%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.574 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.559    -0.953    gcm_aes_instance/stage4/clk_out
    SLICE_X46Y16         FDRE                                         r  gcm_aes_instance/stage4/sel[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.435 r  gcm_aes_instance/stage4/sel[1]/Q
                         net (fo=32, routed)          1.256     0.821    gcm_aes_instance/stage4/sel_n_0_[1]
    SLICE_X44Y17         LUT6 (Prop_lut6_I1_O)        0.124     0.945 r  gcm_aes_instance/stage4/g3_b2__64/O
                         net (fo=1, routed)           0.000     0.945    gcm_aes_instance/stage4/g3_b2__64_n_0
    SLICE_X44Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     1.162 r  gcm_aes_instance/stage4/g0_b0__91_i_53/O
                         net (fo=1, routed)           0.000     1.162    gcm_aes_instance/stage4/g0_b0__91_i_53_n_0
    SLICE_X44Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     1.256 r  gcm_aes_instance/stage4/g0_b0__91_i_18/O
                         net (fo=5, routed)           1.044     2.300    gcm_aes_instance/stage4/in_byte62_in[5]
    SLICE_X47Y19         LUT3 (Prop_lut3_I2_O)        0.341     2.641 r  gcm_aes_instance/stage4/g0_b0__91_i_20/O
                         net (fo=1, routed)           0.595     3.236    gcm_aes_instance/stage4/g0_b0__91_i_20_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.332     3.568 r  gcm_aes_instance/stage4/g0_b0__91_i_4/O
                         net (fo=32, routed)          1.009     4.578    gcm_aes_instance/stage4/SBOX14_out[27]
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.702 r  gcm_aes_instance/stage4/g0_b0__91/O
                         net (fo=1, routed)           0.000     4.702    gcm_aes_instance/stage4/g0_b0__91_n_0
    SLICE_X46Y24         MUXF7 (Prop_muxf7_I0_O)      0.241     4.943 r  gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_119/O
                         net (fo=2, routed)           0.671     5.613    gcm_aes_instance/stage4/SBOX_inferred__43/sel__10_i_119_n_0
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.298     5.911 r  gcm_aes_instance/stage4/sel__10_i_45/O
                         net (fo=2, routed)           0.665     6.576    gcm_aes_instance/stage4/fn_gf_multiply2185_return[6]
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.700 r  gcm_aes_instance/stage4/sel__12_i_15/O
                         net (fo=1, routed)           0.434     7.133    gcm_aes_instance/stage5/w_s4_encrypted_cb[126]
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.479     7.574    gcm_aes_instance/stage5/clk_out
    RAMB18_X1Y11         RAMB18E1                                     r  gcm_aes_instance/stage5/sel__12/CLKBWRCLK
                         clock pessimism              0.564     8.138    
                         clock uncertainty           -0.112     8.026    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.460    gcm_aes_instance/stage5/sel__12
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__5/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 1.952ns (24.103%)  route 6.146ns (75.897%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.584 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.548    -0.964    gcm_aes_instance/stage4/clk_out
    SLICE_X36Y22         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  gcm_aes_instance/stage4/sel[0]__5/Q
                         net (fo=32, routed)          1.240     0.732    gcm_aes_instance/stage4/sel[0]__5_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.856 r  gcm_aes_instance/stage4/g3_b1__70/O
                         net (fo=1, routed)           0.000     0.856    gcm_aes_instance/stage4/g3_b1__70_n_0
    SLICE_X37Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     1.073 r  gcm_aes_instance/stage4/g0_b0__87_i_43/O
                         net (fo=1, routed)           0.000     1.073    gcm_aes_instance/stage4/g0_b0__87_i_43_n_0
    SLICE_X37Y20         MUXF8 (Prop_muxf8_I1_O)      0.094     1.167 r  gcm_aes_instance/stage4/g0_b0__87_i_13/O
                         net (fo=5, routed)           1.142     2.309    gcm_aes_instance/stage4/in_byte73_in[6]
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.316     2.625 r  gcm_aes_instance/stage4/g0_b0__89_i_2/O
                         net (fo=32, routed)          1.622     4.247    gcm_aes_instance/stage4/SBOX14_out[41]
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.371 r  gcm_aes_instance/stage4/g3_b7__89/O
                         net (fo=1, routed)           0.000     4.371    gcm_aes_instance/stage4/g3_b7__89_n_0
    SLICE_X54Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     4.585 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_66/O
                         net (fo=4, routed)           0.000     4.585    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_66_n_0
    SLICE_X54Y18         MUXF8 (Prop_muxf8_I1_O)      0.088     4.673 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_18/O
                         net (fo=5, routed)           1.221     5.894    gcm_aes_instance/stage4/in_byte118_in[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.319     6.213 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_16/O
                         net (fo=1, routed)           0.922     7.135    gcm_aes_instance/stage5/w_s4_encrypted_cb[15]
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.489     7.584    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y7          RAMB18E1                                     r  gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.564     8.148    
                         clock uncertainty           -0.112     8.036    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.470    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 3.342ns (38.657%)  route 5.303ns (61.343%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 7.538 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.600    -0.912    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.542 r  gcm_aes_instance/stage5/sel__2/DOBDO[1]
                         net (fo=5, routed)           2.046     3.588    gcm_aes_instance/stage5/in_byte86_in[6]
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.712 r  gcm_aes_instance/stage5/g0_b0__95_i_3/O
                         net (fo=32, routed)          1.190     4.902    gcm_aes_instance/stage5/SBOX14_out[122]
    SLICE_X35Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.026 r  gcm_aes_instance/stage5/g3_b2__95/O
                         net (fo=1, routed)           0.000     5.026    gcm_aes_instance/stage5/g3_b2__95_n_0
    SLICE_X35Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     5.243 r  gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel[4]_i_7/O
                         net (fo=2, routed)           0.645     5.887    gcm_aes_instance/stage5/SBOX_inferred__31/r_encrypted_cb_reg_rep_bsel[4]_i_7_n_0
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.299     6.186 r  gcm_aes_instance/stage5/r_encrypted_cb_rep_bsel[4]_i_2/O
                         net (fo=2, routed)           1.423     7.609    gcm_aes_instance/stage5/r_encrypted_cb_rep_bsel[4]_i_2_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.733 r  gcm_aes_instance/stage5/r_encrypted_cb_rep_bsel[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.733    gcm_aes_instance/stage6/i_encrypted_cb[4]
    SLICE_X38Y38         FDRE                                         r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.442     7.538    gcm_aes_instance/stage6/clk_out
    SLICE_X38Y38         FDRE                                         r  gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[4]/C
                         clock pessimism              0.564     8.101    
                         clock uncertainty           -0.112     7.990    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.081     8.071    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel[4]
  -------------------------------------------------------------------
                         required time                          8.071    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[0]__5/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 1.966ns (24.300%)  route 6.125ns (75.700%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 7.581 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.548    -0.964    gcm_aes_instance/stage4/clk_out
    SLICE_X36Y22         FDRE                                         r  gcm_aes_instance/stage4/sel[0]__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.508 r  gcm_aes_instance/stage4/sel[0]__5/Q
                         net (fo=32, routed)          1.240     0.732    gcm_aes_instance/stage4/sel[0]__5_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I0_O)        0.124     0.856 r  gcm_aes_instance/stage4/g3_b1__70/O
                         net (fo=1, routed)           0.000     0.856    gcm_aes_instance/stage4/g3_b1__70_n_0
    SLICE_X37Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     1.073 r  gcm_aes_instance/stage4/g0_b0__87_i_43/O
                         net (fo=1, routed)           0.000     1.073    gcm_aes_instance/stage4/g0_b0__87_i_43_n_0
    SLICE_X37Y20         MUXF8 (Prop_muxf8_I1_O)      0.094     1.167 r  gcm_aes_instance/stage4/g0_b0__87_i_13/O
                         net (fo=5, routed)           1.142     2.309    gcm_aes_instance/stage4/in_byte73_in[6]
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.316     2.625 r  gcm_aes_instance/stage4/g0_b0__89_i_2/O
                         net (fo=32, routed)          1.622     4.247    gcm_aes_instance/stage4/SBOX14_out[41]
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124     4.371 r  gcm_aes_instance/stage4/g3_b7__89/O
                         net (fo=1, routed)           0.000     4.371    gcm_aes_instance/stage4/g3_b7__89_n_0
    SLICE_X54Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     4.585 r  gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_66/O
                         net (fo=4, routed)           0.666     5.251    gcm_aes_instance/stage4/SBOX_inferred__41/r_encrypted_cb_reg_rep_bsel_i_66_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.297     5.548 r  gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel_i_54/O
                         net (fo=2, routed)           0.856     6.404    gcm_aes_instance/stage4/fn_gf_multiply2175_return[4]
    SLICE_X57Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.528 r  gcm_aes_instance/stage4/sel__0_i_5/O
                         net (fo=1, routed)           0.599     7.127    gcm_aes_instance/stage5/w_s4_encrypted_cb[20]
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.486     7.581    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y6          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__0/CLKARDCLK
                         clock pessimism              0.564     8.145    
                         clock uncertainty           -0.112     8.033    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.467    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel[1]__1/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/sel__4/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 2.347ns (29.348%)  route 5.650ns (70.652%))
  Logic Levels:           9  (LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 7.579 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.558    -0.954    gcm_aes_instance/stage6/clk_out
    SLICE_X33Y34         FDRE                                         r  gcm_aes_instance/stage6/sel[1]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  gcm_aes_instance/stage6/sel[1]__1/Q
                         net (fo=32, routed)          1.476     0.978    gcm_aes_instance/stage6/sel[1]__1_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     1.102 r  gcm_aes_instance/stage6/g0_b3__114/O
                         net (fo=1, routed)           0.000     1.102    gcm_aes_instance/stage6/g0_b3__114_n_0
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I0_O)      0.241     1.343 r  gcm_aes_instance/stage6/g0_b0__131_i_51/O
                         net (fo=1, routed)           0.000     1.343    gcm_aes_instance/stage6/g0_b0__131_i_51_n_0
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.098     1.441 r  gcm_aes_instance/stage6/g0_b0__131_i_20/O
                         net (fo=4, routed)           0.609     2.050    gcm_aes_instance/stage6/in_byte81_in[4]
    SLICE_X34Y39         LUT3 (Prop_lut3_I1_O)        0.311     2.361 r  gcm_aes_instance/stage6/g0_b0__133_i_10/O
                         net (fo=2, routed)           0.664     3.026    gcm_aes_instance/stage6/g0_b0__133_i_10_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.328     3.354 r  gcm_aes_instance/stage6/g0_b0__133_i_5/O
                         net (fo=32, routed)          0.718     4.071    gcm_aes_instance/stage6/SBOX14_out[76]
    SLICE_X35Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.195 r  gcm_aes_instance/stage6/g1_b5__133/O
                         net (fo=1, routed)           0.000     4.195    gcm_aes_instance/stage6/g1_b5__133_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     4.440 r  gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_73/O
                         net (fo=1, routed)           0.000     4.440    gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_73_n_0
    SLICE_X35Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     4.544 r  gcm_aes_instance/stage6/SBOX_inferred__37/sel__4_i_23/O
                         net (fo=2, routed)           1.733     6.278    gcm_aes_instance/stage6/in_byte95_in[2]
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.316     6.594 r  gcm_aes_instance/stage6/sel__4_i_2__0/O
                         net (fo=1, routed)           0.450     7.044    gcm_aes_instance/stage7/w_s6_encrypted_cb[14]
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.483     7.579    gcm_aes_instance/stage7/clk_out
    RAMB18_X1Y21         RAMB18E1                                     r  gcm_aes_instance/stage7/sel__4/CLKARDCLK
                         clock pessimism              0.484     8.062    
                         clock uncertainty           -0.112     7.950    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     7.384    gcm_aes_instance/stage7/sel__4
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[748]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.700ns  (logic 2.663ns (30.608%)  route 6.037ns (69.392%))
  Logic Levels:           11  (LUT5=4 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.613 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.626    -0.886    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X60Y31         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[748]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[748]/Q
                         net (fo=35, routed)          1.613     1.245    gcm_aes_instance/keyexpan3/i_key_schedule[339]
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.124     1.369 r  gcm_aes_instance/keyexpan3/g3_b3__54/O
                         net (fo=2, routed)           0.000     1.369    gcm_aes_instance/keyexpan3/g3_b3__54_n_0
    SLICE_X57Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     1.586 r  gcm_aes_instance/keyexpan3/sbox_inferred__2/r_key_schedule_reg[804]_i_2/O
                         net (fo=4, routed)           0.000     1.586    gcm_aes_instance/keyexpan3/sbox_inferred__2/r_key_schedule_reg[804]_i_2_n_0
    SLICE_X57Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     1.680 r  gcm_aes_instance/keyexpan3/sbox_inferred__2/g0_b0__55_i_10/O
                         net (fo=3, routed)           0.525     2.205    gcm_aes_instance/keyexpan3/sbox_inferred__2/g0_b0__55_i_10_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I2_O)        0.316     2.521 r  gcm_aes_instance/keyexpan3/g0_b0__55_i_4/O
                         net (fo=33, routed)          1.057     3.578    gcm_aes_instance/keyexpan3/i_key_schedule[219]
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.702 r  gcm_aes_instance/keyexpan3/g3_b0__55/O
                         net (fo=1, routed)           0.000     3.702    gcm_aes_instance/keyexpan3/g3_b0__55_n_0
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     3.919 r  gcm_aes_instance/keyexpan3/sbox_inferred__3/r_key_schedule_reg[927]_i_3/O
                         net (fo=1, routed)           0.436     4.355    gcm_aes_instance/keyexpan3/sbox_inferred__3/r_key_schedule_reg[927]_i_3_n_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I4_O)        0.299     4.654 r  gcm_aes_instance/keyexpan3/r_key_schedule[927]_i_1/O
                         net (fo=5, routed)           0.313     4.967    gcm_aes_instance/keyexpan3/i_key_schedule[160]
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     5.091 r  gcm_aes_instance/keyexpan3/g0_b0__60_i_1/O
                         net (fo=33, routed)          1.625     6.716    gcm_aes_instance/keyexpan3/i_key_schedule[64]
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.840 r  gcm_aes_instance/keyexpan3/g2_b2__60/O
                         net (fo=2, routed)           0.000     6.840    gcm_aes_instance/keyexpan3/g2_b2__60_n_0
    SLICE_X60Y42         MUXF7 (Prop_muxf7_I0_O)      0.209     7.049 r  gcm_aes_instance/keyexpan3/sbox_inferred__8/r_key_schedule_reg[1077]_i_2/O
                         net (fo=1, routed)           0.469     7.518    gcm_aes_instance/keyexpan3/sbox_inferred__8/r_key_schedule_reg[1077]_i_2_n_0
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.297     7.815 r  gcm_aes_instance/keyexpan3/r_key_schedule[1077]_i_1/O
                         net (fo=1, routed)           0.000     7.815    gcm_aes_instance/keyexpan4/D[10]
    SLICE_X60Y42         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.517     7.613    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X60Y42         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]/C
                         clock pessimism              0.578     8.190    
                         clock uncertainty           -0.112     8.079    
    SLICE_X60Y42         FDRE (Setup_fdre_C_D)        0.079     8.158    gcm_aes_instance/keyexpan4/r_key_schedule_reg[1077]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel[1]__12/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (w_clk_out_clk_wiz_gen rise@9.091ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 2.091ns (25.922%)  route 5.975ns (74.078%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 7.576 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.561    -0.951    gcm_aes_instance/stage4/clk_out
    SLICE_X42Y13         FDRE                                         r  gcm_aes_instance/stage4/sel[1]__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  gcm_aes_instance/stage4/sel[1]__12/Q
                         net (fo=32, routed)          1.023     0.590    gcm_aes_instance/stage4/sel[1]__12_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I1_O)        0.124     0.714 r  gcm_aes_instance/stage4/g0_b0__77/O
                         net (fo=1, routed)           0.000     0.714    gcm_aes_instance/stage4/g0_b0__77_n_0
    SLICE_X41Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     0.952 r  gcm_aes_instance/stage4/g0_b0__83_i_32/O
                         net (fo=1, routed)           0.000     0.952    gcm_aes_instance/stage4/g0_b0__83_i_32_n_0
    SLICE_X41Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     1.056 r  gcm_aes_instance/stage4/g0_b0__83_i_7/O
                         net (fo=4, routed)           1.572     2.628    gcm_aes_instance/stage4/in_byte79_in[7]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.316     2.944 r  gcm_aes_instance/stage4/g0_b0__83_i_1/O
                         net (fo=32, routed)          1.226     4.170    gcm_aes_instance/stage4/SBOX14_out[88]
    SLICE_X57Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.294 r  gcm_aes_instance/stage4/g1_b0__83/O
                         net (fo=1, routed)           0.000     4.294    gcm_aes_instance/stage4/g1_b0__83_n_0
    SLICE_X57Y23         MUXF7 (Prop_muxf7_I1_O)      0.245     4.539 r  gcm_aes_instance/stage4/SBOX_inferred__35/sel__2_i_121/O
                         net (fo=2, routed)           0.902     5.441    gcm_aes_instance/stage4/SBOX_inferred__35/sel__2_i_121_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.298     5.739 r  gcm_aes_instance/stage4/sel__2_i_45/O
                         net (fo=2, routed)           0.580     6.319    gcm_aes_instance/stage4/fn_gf_multiply2177_return[6]
    SLICE_X58Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.443 r  gcm_aes_instance/stage4/sel__2_i_7/O
                         net (fo=1, routed)           0.673     7.116    gcm_aes_instance/stage5/w_s4_encrypted_cb[38]
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      9.091     9.091 r  
    W5                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.479 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.641    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.423 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.004    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.095 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        1.481     7.576    gcm_aes_instance/stage5/clk_out
    RAMB18_X2Y8          RAMB18E1                                     r  gcm_aes_instance/stage5/sel__2/CLKARDCLK
                         clock pessimism              0.564     8.140    
                         clock uncertainty           -0.112     8.028    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     7.462    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[922]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[922]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.338%)  route 0.237ns (62.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X47Y45         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[922]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[922]/Q
                         net (fo=1, routed)           0.237    -0.240    gcm_aes_instance/stage6/D[197]
    SLICE_X40Y50         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[922]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.858    gcm_aes_instance/stage6/clk_out
    SLICE_X40Y50         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[922]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.072    -0.277    gcm_aes_instance/stage6/r_key_schedule_reg[922]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_key_schedule_reg[786]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/sel[5]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.404%)  route 0.298ns (61.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    gcm_aes_instance/stage5/clk_out
    SLICE_X39Y39         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/stage5/r_key_schedule_reg[786]/Q
                         net (fo=1, routed)           0.298    -0.181    gcm_aes_instance/stage5/r_key_schedule_reg_n_0_[786]
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  gcm_aes_instance/stage5/sel[5]__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.136    gcm_aes_instance/stage6/i_encrypted_cb[18]
    SLICE_X34Y39         FDRE                                         r  gcm_aes_instance/stage6/sel[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.829    -0.861    gcm_aes_instance/stage6/clk_out
    SLICE_X34Y39         FDRE                                         r  gcm_aes_instance/stage6/sel[5]__0/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y39         FDRE (Hold_fdre_C_D)         0.121    -0.236    gcm_aes_instance/stage6/sel[5]__0
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage5/r_key_schedule_reg[795]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/sel[4]__1/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.251%)  route 0.276ns (59.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    gcm_aes_instance/stage5/clk_out
    SLICE_X33Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[795]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gcm_aes_instance/stage5/r_key_schedule_reg[795]/Q
                         net (fo=1, routed)           0.276    -0.205    gcm_aes_instance/stage5/r_key_schedule_reg_n_0_[795]
    SLICE_X36Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  gcm_aes_instance/stage5/sel[4]__1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    gcm_aes_instance/stage6/i_encrypted_cb[27]
    SLICE_X36Y32         FDRE                                         r  gcm_aes_instance/stage6/sel[4]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.824    -0.866    gcm_aes_instance/stage6/clk_out
    SLICE_X36Y32         FDRE                                         r  gcm_aes_instance/stage6/sel[4]__1/C
                         clock pessimism              0.503    -0.362    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.092    -0.270    gcm_aes_instance/stage6/sel[4]__1
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (67.962%)  route 0.066ns (32.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.559    -0.622    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X55Y31         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[754]/Q
                         net (fo=35, routed)          0.066    -0.415    gcm_aes_instance/keyexpan4/D[333]
    SLICE_X54Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.828    -0.862    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X54Y31         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]/C
                         clock pessimism              0.252    -0.609    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.076    -0.533    gcm_aes_instance/keyexpan4/r_key_schedule_reg[754]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[511]/Q
                         net (fo=1, routed)           0.056    -0.419    gcm_aes_instance/stage4/D[128]
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.836    -0.854    gcm_aes_instance/stage4/clk_out
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[511]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.078    -0.538    gcm_aes_instance/stage4/r_key_schedule_reg[511]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[542]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[542]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.591    -0.590    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[542]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[542]/Q
                         net (fo=1, routed)           0.056    -0.393    gcm_aes_instance/stage4/D[97]
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[542]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.860    -0.830    gcm_aes_instance/stage4/clk_out
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[542]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.076    -0.514    gcm_aes_instance/stage4/r_key_schedule_reg[542]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[507]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[507]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[507]/Q
                         net (fo=1, routed)           0.056    -0.419    gcm_aes_instance/stage4/D[132]
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.836    -0.854    gcm_aes_instance/stage4/clk_out
    SLICE_X55Y8          FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[507]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.076    -0.540    gcm_aes_instance/stage4/r_key_schedule_reg[507]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[529]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.591    -0.590    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X63Y14         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[529]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[529]/Q
                         net (fo=1, routed)           0.056    -0.393    gcm_aes_instance/stage4/D[110]
    SLICE_X63Y14         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.861    -0.829    gcm_aes_instance/stage4/clk_out
    SLICE_X63Y14         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[529]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.076    -0.514    gcm_aes_instance/stage4/r_key_schedule_reg[529]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1051]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1051]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y41         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1051]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1051]/Q
                         net (fo=1, routed)           0.056    -0.419    gcm_aes_instance/stage6/D[84]
    SLICE_X53Y41         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1051]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.836    -0.854    gcm_aes_instance/stage6/clk_out
    SLICE_X53Y41         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1051]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.076    -0.540    gcm_aes_instance/stage6/r_key_schedule_reg[1051]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1054]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1054]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X55Y41         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1054]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1054]/Q
                         net (fo=1, routed)           0.056    -0.419    gcm_aes_instance/stage6/D[81]
    SLICE_X55Y41         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1054]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.836    -0.854    gcm_aes_instance/stage6/clk_out
    SLICE_X55Y41         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1054]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.076    -0.540    gcm_aes_instance/stage6/r_key_schedule_reg[1054]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.592    -0.589    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X63Y12         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[389]/Q
                         net (fo=1, routed)           0.056    -0.392    gcm_aes_instance/stage4/D[230]
    SLICE_X63Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.828    gcm_aes_instance/stage4/clk_out
    SLICE_X63Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[389]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.076    -0.513    gcm_aes_instance/stage4/r_key_schedule_reg[389]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[894]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[894]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.592    -0.589    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X63Y37         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[894]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[894]/Q
                         net (fo=1, routed)           0.056    -0.392    gcm_aes_instance/stage5/D[1]
    SLICE_X63Y37         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[894]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.828    gcm_aes_instance/stage5/clk_out
    SLICE_X63Y37         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[894]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.076    -0.513    gcm_aes_instance/stage5/r_key_schedule_reg[894]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[820]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[820]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.563    -0.618    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X55Y37         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[820]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[820]/Q
                         net (fo=1, routed)           0.056    -0.421    gcm_aes_instance/stage5/D[75]
    SLICE_X55Y37         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[820]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.833    -0.857    gcm_aes_instance/stage5/clk_out
    SLICE_X55Y37         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[820]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X55Y37         FDRE (Hold_fdre_C_D)         0.075    -0.543    gcm_aes_instance/stage5/r_key_schedule_reg[820]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[996]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[996]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.567    -0.614    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y48         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[996]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[996]/Q
                         net (fo=1, routed)           0.056    -0.417    gcm_aes_instance/stage6/D[123]
    SLICE_X53Y48         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[996]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.838    -0.852    gcm_aes_instance/stage6/clk_out
    SLICE_X53Y48         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[996]/C
                         clock pessimism              0.237    -0.614    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.075    -0.539    gcm_aes_instance/stage6/r_key_schedule_reg[996]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[231]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage3/r_key_schedule_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    gcm_aes_instance/keyexpan2/clk_out
    SLICE_X37Y9          FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[231]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[231]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/stage3/D[70]
    SLICE_X37Y9          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    gcm_aes_instance/stage3/clk_out
    SLICE_X37Y9          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[231]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.075    -0.544    gcm_aes_instance/stage3/r_key_schedule_reg[231]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[818]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[818]/Q
                         net (fo=1, routed)           0.056    -0.420    gcm_aes_instance/stage5/D[77]
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[818]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.835    -0.855    gcm_aes_instance/stage5/clk_out
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[818]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.075    -0.542    gcm_aes_instance/stage5/r_key_schedule_reg[818]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[826]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[826]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[826]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[826]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/stage5/D[69]
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[826]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.858    gcm_aes_instance/stage5/clk_out
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[826]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.075    -0.544    gcm_aes_instance/stage5/r_key_schedule_reg[826]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1195]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1195]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.593    -0.588    gcm_aes_instance/stage6/clk_out
    SLICE_X59Y50         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/stage6/r_key_schedule_reg[1195]/Q
                         net (fo=1, routed)           0.056    -0.391    gcm_aes_instance/stage7/D[20]
    SLICE_X59Y50         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1195]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.863    -0.827    gcm_aes_instance/stage7/clk_out
    SLICE_X59Y50         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.075    -0.513    gcm_aes_instance/stage7/r_key_schedule_reg[1195]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1197]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1197]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.593    -0.588    gcm_aes_instance/stage6/clk_out
    SLICE_X59Y52         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/stage6/r_key_schedule_reg[1197]/Q
                         net (fo=1, routed)           0.056    -0.391    gcm_aes_instance/stage7/D[18]
    SLICE_X59Y52         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1197]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.863    -0.827    gcm_aes_instance/stage7/clk_out
    SLICE_X59Y52         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
                         clock pessimism              0.239    -0.588    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.075    -0.513    gcm_aes_instance/stage7/r_key_schedule_reg[1197]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[576]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.585    -0.596    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X62Y21         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[576]/Q
                         net (fo=1, routed)           0.062    -0.394    gcm_aes_instance/stage4/D[63]
    SLICE_X62Y21         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[576]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.854    -0.836    gcm_aes_instance/stage4/clk_out
    SLICE_X62Y21         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[576]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.078    -0.518    gcm_aes_instance/stage4/r_key_schedule_reg[576]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[674]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[674]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.584    -0.597    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X58Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[674]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[674]/Q
                         net (fo=1, routed)           0.062    -0.395    gcm_aes_instance/stage5/D[221]
    SLICE_X58Y27         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[674]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.851    -0.839    gcm_aes_instance/stage5/clk_out
    SLICE_X58Y27         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[674]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.078    -0.519    gcm_aes_instance/stage5/r_key_schedule_reg[674]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[539]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.591    -0.590    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[539]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[539]/Q
                         net (fo=1, routed)           0.056    -0.393    gcm_aes_instance/stage4/D[100]
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.860    -0.830    gcm_aes_instance/stage4/clk_out
    SLICE_X59Y12         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[539]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.071    -0.519    gcm_aes_instance/stage4/r_key_schedule_reg[539]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[850]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[850]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[850]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[850]/Q
                         net (fo=1, routed)           0.056    -0.420    gcm_aes_instance/stage5/D[45]
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[850]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.835    -0.855    gcm_aes_instance/stage5/clk_out
    SLICE_X53Y38         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[850]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.071    -0.546    gcm_aes_instance/stage5/r_key_schedule_reg[850]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[857]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[857]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.561    -0.620    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X55Y33         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[857]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[857]/Q
                         net (fo=1, routed)           0.056    -0.423    gcm_aes_instance/stage5/D[38]
    SLICE_X55Y33         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[857]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.860    gcm_aes_instance/stage5/clk_out
    SLICE_X55Y33         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[857]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.071    -0.549    gcm_aes_instance/stage5/r_key_schedule_reg[857]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[858]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[858]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[858]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[858]/Q
                         net (fo=1, routed)           0.056    -0.422    gcm_aes_instance/stage5/D[37]
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[858]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.858    gcm_aes_instance/stage5/clk_out
    SLICE_X53Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[858]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X53Y36         FDRE (Hold_fdre_C_D)         0.071    -0.548    gcm_aes_instance/stage5/r_key_schedule_reg[858]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1192]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.095%)  route 0.302ns (61.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.594    -0.587    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X61Y46         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1032]/Q
                         net (fo=3, routed)           0.302    -0.144    gcm_aes_instance/keyexpan4/r_key_schedule[1032]
    SLICE_X56Y51         LUT5 (Prop_lut5_I4_O)        0.045    -0.099 r  gcm_aes_instance/keyexpan4/r_key_schedule[1192]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    gcm_aes_instance/stage6/D[23]
    SLICE_X56Y51         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1192]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.835    -0.854    gcm_aes_instance/stage6/clk_out
    SLICE_X56Y51         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1192]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.120    -0.225    gcm_aes_instance/stage6/r_key_schedule_reg[1192]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.594    -0.587    gcm_aes_instance/stage1/clk_out
    SLICE_X65Y51         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/Q
                         net (fo=1, routed)           0.116    -0.330    gcm_aes_instance/stage6/r_plain_text_reg[1]__0_0
    SLICE_X64Y53         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.863    -0.826    gcm_aes_instance/stage6/clk_out
    SLICE_X64Y53         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X64Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.463    gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage7/r_key_schedule_reg[1282]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage8/o_cipher_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.591    -0.590    gcm_aes_instance/stage7/clk_out
    SLICE_X59Y57         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1282]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/stage7/r_key_schedule_reg[1282]/Q
                         net (fo=1, routed)           0.058    -0.391    gcm_aes_instance/stage7/r_key_schedule_reg_n_0_[1282]
    SLICE_X58Y57         LUT5 (Prop_lut5_I1_O)        0.045    -0.346 r  gcm_aes_instance/stage7/o_cipher_text[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    gcm_aes_instance/stage8/w_s7_cipher_text[13]
    SLICE_X58Y57         FDRE                                         r  gcm_aes_instance/stage8/o_cipher_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.860    -0.829    gcm_aes_instance/stage8/clk_out
    SLICE_X58Y57         FDRE                                         r  gcm_aes_instance/stage8/o_cipher_text_reg[2]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X58Y57         FDRE (Hold_fdre_C_D)         0.092    -0.485    gcm_aes_instance/stage8/o_cipher_text_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[388]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.593    -0.588    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X62Y11         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[388]/Q
                         net (fo=1, routed)           0.118    -0.329    gcm_aes_instance/stage4/D[231]
    SLICE_X61Y11         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[388]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.828    gcm_aes_instance/stage4/clk_out
    SLICE_X61Y11         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[388]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.076    -0.477    gcm_aes_instance/stage4/r_key_schedule_reg[388]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/o_cipher_text_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.591    -0.590    gcm_aes_instance/stage8/clk_out
    SLICE_X61Y57         FDRE                                         r  gcm_aes_instance/stage8/o_cipher_text_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gcm_aes_instance/stage8/o_cipher_text_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.336    u/D[9]
    SLICE_X63Y57         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.827    u/clk_out
    SLICE_X63Y57         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.066    -0.486    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[430]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[430]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.592    -0.589    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X60Y10         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[430]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[430]/Q
                         net (fo=1, routed)           0.056    -0.369    gcm_aes_instance/stage4/D[199]
    SLICE_X60Y10         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.828    gcm_aes_instance/stage4/clk_out
    SLICE_X60Y10         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[430]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X60Y10         FDRE (Hold_fdre_C_D)         0.064    -0.525    gcm_aes_instance/stage4/r_key_schedule_reg[430]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[571]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.592    -0.589    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X60Y11         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[571]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[571]/Q
                         net (fo=1, routed)           0.056    -0.369    gcm_aes_instance/stage4/D[68]
    SLICE_X60Y11         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.828    gcm_aes_instance/stage4/clk_out
    SLICE_X60Y11         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[571]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X60Y11         FDRE (Hold_fdre_C_D)         0.064    -0.525    gcm_aes_instance/stage4/r_key_schedule_reg[571]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[758]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[758]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X53Y34         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[758]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[758]/Q
                         net (fo=1, routed)           0.100    -0.378    gcm_aes_instance/stage5/D[137]
    SLICE_X51Y34         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[758]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.831    -0.859    gcm_aes_instance/stage5/clk_out
    SLICE_X51Y34         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[758]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X51Y34         FDRE (Hold_fdre_C_D)         0.070    -0.535    gcm_aes_instance/stage5/r_key_schedule_reg[758]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1017]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1017]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.725%)  route 0.126ns (47.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.568    -0.613    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X57Y45         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1017]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1017]/Q
                         net (fo=2, routed)           0.126    -0.346    gcm_aes_instance/stage6/D[102]
    SLICE_X55Y45         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1017]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.837    -0.853    gcm_aes_instance/stage6/clk_out
    SLICE_X55Y45         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1017]/C
                         clock pessimism              0.274    -0.578    
    SLICE_X55Y45         FDRE (Hold_fdre_C_D)         0.075    -0.503    gcm_aes_instance/stage6/r_key_schedule_reg[1017]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1027]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1283]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.926%)  route 0.304ns (62.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.595    -0.586    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X58Y49         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1027]/Q
                         net (fo=3, routed)           0.304    -0.141    gcm_aes_instance/keyexpan4/i_key_schedule[92]
    SLICE_X57Y54         LUT5 (Prop_lut5_I1_O)        0.045    -0.096 r  gcm_aes_instance/keyexpan4/r_key_schedule[1283]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    gcm_aes_instance/stage6/D[12]
    SLICE_X57Y54         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1283]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    gcm_aes_instance/stage6/clk_out
    SLICE_X57Y54         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1283]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.092    -0.254    gcm_aes_instance/stage6/r_key_schedule_reg[1283]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1192]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1192]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.567    -0.614    gcm_aes_instance/stage6/clk_out
    SLICE_X56Y51         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1192]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  gcm_aes_instance/stage6/r_key_schedule_reg[1192]/Q
                         net (fo=1, routed)           0.056    -0.394    gcm_aes_instance/stage7/D[23]
    SLICE_X56Y51         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1192]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.835    -0.854    gcm_aes_instance/stage7/clk_out
    SLICE_X56Y51         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.060    -0.554    gcm_aes_instance/stage7/r_key_schedule_reg[1192]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[262]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage3/r_key_schedule_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    gcm_aes_instance/keyexpan2/clk_out
    SLICE_X46Y6          FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[262]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[262]/Q
                         net (fo=1, routed)           0.056    -0.397    gcm_aes_instance/stage3/D[69]
    SLICE_X46Y6          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.856    gcm_aes_instance/stage3/clk_out
    SLICE_X46Y6          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[262]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.060    -0.557    gcm_aes_instance/stage3/r_key_schedule_reg[262]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage3/r_key_schedule_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.566    -0.615    gcm_aes_instance/keyexpan2/clk_out
    SLICE_X52Y3          FDRE                                         r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  gcm_aes_instance/keyexpan2/r_key_schedule_reg[313]/Q
                         net (fo=1, routed)           0.056    -0.395    gcm_aes_instance/stage3/D[41]
    SLICE_X52Y3          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.837    -0.853    gcm_aes_instance/stage3/clk_out
    SLICE_X52Y3          FDRE                                         r  gcm_aes_instance/stage3/r_key_schedule_reg[313]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X52Y3          FDRE (Hold_fdre_C_D)         0.060    -0.555    gcm_aes_instance/stage3/r_key_schedule_reg[313]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[450]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.581    -0.600    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X60Y24         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[450]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[450]/Q
                         net (fo=1, routed)           0.056    -0.380    gcm_aes_instance/stage4/D[179]
    SLICE_X60Y24         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.848    -0.842    gcm_aes_instance/stage4/clk_out
    SLICE_X60Y24         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[450]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.060    -0.540    gcm_aes_instance/stage4/r_key_schedule_reg[450]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[803]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.562    -0.619    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X52Y36         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[803]/Q
                         net (fo=1, routed)           0.056    -0.399    gcm_aes_instance/stage5/D[92]
    SLICE_X52Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.832    -0.858    gcm_aes_instance/stage5/clk_out
    SLICE_X52Y36         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[803]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.060    -0.559    gcm_aes_instance/stage5/r_key_schedule_reg[803]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[812]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[812]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X52Y42         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[812]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[812]/Q
                         net (fo=1, routed)           0.056    -0.396    gcm_aes_instance/stage5/D[83]
    SLICE_X52Y42         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[812]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.836    -0.854    gcm_aes_instance/stage5/clk_out
    SLICE_X52Y42         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[812]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.060    -0.556    gcm_aes_instance/stage5/r_key_schedule_reg[812]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1292]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1292]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.649%)  route 0.122ns (46.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.593    -0.588    gcm_aes_instance/stage6/clk_out
    SLICE_X62Y55         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gcm_aes_instance/stage6/r_key_schedule_reg[1292]/Q
                         net (fo=1, routed)           0.122    -0.325    gcm_aes_instance/stage7/D[3]
    SLICE_X58Y55         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.861    -0.828    gcm_aes_instance/stage7/clk_out
    SLICE_X58Y55         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1292]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.066    -0.487    gcm_aes_instance/stage7/r_key_schedule_reg[1292]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[908]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.553%)  route 0.353ns (71.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.565    -0.616    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X44Y48         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[908]/Q
                         net (fo=1, routed)           0.353    -0.123    gcm_aes_instance/stage6/D[211]
    SLICE_X37Y50         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.830    -0.859    gcm_aes_instance/stage6/clk_out
    SLICE_X37Y50         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[908]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.066    -0.284    gcm_aes_instance/stage6/r_key_schedule_reg[908]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage6/r_key_schedule_reg[1281]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage7/r_key_schedule_reg[1281]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.564    -0.617    gcm_aes_instance/stage6/clk_out
    SLICE_X55Y53         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1281]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  gcm_aes_instance/stage6/r_key_schedule_reg[1281]/Q
                         net (fo=1, routed)           0.113    -0.363    gcm_aes_instance/stage7/D[14]
    SLICE_X56Y53         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1281]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.834    -0.855    gcm_aes_instance/stage7/clk_out
    SLICE_X56Y53         FDRE                                         r  gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.052    -0.528    gcm_aes_instance/stage7/r_key_schedule_reg[1281]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1193]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.415%)  route 0.339ns (64.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.595    -0.586    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X63Y45         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[1065]/Q
                         net (fo=5, routed)           0.339    -0.106    gcm_aes_instance/keyexpan4/i_key_schedule[70]
    SLICE_X61Y51         LUT5 (Prop_lut5_I0_O)        0.045    -0.061 r  gcm_aes_instance/keyexpan4/r_key_schedule[1193]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    gcm_aes_instance/stage6/D[22]
    SLICE_X61Y51         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1193]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.863    -0.827    gcm_aes_instance/stage6/clk_out
    SLICE_X61Y51         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1193]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.091    -0.227    gcm_aes_instance/stage6/r_key_schedule_reg[1193]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[988]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.566    -0.615    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X52Y44         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[988]/Q
                         net (fo=2, routed)           0.056    -0.395    gcm_aes_instance/stage6/D[131]
    SLICE_X52Y44         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[988]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.837    -0.853    gcm_aes_instance/stage6/clk_out
    SLICE_X52Y44         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[988]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X52Y44         FDRE (Hold_fdre_C_D)         0.053    -0.562    gcm_aes_instance/stage6/r_key_schedule_reg[988]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[732]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/keyexpan4/r_key_schedule_reg[732]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.584    -0.597    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X59Y27         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[732]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[732]/Q
                         net (fo=4, routed)           0.112    -0.344    gcm_aes_instance/keyexpan4/D[355]
    SLICE_X61Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.851    -0.839    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X61Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[732]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.072    -0.512    gcm_aes_instance/keyexpan4/r_key_schedule_reg[732]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[671]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage5/r_key_schedule_reg[671]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.553    -0.628    gcm_aes_instance/keyexpan4/clk_out
    SLICE_X41Y27         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[671]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[671]/Q
                         net (fo=1, routed)           0.110    -0.377    gcm_aes_instance/stage5/D[224]
    SLICE_X41Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[671]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.818    -0.872    gcm_aes_instance/stage5/clk_out
    SLICE_X41Y26         FDRE                                         r  gcm_aes_instance/stage5/r_key_schedule_reg[671]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.072    -0.545    gcm_aes_instance/stage5/r_key_schedule_reg[671]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan3/r_key_schedule_reg[555]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            gcm_aes_instance/stage4/r_key_schedule_reg[555]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.587    -0.594    gcm_aes_instance/keyexpan3/clk_out
    SLICE_X63Y30         FDRE                                         r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[555]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  gcm_aes_instance/keyexpan3/r_key_schedule_reg[555]/Q
                         net (fo=1, routed)           0.116    -0.337    gcm_aes_instance/stage4/D[84]
    SLICE_X62Y30         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[555]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.856    -0.834    gcm_aes_instance/stage4/clk_out
    SLICE_X62Y30         FDRE                                         r  gcm_aes_instance/stage4/r_key_schedule_reg[555]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.076    -0.505    gcm_aes_instance/stage4/r_key_schedule_reg[555]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/o_cipher_text_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.592    -0.589    gcm_aes_instance/stage8/clk_out
    SLICE_X62Y58         FDRE                                         r  gcm_aes_instance/stage8/o_cipher_text_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  gcm_aes_instance/stage8/o_cipher_text_reg[8]/Q
                         net (fo=1, routed)           0.118    -0.331    u/D[15]
    SLICE_X62Y57         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=2170, routed)        0.862    -0.827    u/clk_out
    SLICE_X62Y57         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.072    -0.501    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y10     gcm_aes_instance/stage5/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y10     gcm_aes_instance/stage5/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y11     gcm_aes_instance/stage5/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y11     gcm_aes_instance/stage5/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y8      gcm_aes_instance/stage5/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y8      gcm_aes_instance/stage5/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y20     gcm_aes_instance/stage7/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y20     gcm_aes_instance/stage7/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y19     gcm_aes_instance/stage7/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y19     gcm_aes_instance/stage7/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y10     gcm_aes_instance/stage5/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y10     gcm_aes_instance/stage5/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y21     gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y21     gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y7      gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y7      gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y9      gcm_aes_instance/stage5/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y9      gcm_aes_instance/stage5/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y8      gcm_aes_instance/stage5/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y8      gcm_aes_instance/stage5/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y6      gcm_aes_instance/stage5/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X2Y6      gcm_aes_instance/stage5/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y16     gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.091       6.515      RAMB18_X1Y16     gcm_aes_instance/stage7/r_encrypted_cb_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X54Y4      gcm_aes_instance/keyexpan2/r_key_schedule_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X58Y7      gcm_aes_instance/keyexpan3/r_key_schedule_reg[384]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X62Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X60Y13     gcm_aes_instance/keyexpan3/r_key_schedule_reg[386]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y54     gcm_aes_instance/stage7/r_key_schedule_reg[1152]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y54     gcm_aes_instance/stage7/r_key_schedule_reg[1153]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y54     gcm_aes_instance/stage7/r_key_schedule_reg[1154]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y52     gcm_aes_instance/stage7/r_key_schedule_reg[1155]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X48Y54     gcm_aes_instance/stage7/r_key_schedule_reg[1156]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X49Y53     gcm_aes_instance/stage7/r_key_schedule_reg[1157]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y52     gcm_aes_instance/stage7/r_key_schedule_reg[1158]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y52     gcm_aes_instance/stage7/r_key_schedule_reg[1159]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y51     gcm_aes_instance/stage7/r_key_schedule_reg[1192]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y53     gcm_aes_instance/stage7/r_key_schedule_reg[1193]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X50Y53     gcm_aes_instance/stage7/r_key_schedule_reg[1194]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X59Y50     gcm_aes_instance/stage7/r_key_schedule_reg[1195]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y51     gcm_aes_instance/stage7/r_key_schedule_reg[1196]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X59Y52     gcm_aes_instance/stage7/r_key_schedule_reg[1197]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y49     gcm_aes_instance/stage7/r_key_schedule_reg[1198]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y52     gcm_aes_instance/stage7/r_key_schedule_reg[1199]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y56     gcm_aes_instance/stage7/r_key_schedule_reg[1280]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X56Y53     gcm_aes_instance/stage7/r_key_schedule_reg[1281]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X59Y57     gcm_aes_instance/stage7/r_key_schedule_reg[1282]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X57Y54     gcm_aes_instance/stage7/r_key_schedule_reg[1283]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[402]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y10     gcm_aes_instance/keyexpan3/r_key_schedule_reg[405]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y55     gcm_aes_instance/stage7/r_key_schedule_reg[1291]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y55     gcm_aes_instance/stage7/r_key_schedule_reg[1292]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y10     gcm_aes_instance/keyexpan3/r_key_schedule_reg[431]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[432]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y10     gcm_aes_instance/keyexpan3/r_key_schedule_reg[447]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[508]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y9      gcm_aes_instance/stage4/r_key_schedule_reg[391]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y55     gcm_aes_instance/stage8/o_cipher_text_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X58Y55     gcm_aes_instance/stage8/o_cipher_text_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y9      gcm_aes_instance/stage4/r_key_schedule_reg[402]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y10     gcm_aes_instance/stage4/r_key_schedule_reg[405]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y10     gcm_aes_instance/stage4/r_key_schedule_reg[431]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y10     gcm_aes_instance/stage4/r_key_schedule_reg[442]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y10     gcm_aes_instance/stage4/r_key_schedule_reg[447]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y9      gcm_aes_instance/stage4/r_key_schedule_reg[508]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X61Y53     gcm_aes_instance/stage6/r_key_schedule_reg[1288]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y40     gcm_aes_instance/stage6/r_key_schedule_reg[918]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y38     gcm_aes_instance/stage6/r_key_schedule_reg[945]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y38     gcm_aes_instance/keyexpan4/r_key_schedule_reg[768]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[772]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y38     gcm_aes_instance/stage5/r_key_schedule_reg[768]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y40     gcm_aes_instance/stage5/r_key_schedule_reg[772]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y40     gcm_aes_instance/stage5/r_key_schedule_reg[784]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y39     gcm_aes_instance/keyexpan4/r_key_schedule_reg[783]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[784]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y39     gcm_aes_instance/keyexpan4/r_key_schedule_reg[786]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y38     gcm_aes_instance/keyexpan4/r_key_schedule_reg[787]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X52Y39     gcm_aes_instance/keyexpan4/r_key_schedule_reg[788]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y39     gcm_aes_instance/keyexpan4/r_key_schedule_reg[789]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[790]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X55Y38     gcm_aes_instance/keyexpan4/r_key_schedule_reg[791]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[797]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X50Y38     gcm_aes_instance/stage5/r_key_schedule_reg[787]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y39     gcm_aes_instance/stage5/r_key_schedule_reg[789]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X54Y38     gcm_aes_instance/stage5/r_key_schedule_reg[791]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y40     gcm_aes_instance/stage5/r_key_schedule_reg[797]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y39     gcm_aes_instance/stage5/r_key_schedule_reg[800]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y39     gcm_aes_instance/stage5/r_key_schedule_reg[804]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X51Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[800]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X53Y39     gcm_aes_instance/keyexpan4/r_key_schedule_reg[804]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.545       3.565      SLICE_X64Y53     gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y9      gcm_aes_instance/keyexpan3/r_key_schedule_reg[385]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y8      gcm_aes_instance/keyexpan3/r_key_schedule_reg[399]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y57     gcm_aes_instance/stage7/r_key_schedule_reg[1288]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y58     gcm_aes_instance/stage7/r_key_schedule_reg[1295]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y41     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1040]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1041]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y9      gcm_aes_instance/stage4/r_key_schedule_reg[385]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y8      gcm_aes_instance/stage4/r_key_schedule_reg[399]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y58     gcm_aes_instance/stage8/o_cipher_text_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y58     gcm_aes_instance/stage8/o_cipher_text_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y41     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1072]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[1073]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y7      gcm_aes_instance/stage1/r_cipher_key_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y7      gcm_aes_instance/stage1/r_cipher_key_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y8      gcm_aes_instance/stage1/r_cipher_key_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X4Y5       gcm_aes_instance/stage1/r_iv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y57     u/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y58     u/x_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y58     u/x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y57     u/x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y58     u/x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X4Y5       gcm_aes_instance/stage1/r_iv_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y57     u/x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y58     u/x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y58     u/x_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y41     gcm_aes_instance/keyexpan4/r_key_schedule_reg[873]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y41     gcm_aes_instance/keyexpan4/r_key_schedule_reg[874]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y41     gcm_aes_instance/keyexpan4/r_key_schedule_reg[877]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y41     gcm_aes_instance/stage5/r_key_schedule_reg[873]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y41     gcm_aes_instance/stage5/r_key_schedule_reg[874]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y41     gcm_aes_instance/stage5/r_key_schedule_reg[877]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y42     gcm_aes_instance/stage5/r_key_schedule_reg[881]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X64Y42     gcm_aes_instance/keyexpan4/r_key_schedule_reg[881]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[888]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y40     gcm_aes_instance/stage5/r_key_schedule_reg[888]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y40     gcm_aes_instance/keyexpan4/r_key_schedule_reg[976]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[393]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y7      gcm_aes_instance/keyexpan2/r_key_schedule_reg[396]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y8      gcm_aes_instance/keyexpan2/r_key_schedule_reg[409]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y9      gcm_aes_instance/keyexpan2/r_key_schedule_reg[417]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X62Y7      gcm_aes_instance/keyexpan2/r_key_schedule_reg[428]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X63Y8      gcm_aes_instance/keyexpan2/r_key_schedule_reg[441]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



