Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 28 22:36:03 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.09e-03    0.197 1.37e+07    0.215 100.0
  CLK_GATE (CLK_GATE)                  1.51e-03 4.65e-03 3.71e+04 6.20e-03   2.9
  ALU (ALU_OPER_WIDTH8_OUT_WIDTH16)       0.000 1.23e-02 4.20e+06 1.65e-02   7.7
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.8
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.6
  reg_file (RegFile_WIDTH8_DEPTH16_ADDR4)
                                       1.92e-03 9.96e-02 3.17e+06    0.105  48.6
  SYS_CTRL (SYS_CTRL)                     0.000 5.79e-03 3.70e+05 6.16e-03   2.9
  UART_TX (UART_TX_TOP)                1.55e-04 1.38e-04 5.96e+05 8.89e-04   0.4
    U3 (ser)                              0.000 5.29e-05 2.15e+05 2.68e-04   0.1
    U2 (parity_calc)                      0.000 3.98e-05 2.47e+05 2.87e-04   0.1
    U1 (tx_mux)                        1.60e-05 1.03e-05 3.96e+04 6.59e-05   0.0
    U0 (fsm_uart_tx)                      0.000 1.99e-05 8.85e+04 1.08e-04   0.1
  UART_RX (UART_RX_TOP)                2.41e-04 1.89e-03 1.80e+06 3.92e-03   1.8
    par_chk (parity_check)             1.04e-06 1.01e-04 2.47e+05 3.49e-04   0.2
    stp_chk (stop_check)               1.04e-06 1.01e-04 1.56e+05 2.58e-04   0.1
    strt_chk (start_check)             1.07e-06 5.83e-05 1.21e+05 1.81e-04   0.1
    des (des)                          1.07e-06 4.69e-04 2.53e+05 7.23e-04   0.3
    data_sampling (data_sampling)      1.93e-05 2.50e-04 3.81e+05 6.49e-04   0.3
    edge_bit_counter (edge_bit_counter)
                                       3.24e-05 6.02e-04 3.53e+05 9.88e-04   0.5
    FSM (FSM_UART_RX)                  3.62e-05 2.89e-04 2.74e+05 5.99e-04   0.3
  CLK_DIV_UART_RX (CLK_DIV_1)          2.38e-04 5.78e-04 4.87e+05 1.30e-03   0.6
    add_31 (CLK_DIV_1_DW01_inc_0)         0.000    0.000 9.76e+04 9.76e-05   0.0
  CLKDIV_MUX (CLKDIV_MUX_WIDTH8)          0.000    0.000 4.49e+04 4.49e-05   0.0
  CLK_DIV_UART_TX (CLK_DIV_0)          5.03e-05 7.52e-04 4.72e+05 1.27e-03   0.6
    add_31 (CLK_DIV_0_DW01_inc_0)      5.21e-06 1.84e-05 9.71e+04 1.21e-04   0.1
  PULSE_GEN (PULSE_GEN)                   0.000 9.97e-06 2.32e+04 3.32e-05   0.0
  ASYNC_FIFO (FIFO_TOP_data_width8_address_width3)
                                          0.000 5.96e-02 2.24e+06 6.19e-02  28.7
    FIFO_mem (FIFO_mem_data_width8_address_width3)
                                          0.000 5.08e-02 1.70e+06 5.25e-02  24.4
    R2W (DF_SYNC_addr_width3_1)           0.000 5.79e-03 8.27e+04 5.87e-03   2.7
    W2R (DF_SYNC_addr_width3_0)           0.000 3.99e-05 7.48e+04 1.15e-04   0.1
    FIFO_RD (FIFO_RD_address_width3)      0.000 1.95e-05 1.91e+05 2.11e-04   0.1
    FIFO_WR (FIFO_WR_address_width3)      0.000 2.96e-03 1.88e+05 3.15e-03   1.5
  DATA_SYNCH (DATA_SYNCH_bus_width8)      0.000 8.68e-03 1.86e+05 8.87e-03   4.1
  UART_CLK_domain_RST_SYNC (RST_SYNC_1)
                                       6.46e-06 2.37e-04 2.40e+04 2.67e-04   0.1
  REF_CLK_domain_RST_SYNC (RST_SYNC_0) 1.30e-05 2.24e-03 2.53e+04 2.28e-03   1.1
1
