
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035048                       # Number of seconds simulated
sim_ticks                                 35047928430                       # Number of ticks simulated
final_tick                               563096389101                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 302011                       # Simulator instruction rate (inst/s)
host_op_rate                                   390958                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3286874                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907384                       # Number of bytes of host memory used
host_seconds                                 10663.00                       # Real time elapsed on the host
sim_insts                                  3220341406                       # Number of instructions simulated
sim_ops                                    4168786449                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       646144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1668864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       587136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2907904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1115264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1115264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5048                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13038                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4587                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22718                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8713                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8713                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18436011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47616623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16752374                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82969355                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51130                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54782                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58434                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164346                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31821110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31821110                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31821110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18436011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47616623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16752374                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114790465                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84047791                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31114346                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25365088                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2078611                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13087849                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12158017                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352296                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91912                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31127357                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170953525                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31114346                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15510313                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37972956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11050195                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5122443                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15362484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83168790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.547392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45195834     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511682      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4700800      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4666615      5.61%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908771      3.50%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305038      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444757      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360760      1.64%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18074533     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83168790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370198                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.034004                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32455525                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5063933                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36479111                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224470                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8945743                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265706                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205122557                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1394                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8945743                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34809186                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         981423                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       858952                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34304979                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3268499                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197817400                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1358508                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277752727                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922921161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922921161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106048158                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35219                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9103956                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18302148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117752                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3197225                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186452308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148506528                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292825                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63090240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192970145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83168790                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28353132     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18124380     21.79%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11965917     14.39%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7848647      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8273005      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994905      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3157708      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717188      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733908      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83168790                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925628     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176512     13.82%     86.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174861     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124221289     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994550      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364301      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7909482      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148506528                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277001                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381751672                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249576692                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145097262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149783529                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463017                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7108713                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2032                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258800                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8945743                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506684                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88791                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186486125                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18302148                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349842                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1299883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454952                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146523936                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13701615                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1982592                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422725                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20776096                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7721110                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743341                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145138760                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145097262                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92471087                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265415620                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726366                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348401                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63357184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2103728                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74223047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658911                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150516                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28014182     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20859590     28.10%     65.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8666777     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4324430      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4311882      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1740714      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1747503      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936886      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3621083      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74223047                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3621083                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257088564                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381924754                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 879001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840478                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840478                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189799                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189799                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658206995                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201551994                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188408792                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84047791                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30728182                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26868454                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945903                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15366053                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14780466                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2208813                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61439                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36234185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170982412                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30728182                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16989279                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35199642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9551142                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4002852                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17861450                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83030894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.370260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47831252     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1742551      2.10%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3195046      3.85%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2990856      3.60%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4933957      5.94%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5131290      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1213485      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913225      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15079232     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83030894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365604                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034347                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37373304                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3867194                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34066065                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135735                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7588588                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3339709                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5604                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191279270                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7588588                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38940185                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1274320                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       447911                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32619267                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2160615                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186253729                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        743176                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       864264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247237696                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    847766824                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    847766824                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161003120                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86234551                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10726                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5799772                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28684859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6229859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103939                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2132922                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176292749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148844523                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       196666                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52827561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145015546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83030894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792640                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28604769     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15493956     18.66%     53.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13574950     16.35%     69.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8299790     10.00%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8676428     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5117571      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2249100      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       601510      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412820      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83030894                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         584605     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188460     21.37%     87.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108798     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116725181     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1172150      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10714      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25646475     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5290003      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148844523                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770951                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             881863                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381798467                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229142202                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143996315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149726386                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       363864                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8180116                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1523918                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7588588                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         663225                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60530                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176314195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28684859                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6229859                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10726                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1037471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1144664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2182135                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146068500                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24651789                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2776021                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29813129                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22081380                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5161340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737922                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144156862                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143996315                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88479656                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215842726                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713267                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409927                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108181137                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122879528                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53435387                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1951047                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75442306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628788                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321854                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34567498     45.82%     45.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16041293     21.26%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8978478     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3039402      4.03%     83.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2913313      3.86%     86.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1217821      1.61%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3253849      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       947594      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4483058      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75442306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108181137                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122879528                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25210678                       # Number of memory references committed
system.switch_cpus1.commit.loads             20504737                       # Number of loads committed
system.switch_cpus1.commit.membars              10714                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19243172                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107264598                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1660410                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4483058                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247274163                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          360224983                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29678                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1016897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108181137                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122879528                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108181137                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776917                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776917                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.287138                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.287138                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       675749117                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188704703                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197215923                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21428                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84047791                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31701095                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25865293                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2113497                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13454932                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12507270                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3276969                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92917                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32843299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172223453                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31701095                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15784239                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37345875                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11034463                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4662519                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15985885                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       808403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83755227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46409352     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3048521      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4599342      5.49%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3179060      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2237369      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2186139      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1314466      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2812145      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17968833     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83755227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377179                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049113                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33776880                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4894834                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35659542                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       520707                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8903262                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5340684                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206261472                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8903262                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35654873                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         498745                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1680144                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34263883                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2754313                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200138003                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1155473                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       935076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280635176                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931652359                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931652359                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172898925                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107736205                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36128                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17241                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8183022                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18358978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9398481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110794                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2789818                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186580899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34417                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149060511                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       297064                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62196804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190318031                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83755227                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29802973     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16802610     20.06%     55.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12133922     14.49%     70.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8053496      9.62%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8132406      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3917631      4.68%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3464785      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       656152      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       791252      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83755227                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         812297     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161696     14.13%     85.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170254     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124678614     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1882116      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17177      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14647960      9.83%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7834644      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149060511                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773521                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1144247                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    383317559                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248812492                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144939546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150204758                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       467616                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7123866                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2253820                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8903262                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         260311                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49088                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186615322                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       640694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18358978                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9398481                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17239                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          374                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1286347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1151812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2438159                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146323670                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13691442                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2736840                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21333284                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20803371                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7641842                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740958                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145002223                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144939546                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93902275                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        266815792                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724490                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351937                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100528964                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123916547                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62698983                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2130528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74851965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655488                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176881                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28475071     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21510365     28.74%     66.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8130995     10.86%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4550585      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3850922      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1721436      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1646425      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1126309      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3839857      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74851965                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100528964                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123916547                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18379768                       # Number of memory references committed
system.switch_cpus2.commit.loads             11235110                       # Number of loads committed
system.switch_cpus2.commit.membars              17178                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17979074                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111556770                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2562989                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3839857                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257627638                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          382140075                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 292564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100528964                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123916547                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100528964                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836055                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836055                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.196093                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.196093                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       657167105                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201576008                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      189603293                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34356                       # number of misc regfile writes
system.l2.replacements                          22719                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           706551                       # Total number of references to valid blocks.
system.l2.sampled_refs                          55487                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.733631                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1139.814764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.987544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2475.082551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.815074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6361.900076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.117816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2244.742248                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6110.816812                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.922710                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9674.027181                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4717.773223                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.034784                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.075534                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.194150                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.068504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.186487                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000028                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.295228                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.143975                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        40589                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28639                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  103032                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            29483                       # number of Writeback hits
system.l2.Writeback_hits::total                 29483                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33804                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        40589                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28639                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103032                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33804                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        40589                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28639                       # number of overall hits
system.l2.overall_hits::total                  103032                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5048                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13038                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4587                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22718                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5048                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13038                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4587                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22718                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5048                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13038                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4587                       # number of overall misses
system.l2.overall_misses::total                 22718                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       746036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    282047821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       615366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    693481683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       769747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    252422980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1230083633                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       746036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    282047821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       615366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    693481683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       769747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    252422980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1230083633                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       746036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    282047821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       615366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    693481683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       769747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    252422980                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1230083633                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125750                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        29483                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             29483                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38852                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53627                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33226                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125750                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38852                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53627                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33226                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125750                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.129929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.243124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.138055                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180660                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.129929                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.243124                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.138055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180660                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.129929                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.243124                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.138055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180660                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55873.181656                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41024.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53189.268523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48109.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55030.080663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54145.771327                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55873.181656                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41024.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53189.268523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48109.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55030.080663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54145.771327                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53288.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55873.181656                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41024.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53189.268523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48109.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55030.080663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54145.771327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8713                       # number of writebacks
system.l2.writebacks::total                      8713                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5048                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4587                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22718                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22718                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       665909                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    252945714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       529014                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    617891156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       675185                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    225899808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1098606786                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       665909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    252945714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       529014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    617891156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       675185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    225899808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1098606786                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       665909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    252945714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       529014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    617891156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       675185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    225899808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1098606786                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.138055                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180660                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.129929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.243124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.138055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.129929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.243124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.138055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180660                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50108.104992                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35267.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47391.559748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42199.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49247.832570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48358.428823                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50108.104992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35267.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47391.559748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42199.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49247.832570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48358.428823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47564.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50108.104992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35267.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47391.559748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42199.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49247.832570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48358.428823                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996372                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015370117                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193024.010799                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15362468                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15362468                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15362468                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15362468                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15362468                       # number of overall hits
system.cpu0.icache.overall_hits::total       15362468                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       946775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       946775                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       946775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       946775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       946775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       946775                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15362484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15362484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15362484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15362484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15362484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15362484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59173.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59173.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59173.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59173.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       784046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       784046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       784046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       784046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       784046                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       784046                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56003.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56003.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38852                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169196139                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39108                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.381789                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597400                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402600                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10454263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10454263                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17512040                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17512040                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17512040                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17512040                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101152                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101152                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101152                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3140841380                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3140841380                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3140841380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3140841380                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3140841380                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3140841380                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17613192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17613192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17613192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17613192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009583                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005743                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005743                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005743                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31050.709625                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31050.709625                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31050.709625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31050.709625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31050.709625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31050.709625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8812                       # number of writebacks
system.cpu0.dcache.writebacks::total             8812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62300                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62300                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38852                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38852                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38852                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38852                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    525116432                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    525116432                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    525116432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    525116432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    525116432                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    525116432                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13515.814681                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13515.814681                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13515.814681                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13515.814681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13515.814681                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13515.814681                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996593                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926130973                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708728.732472                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996593                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17861432                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17861432                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17861432                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17861432                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17861432                       # number of overall hits
system.cpu1.icache.overall_hits::total       17861432                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       764132                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       764132                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       764132                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       764132                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       764132                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       764132                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17861450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17861450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17861450                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17861450                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17861450                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17861450                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42451.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42451.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42451.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42451.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42451.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42451.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       631036                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       631036                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       631036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       631036                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       631036                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       631036                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42069.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42069.066667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42069.066667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42069.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42069.066667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42069.066667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53627                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231459965                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53883                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4295.602788                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.767544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.232456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.835029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.164971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22393216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22393216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4684493                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4684493                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10726                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10726                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10714                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10714                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27077709                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27077709                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27077709                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27077709                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       162455                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162455                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       162455                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        162455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       162455                       # number of overall misses
system.cpu1.dcache.overall_misses::total       162455                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6221775912                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6221775912                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6221775912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6221775912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6221775912                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6221775912                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22555671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22555671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4684493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4684493                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27240164                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27240164                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27240164                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27240164                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007202                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005964                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005964                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005964                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005964                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38298.457493                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38298.457493                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38298.457493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38298.457493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38298.457493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38298.457493                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12759                       # number of writebacks
system.cpu1.dcache.writebacks::total            12759                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       108828                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       108828                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       108828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       108828                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       108828                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       108828                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53627                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53627                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53627                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53627                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1009026636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1009026636                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1009026636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1009026636                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1009026636                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1009026636                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18815.645775                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18815.645775                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18815.645775                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18815.645775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18815.645775                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18815.645775                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.996054                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019387391                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206466.214286                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.996054                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025635                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15985865                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15985865                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15985865                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15985865                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15985865                       # number of overall hits
system.cpu2.icache.overall_hits::total       15985865                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       974896                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       974896                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       974896                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       974896                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       974896                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       974896                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15985885                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15985885                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15985885                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15985885                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15985885                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15985885                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48744.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48744.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48744.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48744.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48744.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48744.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       787549                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       787549                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       787549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       787549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       787549                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       787549                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49221.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49221.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49221.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49221.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49221.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49221.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33226                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164256378                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33482                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4905.811421                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.710095                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.289905                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901211                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098789                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10421217                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10421217                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7110302                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7110302                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17209                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17209                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17178                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17178                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17531519                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17531519                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17531519                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17531519                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67504                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67504                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67504                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67504                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67504                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67504                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1764596756                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1764596756                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1764596756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1764596756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1764596756                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1764596756                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10488721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10488721                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7110302                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7110302                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17178                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17599023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17599023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17599023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17599023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006436                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006436                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003836                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003836                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003836                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003836                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26140.625089                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26140.625089                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26140.625089                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26140.625089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26140.625089                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26140.625089                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7912                       # number of writebacks
system.cpu2.dcache.writebacks::total             7912                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34278                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34278                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34278                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34278                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34278                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33226                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33226                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33226                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33226                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33226                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    495514976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    495514976                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    495514976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    495514976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    495514976                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    495514976                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14913.470656                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14913.470656                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14913.470656                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14913.470656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14913.470656                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14913.470656                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
