
/* Auto-generated by intel-ethernet-regs/tools/reggen.py */
#pragma once
#ifdef __cplusplus
extern "C" {
#endif

#ifndef INTEL_I210_REGS_H
#define INTEL_I210_REGS_H

/* Block PTP base: 0x0B600 */
/* System time register Low */
#define I210_SYSTIML	0x0B600
/* System time register High */
#define I210_SYSTIMH	0x0B604
/* Increment attributes register */
#define I210_TIMINCA	0x0B608

/* Block MAC_CTRL base: 0x00000 */
/* Device Control */
#define I210_CTRL	0x00000
/* Device Status */
#define I210_STATUS	0x00008
/* Extended Device Control */
#define I210_CTRL_EXT	0x00018

/* Block MDIC base: 0x00020 */
/* MDI Control */
#define I210_MDIC	0x00020

/* Block INTERRUPTS base: 0x000C0 */
/* Interrupt Cause Read */
#define I210_ICR	0x000C0
/* Interrupt Cause Set */
#define I210_ICS	0x000C8
/* Interrupt Mask Set/Read */
#define I210_IMS	0x000D0
/* Interrupt Mask Clear */
#define I210_IMC	0x000D8

/* Block RX base: 0x00100 */
/* Receive Control */
#define I210_RCTL	0x00100

/* Block TX base: 0x00400 */
/* Transmit Control */
#define I210_TCTL	0x00400
/* Transmit Inter-Packet Gap */
#define I210_TIPG	0x00410

/* Block FLOW_CONTROL_TIMER base: 0x00170 */
/* Flow Control Transmit Timer Value */
#define I210_FCTTV	0x00170

/* Block FLOW_CONTROL_THRESHOLDS base: 0x02160 */
/* Flow Control Receive Threshold Low */
#define I210_FCRTL	0x02160
/* Flow Control Receive Threshold High */
#define I210_FCRTH	0x02168

/* Block FLOW_CONTROL_REFRESH base: 0x02460 */
/* Flow Control Refresh Timer Value */
#define I210_FCRTV	0x02460

/* Block RX_QUEUE0 base: 0x02800 */
/* Receive Descriptor Base Address Low (Queue 0) */
#define I210_RDBAL	0x02800
/* Receive Descriptor Base Address High (Queue 0) */
#define I210_RDBAH	0x02804
/* Receive Descriptor Length (Queue 0) */
#define I210_RDLEN	0x02808
/* Receive Descriptor Head (Queue 0) */
#define I210_RDH	0x02810
/* Receive Descriptor Tail (Queue 0) */
#define I210_RDT	0x02818

/* Block TX_QUEUE0 base: 0x03800 */
/* Transmit Descriptor Base Address Low (Queue 0) */
#define I210_TDBAL	0x03800
/* Transmit Descriptor Base Address High (Queue 0) */
#define I210_TDBAH	0x03804
/* Transmit Descriptor Length (Queue 0) */
#define I210_TDLEN	0x03808
/* Transmit Descriptor Head (Queue 0) */
#define I210_TDH	0x03810
/* Transmit Descriptor Tail (Queue 0) */
#define I210_TDT	0x03818

/* Block MAC_ADDRESS base: 0x05400 */
/* Receive Address Low [0] */
#define I210_RAL0	0x05400
/* Receive Address High [0] */
#define I210_RAH0	0x05404

/* Block MTA base: 0x05200 */
/* Multicast Table Array [0] */
#define I210_MTA0	0x05200

/* Block VFTA base: 0x05600 */
/* VLAN Filter Table Array [0] */
#define I210_VFTA0	0x05600

#endif /* INTEL_I210_REGS_H */

#ifdef __cplusplus
}
#endif
