;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP @124, 106
	MOV -4, <-20
	JMZ <-724, 102
	MOV @-127, 107
	MOV -4, <-20
	JMZ <-724, 102
	SUB @0, @2
	SUB @121, 103
	SUB @0, @2
	SUB #-16, <0
	CMP 26, @910
	CMP 26, @910
	DAT #210, #20
	SUB @0, @2
	SUB -207, <-120
	SUB @0, @2
	SUB @-127, 100
	DAT #210, #20
	SPL -207, @-120
	ADD #210, 220
	ADD 210, 20
	SUB #0, @2
	SUB @60, @8
	SUB @0, @2
	SUB 100, -100
	SUB @0, @2
	ADD 210, 20
	SUB @-127, 140
	CMP @-127, 100
	SUB @0, @2
	SUB 12, @10
	SUB 240, 268
	ADD -4, <-720
	MOV 210, 20
	JMN 0, 0
	SUB -207, <-120
	SPL <-127, 100
	JMN 0, 0
	ADD 210, 20
	SUB 210, 20
	SUB @0, @2
	MOV -4, <-20
	MOV -1, <-20
	SUB @60, @8
	SUB 261, 100
	CMP 207, <-120
