# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1.srcs/sources_1/imports/实验1 - Vivado 设计流程_v3_2/lab1.v" \
"../../../../lab1.srcs/sim_1/imports/实验1 - Vivado 设计流程_v3_2/lab1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
